Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 29 16:49:14 2022
| Host         : DESKTOP-661ESVO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file m3_for_arty_a7_wrapper_timing_summary_routed.rpt -pb m3_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m3_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : m3_for_arty_a7_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.268       -0.429                      3                23079        0.069        0.000                      0                22774        3.000        0.000                       0                 10140  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
SWCLK                                  {0.000 25.000}       50.000          20.000          
slow_out_clk                           {0.000 50.000}       100.000         10.000          
sys_clock                              {0.000 5.000}        10.000          100.000         
  clkfbout_m3_for_arty_a7_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  cpu_clk                              {0.000 10.000}       20.000          50.000          
  qspi_clk                             {0.000 10.000}       20.000          50.000          
    base_qspi_clk                      {0.000 10.000}       20.000          50.000          
    dap_qspi_clk                       {0.000 10.000}       20.000          50.000          
    dap_spi_clk                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SWCLK                                       -0.268       -0.429                      3                  707        0.145        0.000                      0                  707       24.500        0.000                       0                   390  
slow_out_clk                                88.235        0.000                      0                    2        3.947        0.000                      0                    2                                                                          
sys_clock                                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk                                    0.270        0.000                      0                16711        0.069        0.000                      0                16711        9.020        0.000                       0                  8587  
  qspi_clk                                  11.147        0.000                      0                 2314        0.073        0.000                      0                 2314        9.500        0.000                       0                  1159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk        SWCLK                9.092        0.000                      0                  176                                                                        
cpu_clk        slow_out_clk        11.429        0.000                      0                   18        1.827        0.000                      0                   18  
SWCLK          cpu_clk              5.365        0.000                      0                  245                                                                        
slow_out_clk   cpu_clk              8.482        0.000                      0                   78        2.642        0.000                      0                   78  
qspi_clk       cpu_clk             12.072        0.000                      0                  131                                                                        
cpu_clk        qspi_clk            12.376        0.000                      0                  135                                                                        
base_qspi_clk  qspi_clk             6.397        0.000                      0                    4        2.366        0.000                      0                    4  
dap_qspi_clk   qspi_clk             0.838        0.000                      0                    8        4.071        0.000                      0                    8  
dap_spi_clk    qspi_clk             5.894        0.000                      0                    1        2.797        0.000                      0                    1  
qspi_clk       base_qspi_clk        3.582        0.000                      0                    5        0.071        0.000                      0                    5  
qspi_clk       dap_qspi_clk         5.435        0.000                      0                    5        0.545        0.000                      0                    5  
qspi_clk       dap_spi_clk          7.313        0.000                      0                    2        0.294        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SWCLK              SWCLK                   21.984        0.000                      0                  355        0.824        0.000                      0                  355  
**async_default**  cpu_clk            cpu_clk                 10.302        0.000                      0                 2643        0.341        0.000                      0                 2643  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            3  Failing Endpoints,  Worst Slack       -0.268ns,  Total Violation       -0.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.335ns  (logic 1.728ns (12.958%)  route 11.607ns (87.042%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.177    51.657    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.124    51.781 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_i_2/O
                         net (fo=1, routed)           3.430    55.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I2_O)        0.124    55.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_i_1/O
                         net (fo=1, routed)           0.000    55.335    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_i_1_n_0
    SLICE_X32Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.510    55.074    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_reg/C
                         clock pessimism              0.000    55.074    
                         clock uncertainty           -0.035    55.038    
    SLICE_X32Y66         FDCE (Setup_fdce_C_D)        0.029    55.067    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ErrorChk_reg
  -------------------------------------------------------------------
                         required time                         55.067    
                         arrival time                         -55.335    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.148ns  (logic 1.976ns (15.029%)  route 11.172ns (84.971%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.071 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 f  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          6.792    50.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.124    50.396 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State[19]_i_4/O
                         net (fo=7, routed)           1.285    51.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check_reg[33]_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_3/O
                         net (fo=1, routed)           0.440    52.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_3_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.124    52.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_2/O
                         net (fo=2, routed)           2.654    55.024    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/AcStateEn
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.124    55.148 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_1/O
                         net (fo=1, routed)           0.000    55.148    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_1_n_0
    SLICE_X33Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.507    55.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_reg/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.035    55.035    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)        0.029    55.064    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_reg
  -------------------------------------------------------------------
                         required time                         55.064    
                         arrival time                         -55.148    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RespFaultReg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 1.976ns (15.032%)  route 11.169ns (84.968%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Input Delay:            42.000ns
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.071 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 f  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          6.792    50.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.124    50.396 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State[19]_i_4/O
                         net (fo=7, routed)           1.285    51.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check_reg[33]_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_3/O
                         net (fo=1, routed)           0.440    52.246    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_3_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.124    52.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/IfaceRdyAc_i_2/O
                         net (fo=2, routed)           2.651    55.021    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/AcStateEn
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124    55.145 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RespFaultReg_i_1/O
                         net (fo=1, routed)           0.000    55.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RespFaultReg_i_1_n_0
    SLICE_X33Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RespFaultReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.507    55.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RespFaultReg_reg/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.035    55.035    
    SLICE_X33Y68         FDCE (Setup_fdce_C_D)        0.031    55.066    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RespFaultReg_reg
  -------------------------------------------------------------------
                         required time                         55.066    
                         arrival time                         -55.145    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.746ns  (logic 1.728ns (13.558%)  route 11.018ns (86.442%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 55.073 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.058    51.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124    51.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=2, routed)           0.176    51.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    51.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           2.784    54.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X30Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.509    55.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.035    55.037    
    SLICE_X30Y67         FDCE (Setup_fdce_C_CE)      -0.169    54.868    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.868    
                         arrival time                         -54.746    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 1.728ns (13.621%)  route 10.958ns (86.379%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.071 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.058    51.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124    51.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=2, routed)           0.176    51.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    51.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           2.724    54.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X30Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.507    55.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.035    55.035    
    SLICE_X30Y68         FDCE (Setup_fdce_C_CE)      -0.169    54.866    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.866    
                         arrival time                         -54.686    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.686ns  (logic 1.728ns (13.621%)  route 10.958ns (86.379%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.071 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.058    51.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124    51.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=2, routed)           0.176    51.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    51.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           2.724    54.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X30Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.507    55.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y68         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.035    55.035    
    SLICE_X30Y68         FDCE (Setup_fdce_C_CE)      -0.169    54.866    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]
  -------------------------------------------------------------------
                         required time                         54.866    
                         arrival time                         -54.686    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 1.728ns (13.369%)  route 11.197ns (86.631%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 55.073 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.058    51.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124    51.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=2, routed)           3.139    54.801    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    54.925 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[4]_i_1/O
                         net (fo=1, routed)           0.000    54.925    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountD[4]
    SLICE_X30Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.509    55.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.035    55.037    
    SLICE_X30Y67         FDCE (Setup_fdce_C_D)        0.077    55.114    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]
  -------------------------------------------------------------------
                         required time                         55.114    
                         arrival time                         -54.925    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.556ns  (logic 1.728ns (13.762%)  route 10.828ns (86.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 55.073 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.058    51.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124    51.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=2, routed)           0.176    51.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    51.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           2.594    54.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X31Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.509    55.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.035    55.037    
    SLICE_X31Y67         FDCE (Setup_fdce_C_CE)      -0.205    54.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.832    
                         arrival time                         -54.556    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.556ns  (logic 1.728ns (13.762%)  route 10.828ns (86.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 55.073 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.058    51.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124    51.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=2, routed)           0.176    51.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    51.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           2.594    54.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X31Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.509    55.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.035    55.037    
    SLICE_X31Y67         FDCE (Setup_fdce_C_CE)      -0.205    54.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.832    
                         arrival time                         -54.556    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.556ns  (logic 1.728ns (13.762%)  route 10.828ns (86.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 55.073 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.058    51.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124    51.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=2, routed)           0.176    51.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    51.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           2.594    54.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X31Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.509    55.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.035    55.037    
    SLICE_X31Y67         FDCE (Setup_fdce_C_CE)      -0.205    54.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.832    
                         arrival time                         -54.556    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X32Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.141     1.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[3]/Q
                         net (fo=2, routed)           0.064     2.025    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[3]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.045     2.070 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000     2.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[4]_i_1_n_0
    SLICE_X33Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X33Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[4]/C
                         clock pessimism             -0.603     1.833    
    SLICE_X33Y64         FDCE (Hold_fdce_C_D)         0.092     1.925    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.556     1.811    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.141     1.952 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.066     2.018    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/JCSysPwrUpReq
    SLICE_X33Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RegCSYSPWRUPREQ_i_1/O
                         net (fo=1, routed)           0.000     2.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/ICSysPwrUpReq
    SLICE_X33Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.824     2.425    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X33Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
                         clock pessimism             -0.601     1.824    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.091     1.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X31Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141     1.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[22]/Q
                         net (fo=3, routed)           0.098     2.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[22]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.045     2.104 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[23]_i_1/O
                         net (fo=1, routed)           0.000     2.104    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[23]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X30Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                         clock pessimism             -0.603     1.833    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.120     1.953    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.560     1.815    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X11Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.141     1.956 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[21]/Q
                         net (fo=3, routed)           0.099     2.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/in7[20]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.101 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[6]_i_1/O
                         net (fo=1, routed)           0.000     2.101    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[6]
    SLICE_X10Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.828     2.429    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X10Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[6]/C
                         clock pessimism             -0.601     1.828    
    SLICE_X10Y74         FDCE (Hold_fdce_C_D)         0.120     1.948    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.270%)  route 0.103ns (35.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.563     1.818    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/Q
                         net (fo=15, routed)          0.103     2.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[1]
    SLICE_X30Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.108 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.108    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountD[4]
    SLICE_X30Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.832     2.433    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                         clock pessimism             -0.602     1.831    
    SLICE_X30Y67         FDCE (Hold_fdce_C_D)         0.120     1.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.566     1.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X30Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     1.985 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.061     2.047    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X31Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.092 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[32]_i_1/O
                         net (fo=1, routed)           0.000     2.092    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[32]_i_1_n_0
    SLICE_X31Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.836     2.437    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X31Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[32]/C
                         clock pessimism             -0.603     1.834    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.092     1.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.506%)  route 0.121ns (39.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.564     1.819    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y70         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[8]/Q
                         net (fo=4, routed)           0.121     2.082    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/p_0_in3_in
    SLICE_X14Y70         LUT5 (Prop_lut5_I3_O)        0.045     2.127 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.127    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[7]
    SLICE_X14Y70         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.833     2.434    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X14Y70         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/C
                         clock pessimism             -0.601     1.833    
    SLICE_X14Y70         FDCE (Hold_fdce_C_D)         0.121     1.954    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.071%)  route 0.073ns (30.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.558     1.813    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y72         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.977 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/Q
                         net (fo=4, routed)           0.073     2.051    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/in32[29]
    SLICE_X35Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.826     2.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism             -0.601     1.826    
    SLICE_X35Y72         FDCE (Hold_fdce_C_D)         0.047     1.873    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.495%)  route 0.075ns (26.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.561     1.816    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y76         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDCE (Prop_fdce_C_Q)         0.164     1.980 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]/Q
                         net (fo=3, routed)           0.075     2.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/in7[25]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.101 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[25]_i_1/O
                         net (fo=1, routed)           0.000     2.101    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[25]
    SLICE_X13Y76         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.829     2.430    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y76         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/C
                         clock pessimism             -0.601     1.829    
    SLICE_X13Y76         FDCE (Hold_fdce_C_D)         0.091     1.920    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.553%)  route 0.149ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y71         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/Q
                         net (fo=4, routed)           0.149     2.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/p_0_in[1]
    SLICE_X35Y70         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.828     2.429    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y70         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[0]/C
                         clock pessimism             -0.580     1.849    
    SLICE_X35Y70         FDCE (Hold_fdce_C_D)         0.070     1.919    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferMode_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DAPLink_tri_o[15] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  DAPLink_tri_o_IBUF_BUFG[15]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X45Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X45Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X33Y75   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X31Y68   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APabort_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X12Y73   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X12Y72   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X45Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X45Y64   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X33Y75   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X31Y68   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APabort_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X14Y71   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APdir_cdc_check_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X12Y78   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X12Y78   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X31Y69   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X12Y72   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X10Y76   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X10Y76   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X12Y77   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X12Y77   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X12Y77   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X14Y77   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       88.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.947ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.235ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 5.129ns (47.751%)  route 5.612ns (52.249%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          2.342     4.325    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.124     4.449 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           3.269     7.718    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    11.240 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.240    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                         -11.240    
  -------------------------------------------------------------------
                         slack                                 88.235    

Slack (MET) :             89.542ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 5.161ns (54.710%)  route 4.272ns (45.290%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.695     3.677    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     3.801 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           2.577     6.378    DAPLink_tri_o_IBUF__0[11]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.933 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.933    DAPLink_tri_o[11]
    U17                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 89.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.947ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 1.551ns (52.174%)  route 1.421ns (47.826%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          0.695     1.445    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.490 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           0.726     2.216    DAPLink_tri_o_IBUF__0[11]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.472 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.472    DAPLink_tri_o[11]
    U17                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.471ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.518ns (43.432%)  route 1.978ns (56.568%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          0.945     1.695    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.045     1.740 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           1.032     2.773    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.996 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.996    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           3.996    
  -------------------------------------------------------------------
                         slack                                  4.471    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.484ns  (logic 6.391ns (32.801%)  route 13.093ns (67.199%))
  Logic Levels:           32  (CARRY4=12 LUT2=5 LUT3=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.631    -0.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X70Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.647     0.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.295     0.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.511    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.271 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[15]_i_2/O[0]
                         net (fo=19, routed)          0.472     1.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[7]
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.299     2.263 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_392/O
                         net (fo=16, routed)          1.331     3.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/ahb_haddrd[12]
    SLICE_X75Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.719 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428/O
                         net (fo=1, routed)           0.801     4.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428_n_0
    SLICE_X74Y99         LUT6 (Prop_lut6_I2_O)        0.124     4.644 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200/O
                         net (fo=1, routed)           0.836     5.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77/O
                         net (fo=1, routed)           0.602     6.206    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_32/O
                         net (fo=9, routed)           0.585     6.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/rgn_dhit_5
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.039 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_14/O
                         net (fo=1, routed)           0.968     8.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/hreadyoutd_err_i_10/O
                         net (fo=1, routed)           0.000     8.131    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     8.340 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/hreadyoutd_err_reg_i_6/O
                         net (fo=2, routed)           0.399     8.739    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/priv_faultd
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.297     9.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3/O
                         net (fo=3, routed)           0.548     9.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.708 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2/O
                         net (fo=3, routed)           0.659    10.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.491 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_addrd[2]_i_5/O
                         net (fo=29, routed)          1.029    11.521    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/mpu_canceld
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.645 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/ADDR[31]_i_11/O
                         net (fo=4, routed)           0.736    12.381    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mask_cancel_reg_2
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.118    12.499 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/bm_slave_sel[1]_i_7/O
                         net (fo=3, routed)           0.382    12.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/addr_adder_in1_ex_reg[30]
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.326    13.207 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_state[1]_i_4/O
                         net (fo=3, routed)           0.477    13.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/unalign_2nd_lookup_reg_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_unalign[2]_i_7/O
                         net (fo=9, routed)           0.624    14.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buffered_write_reg[0]_1
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3/O
                         net (fo=2, routed)           0.513    15.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.193 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6/O
                         net (fo=61, routed)          0.982    16.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.849 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.419 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.419    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.533 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.533    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.772 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__6/O[2]
                         net (fo=1, routed)           0.501    18.273    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0[31]
    SLICE_X32Y96         LUT5 (Prop_lut5_I0_O)        0.302    18.575 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_2/O
                         net (fo=1, routed)           0.000    18.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr[31]
    SLICE_X32Y96         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.520    18.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X32Y96         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[31]/C
                         clock pessimism              0.487    18.987    
                         clock uncertainty           -0.173    18.815    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.031    18.846    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         18.846    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.537ns  (logic 5.953ns (30.470%)  route 13.584ns (69.530%))
  Logic Levels:           31  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.701    -0.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X79Y75         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          0.983     0.600    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_rd_a_data_ex_reg[31][4]
    SLICE_X84Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.724 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49/O
                         net (fo=55, routed)          1.082     1.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49_n_0
    SLICE_X82Y75         LUT5 (Prop_lut5_I2_O)        0.124     1.931 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8/O
                         net (fo=2, routed)           0.680     2.611    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8_n_0
    SLICE_X81Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.735 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7/O
                         net (fo=2, routed)           0.848     3.583    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7_n_0
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.707 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5/O
                         net (fo=4, routed)           0.903     4.610    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124     4.734 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4/O
                         net (fo=1, routed)           0.491     5.225    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4_n_0
    SLICE_X72Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.349 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_2/O
                         net (fo=9, routed)           0.884     6.233    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_3
    SLICE_X70Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.357 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[3]_i_65/O
                         net (fo=1, routed)           0.493     6.851    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[1]
    SLICE_X70Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_46/O
                         net (fo=2, routed)           0.446     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[1]
    SLICE_X69Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34/O
                         net (fo=2, routed)           0.481     8.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34_n_0
    SLICE_X68Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13/O
                         net (fo=1, routed)           0.000     8.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.700 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.042    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.156    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.384    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.498    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.769 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_carry_ex_reg_i_2/CO[0]
                         net (fo=3, routed)           0.638    10.407    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in25_in
    SLICE_X72Y69         LUT5 (Prop_lut5_I1_O)        0.373    10.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14/O
                         net (fo=1, routed)           0.826    11.606    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14_n_0
    SLICE_X73Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.262 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X73Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.490 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.824 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[1]
                         net (fo=2, routed)           0.470    13.294    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[29]
    SLICE_X74Y66         LUT5 (Prop_lut5_I4_O)        0.303    13.597 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_13/O
                         net (fo=1, routed)           0.772    14.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_13_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_7/O
                         net (fo=1, routed)           0.451    14.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_7_n_0
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_3/O
                         net (fo=2, routed)           0.751    15.819    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_wr_d_data_ex[29]
    SLICE_X67Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.943 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_2/O
                         net (fo=3, routed)           0.858    16.801    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/rf_wr_d_data_ex[29]
    SLICE_X76Y79         LUT4 (Prop_lut4_I3_O)        0.124    16.925 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg0[29]_i_1/O
                         net (fo=18, routed)          0.798    17.723    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/wr1_data[29]
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.847 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[29]_i_3/O
                         net (fo=1, routed)           0.728    18.574    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[29]_i_3_n_0
    SLICE_X82Y75         LUT6 (Prop_lut6_I5_O)        0.124    18.698 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[29]_i_1/O
                         net (fo=1, routed)           0.000    18.698    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]_1[29]
    SLICE_X82Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.593    18.573    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X82Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]/C
                         clock pessimism              0.559    19.132    
                         clock uncertainty           -0.173    18.960    
    SLICE_X82Y75         FDCE (Setup_fdce_C_D)        0.029    18.989    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.518ns  (logic 5.821ns (29.824%)  route 13.697ns (70.176%))
  Logic Levels:           30  (CARRY4=12 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.701    -0.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X79Y75         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          0.983     0.600    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_rd_a_data_ex_reg[31][4]
    SLICE_X84Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.724 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49/O
                         net (fo=55, routed)          1.082     1.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49_n_0
    SLICE_X82Y75         LUT5 (Prop_lut5_I2_O)        0.124     1.931 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8/O
                         net (fo=2, routed)           0.680     2.611    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8_n_0
    SLICE_X81Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.735 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7/O
                         net (fo=2, routed)           0.848     3.583    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7_n_0
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.707 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5/O
                         net (fo=4, routed)           0.903     4.610    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124     4.734 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4/O
                         net (fo=1, routed)           0.491     5.225    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4_n_0
    SLICE_X72Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.349 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_2/O
                         net (fo=9, routed)           0.884     6.233    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_3
    SLICE_X70Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.357 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[3]_i_65/O
                         net (fo=1, routed)           0.493     6.851    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[1]
    SLICE_X70Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_46/O
                         net (fo=2, routed)           0.446     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[1]
    SLICE_X69Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34/O
                         net (fo=2, routed)           0.481     8.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34_n_0
    SLICE_X68Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13/O
                         net (fo=1, routed)           0.000     8.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.700 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.042    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.156    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.384    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.498    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.769 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_carry_ex_reg_i_2/CO[0]
                         net (fo=3, routed)           0.638    10.407    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in25_in
    SLICE_X72Y69         LUT5 (Prop_lut5_I1_O)        0.373    10.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14/O
                         net (fo=1, routed)           0.826    11.606    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14_n_0
    SLICE_X73Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.262 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X73Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.689 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/O[3]
                         net (fo=2, routed)           0.518    13.207    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[27]
    SLICE_X73Y61         LUT5 (Prop_lut5_I4_O)        0.306    13.513 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[27]_i_13/O
                         net (fo=1, routed)           0.664    14.178    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[27]_i_13_n_0
    SLICE_X67Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.302 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[27]_i_7/O
                         net (fo=1, routed)           0.628    14.929    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[27]_i_7_n_0
    SLICE_X67Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[27]_i_3/O
                         net (fo=2, routed)           1.078    16.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_wr_d_data_ex[27]
    SLICE_X72Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[27]_i_2/O
                         net (fo=3, routed)           0.615    16.870    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/rf_wr_d_data_ex[27]
    SLICE_X77Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.994 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg0[27]_i_1/O
                         net (fo=18, routed)          0.710    17.704    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/wr1_data[27]
    SLICE_X81Y83         LUT4 (Prop_lut4_I0_O)        0.124    17.828 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[27]_i_3/O
                         net (fo=1, routed)           0.727    18.555    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[27]_i_3_n_0
    SLICE_X81Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.679 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[27]_i_1/O
                         net (fo=1, routed)           0.000    18.679    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]_1[27]
    SLICE_X81Y77         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.589    18.569    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X81Y77         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.173    18.956    
    SLICE_X81Y77         FDCE (Setup_fdce_C_D)        0.029    18.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.392ns  (logic 6.371ns (32.853%)  route 13.021ns (67.147%))
  Logic Levels:           32  (CARRY4=12 LUT2=5 LUT3=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.631    -0.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X70Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.647     0.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.295     0.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.511    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.271 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[15]_i_2/O[0]
                         net (fo=19, routed)          0.472     1.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[7]
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.299     2.263 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_392/O
                         net (fo=16, routed)          1.331     3.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/ahb_haddrd[12]
    SLICE_X75Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.719 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428/O
                         net (fo=1, routed)           0.801     4.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428_n_0
    SLICE_X74Y99         LUT6 (Prop_lut6_I2_O)        0.124     4.644 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200/O
                         net (fo=1, routed)           0.836     5.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77/O
                         net (fo=1, routed)           0.602     6.206    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_32/O
                         net (fo=9, routed)           0.585     6.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/rgn_dhit_5
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.039 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_14/O
                         net (fo=1, routed)           0.968     8.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/hreadyoutd_err_i_10/O
                         net (fo=1, routed)           0.000     8.131    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     8.340 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/hreadyoutd_err_reg_i_6/O
                         net (fo=2, routed)           0.399     8.739    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/priv_faultd
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.297     9.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3/O
                         net (fo=3, routed)           0.548     9.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.708 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2/O
                         net (fo=3, routed)           0.659    10.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.491 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_addrd[2]_i_5/O
                         net (fo=29, routed)          1.029    11.521    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/mpu_canceld
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.645 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/ADDR[31]_i_11/O
                         net (fo=4, routed)           0.736    12.381    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mask_cancel_reg_2
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.118    12.499 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/bm_slave_sel[1]_i_7/O
                         net (fo=3, routed)           0.382    12.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/addr_adder_in1_ex_reg[30]
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.326    13.207 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_state[1]_i_4/O
                         net (fo=3, routed)           0.477    13.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/unalign_2nd_lookup_reg_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_unalign[2]_i_7/O
                         net (fo=9, routed)           0.624    14.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buffered_write_reg[0]_1
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3/O
                         net (fo=2, routed)           0.513    15.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.193 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6/O
                         net (fo=61, routed)          0.982    16.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.849 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.419 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.419    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.533 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.533    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.755 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__6/O[0]
                         net (fo=1, routed)           0.430    18.185    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0[29]
    SLICE_X32Y96         LUT5 (Prop_lut5_I0_O)        0.299    18.484 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    18.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr[29]
    SLICE_X32Y96         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.520    18.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X32Y96         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[29]/C
                         clock pessimism              0.487    18.987    
                         clock uncertainty           -0.173    18.815    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.029    18.844    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.382ns  (logic 6.487ns (33.470%)  route 12.895ns (66.530%))
  Logic Levels:           32  (CARRY4=12 LUT2=5 LUT3=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.631    -0.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X70Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.647     0.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.295     0.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.511    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.271 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[15]_i_2/O[0]
                         net (fo=19, routed)          0.472     1.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[7]
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.299     2.263 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_392/O
                         net (fo=16, routed)          1.331     3.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/ahb_haddrd[12]
    SLICE_X75Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.719 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428/O
                         net (fo=1, routed)           0.801     4.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428_n_0
    SLICE_X74Y99         LUT6 (Prop_lut6_I2_O)        0.124     4.644 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200/O
                         net (fo=1, routed)           0.836     5.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77/O
                         net (fo=1, routed)           0.602     6.206    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_32/O
                         net (fo=9, routed)           0.585     6.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/rgn_dhit_5
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.039 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_14/O
                         net (fo=1, routed)           0.968     8.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/hreadyoutd_err_i_10/O
                         net (fo=1, routed)           0.000     8.131    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     8.340 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/hreadyoutd_err_reg_i_6/O
                         net (fo=2, routed)           0.399     8.739    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/priv_faultd
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.297     9.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3/O
                         net (fo=3, routed)           0.548     9.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.708 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2/O
                         net (fo=3, routed)           0.659    10.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.491 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_addrd[2]_i_5/O
                         net (fo=29, routed)          1.029    11.521    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/mpu_canceld
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.645 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/ADDR[31]_i_11/O
                         net (fo=4, routed)           0.736    12.381    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mask_cancel_reg_2
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.118    12.499 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/bm_slave_sel[1]_i_7/O
                         net (fo=3, routed)           0.382    12.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/addr_adder_in1_ex_reg[30]
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.326    13.207 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_state[1]_i_4/O
                         net (fo=3, routed)           0.477    13.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/unalign_2nd_lookup_reg_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_unalign[2]_i_7/O
                         net (fo=9, routed)           0.624    14.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buffered_write_reg[0]_1
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3/O
                         net (fo=2, routed)           0.513    15.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.193 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6/O
                         net (fo=61, routed)          0.982    16.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.849 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.419 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.419    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.533 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.533    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.867 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__6/O[1]
                         net (fo=1, routed)           0.303    18.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0[30]
    SLICE_X35Y96         LUT5 (Prop_lut5_I0_O)        0.303    18.473 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    18.473    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr[30]
    SLICE_X35Y96         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.519    18.499    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X35Y96         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[30]/C
                         clock pessimism              0.487    18.986    
                         clock uncertainty           -0.173    18.814    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.029    18.843    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.370ns  (logic 6.355ns (32.809%)  route 13.015ns (67.191%))
  Logic Levels:           31  (CARRY4=11 LUT2=5 LUT3=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.631    -0.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X70Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.647     0.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.295     0.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.511    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.271 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[15]_i_2/O[0]
                         net (fo=19, routed)          0.472     1.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[7]
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.299     2.263 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_392/O
                         net (fo=16, routed)          1.331     3.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/ahb_haddrd[12]
    SLICE_X75Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.719 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428/O
                         net (fo=1, routed)           0.801     4.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428_n_0
    SLICE_X74Y99         LUT6 (Prop_lut6_I2_O)        0.124     4.644 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200/O
                         net (fo=1, routed)           0.836     5.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77/O
                         net (fo=1, routed)           0.602     6.206    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_32/O
                         net (fo=9, routed)           0.585     6.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/rgn_dhit_5
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.039 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_14/O
                         net (fo=1, routed)           0.968     8.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/hreadyoutd_err_i_10/O
                         net (fo=1, routed)           0.000     8.131    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     8.340 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/hreadyoutd_err_reg_i_6/O
                         net (fo=2, routed)           0.399     8.739    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/priv_faultd
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.297     9.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3/O
                         net (fo=3, routed)           0.548     9.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.708 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2/O
                         net (fo=3, routed)           0.659    10.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.491 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_addrd[2]_i_5/O
                         net (fo=29, routed)          1.029    11.521    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/mpu_canceld
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.645 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/ADDR[31]_i_11/O
                         net (fo=4, routed)           0.736    12.381    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mask_cancel_reg_2
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.118    12.499 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/bm_slave_sel[1]_i_7/O
                         net (fo=3, routed)           0.382    12.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/addr_adder_in1_ex_reg[30]
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.326    13.207 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_state[1]_i_4/O
                         net (fo=3, routed)           0.477    13.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/unalign_2nd_lookup_reg_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_unalign[2]_i_7/O
                         net (fo=9, routed)           0.624    14.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buffered_write_reg[0]_1
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3/O
                         net (fo=2, routed)           0.513    15.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.193 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6/O
                         net (fo=61, routed)          0.982    16.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.849 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.419 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.419    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.732 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5/O[3]
                         net (fo=1, routed)           0.423    18.155    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0[28]
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.306    18.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    18.461    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr[28]
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.520    18.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[28]/C
                         clock pessimism              0.487    18.987    
                         clock uncertainty           -0.173    18.815    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.031    18.846    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         18.846    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.316ns  (logic 6.373ns (32.994%)  route 12.943ns (67.006%))
  Logic Levels:           31  (CARRY4=11 LUT2=5 LUT3=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.631    -0.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X70Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.647     0.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.295     0.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.511    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.271 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[15]_i_2/O[0]
                         net (fo=19, routed)          0.472     1.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[7]
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.299     2.263 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_392/O
                         net (fo=16, routed)          1.331     3.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/ahb_haddrd[12]
    SLICE_X75Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.719 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428/O
                         net (fo=1, routed)           0.801     4.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428_n_0
    SLICE_X74Y99         LUT6 (Prop_lut6_I2_O)        0.124     4.644 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200/O
                         net (fo=1, routed)           0.836     5.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77/O
                         net (fo=1, routed)           0.602     6.206    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_32/O
                         net (fo=9, routed)           0.585     6.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/rgn_dhit_5
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.039 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_14/O
                         net (fo=1, routed)           0.968     8.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/hreadyoutd_err_i_10/O
                         net (fo=1, routed)           0.000     8.131    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     8.340 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/hreadyoutd_err_reg_i_6/O
                         net (fo=2, routed)           0.399     8.739    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/priv_faultd
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.297     9.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3/O
                         net (fo=3, routed)           0.548     9.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.708 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2/O
                         net (fo=3, routed)           0.659    10.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.491 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_addrd[2]_i_5/O
                         net (fo=29, routed)          1.029    11.521    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/mpu_canceld
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.645 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/ADDR[31]_i_11/O
                         net (fo=4, routed)           0.736    12.381    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mask_cancel_reg_2
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.118    12.499 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/bm_slave_sel[1]_i_7/O
                         net (fo=3, routed)           0.382    12.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/addr_adder_in1_ex_reg[30]
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.326    13.207 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_state[1]_i_4/O
                         net (fo=3, routed)           0.477    13.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/unalign_2nd_lookup_reg_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_unalign[2]_i_7/O
                         net (fo=9, routed)           0.624    14.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buffered_write_reg[0]_1
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3/O
                         net (fo=2, routed)           0.513    15.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.193 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6/O
                         net (fo=61, routed)          0.982    16.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.849 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.419 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.419    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.753 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5/O[1]
                         net (fo=1, routed)           0.351    18.104    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0[26]
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.303    18.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    18.407    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr[26]
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.520    18.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[26]/C
                         clock pessimism              0.487    18.987    
                         clock uncertainty           -0.173    18.815    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.031    18.846    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.846    
                         arrival time                         -18.407    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 5.953ns (30.689%)  route 13.445ns (69.311%))
  Logic Levels:           31  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.701    -0.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X79Y75         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          0.983     0.600    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_rd_a_data_ex_reg[31][4]
    SLICE_X84Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.724 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49/O
                         net (fo=55, routed)          1.082     1.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49_n_0
    SLICE_X82Y75         LUT5 (Prop_lut5_I2_O)        0.124     1.931 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8/O
                         net (fo=2, routed)           0.680     2.611    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8_n_0
    SLICE_X81Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.735 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7/O
                         net (fo=2, routed)           0.848     3.583    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7_n_0
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.707 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5/O
                         net (fo=4, routed)           0.903     4.610    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124     4.734 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4/O
                         net (fo=1, routed)           0.491     5.225    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4_n_0
    SLICE_X72Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.349 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_2/O
                         net (fo=9, routed)           0.884     6.233    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_3
    SLICE_X70Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.357 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[3]_i_65/O
                         net (fo=1, routed)           0.493     6.851    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[1]
    SLICE_X70Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_46/O
                         net (fo=2, routed)           0.446     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[1]
    SLICE_X69Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34/O
                         net (fo=2, routed)           0.481     8.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34_n_0
    SLICE_X68Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13/O
                         net (fo=1, routed)           0.000     8.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.700 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.042    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.156    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.384    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.498    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.769 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_carry_ex_reg_i_2/CO[0]
                         net (fo=3, routed)           0.638    10.407    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in25_in
    SLICE_X72Y69         LUT5 (Prop_lut5_I1_O)        0.373    10.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14/O
                         net (fo=1, routed)           0.826    11.606    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14_n_0
    SLICE_X73Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.262 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X73Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.490 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.824 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[1]
                         net (fo=2, routed)           0.470    13.294    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[29]
    SLICE_X74Y66         LUT5 (Prop_lut5_I4_O)        0.303    13.597 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_13/O
                         net (fo=1, routed)           0.772    14.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_13_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_7/O
                         net (fo=1, routed)           0.451    14.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_7_n_0
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.068 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_3/O
                         net (fo=2, routed)           0.751    15.819    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_wr_d_data_ex[29]
    SLICE_X67Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.943 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[29]_i_2/O
                         net (fo=3, routed)           0.858    16.801    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/rf_wr_d_data_ex[29]
    SLICE_X76Y79         LUT4 (Prop_lut4_I3_O)        0.124    16.925 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg0[29]_i_1/O
                         net (fo=18, routed)          0.603    17.528    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_pc_lr_ex_reg[0]_0[28]
    SLICE_X75Y81         LUT4 (Prop_lut4_I0_O)        0.124    17.652 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_data_ex[29]_i_3/O
                         net (fo=1, routed)           0.783    18.435    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_data_ex[29]_i_3_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.559 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_data_ex[29]_i_1/O
                         net (fo=1, routed)           0.000    18.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]_0[29]
    SLICE_X74Y79         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.586    18.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X74Y79         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[29]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.173    18.953    
    SLICE_X74Y79         FDRE (Setup_fdre_C_D)        0.077    19.030    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[29]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -18.559    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.278ns  (logic 6.257ns (32.456%)  route 13.021ns (67.544%))
  Logic Levels:           31  (CARRY4=11 LUT2=5 LUT3=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.631    -0.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X70Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.647     0.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.295     0.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.511    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.271 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[11]_i_2_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.493 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[15]_i_2/O[0]
                         net (fo=19, routed)          0.472     1.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[7]
    SLICE_X69Y95         LUT3 (Prop_lut3_I2_O)        0.299     2.263 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_392/O
                         net (fo=16, routed)          1.331     3.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/ahb_haddrd[12]
    SLICE_X75Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.719 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428/O
                         net (fo=1, routed)           0.801     4.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_428_n_0
    SLICE_X74Y99         LUT6 (Prop_lut6_I2_O)        0.124     4.644 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200/O
                         net (fo=1, routed)           0.836     5.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_200_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77/O
                         net (fo=1, routed)           0.602     6.206    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_77_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_32/O
                         net (fo=9, routed)           0.585     6.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/rgn_dhit_5
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.039 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_14/O
                         net (fo=1, routed)           0.968     8.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/hreadyoutd_err_i_10/O
                         net (fo=1, routed)           0.000     8.131    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_ap_reg[1]_0
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     8.340 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/hreadyoutd_err_reg_i_6/O
                         net (fo=2, routed)           0.399     8.739    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/priv_faultd
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.297     9.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3/O
                         net (fo=3, routed)           0.548     9.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.708 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2/O
                         net (fo=3, routed)           0.659    10.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/hreadyoutd_err_i_2_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.491 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_addrd[2]_i_5/O
                         net (fo=29, routed)          1.029    11.521    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/mpu_canceld
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.645 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/ADDR[31]_i_11/O
                         net (fo=4, routed)           0.736    12.381    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mask_cancel_reg_2
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.118    12.499 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/bm_slave_sel[1]_i_7/O
                         net (fo=3, routed)           0.382    12.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/addr_adder_in1_ex_reg[30]
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.326    13.207 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_state[1]_i_4/O
                         net (fo=3, routed)           0.477    13.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/unalign_2nd_lookup_reg_0
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/bm_unalign[2]_i_7/O
                         net (fo=9, routed)           0.624    14.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buffered_write_reg[0]_1
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3/O
                         net (fo=2, routed)           0.513    15.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel[1]_i_3_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.193 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6/O
                         net (fo=61, routed)          0.982    16.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_6_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.849 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.963    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__0_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.419 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.419    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.641 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0_carry__5/O[0]
                         net (fo=1, routed)           0.430    18.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr0[25]
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.299    18.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    18.370    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/nxt_addrbuf_addr[25]
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.520    18.500    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[25]/C
                         clock pessimism              0.487    18.987    
                         clock uncertainty           -0.173    18.815    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.029    18.844    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                         -18.370    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.340ns  (logic 5.609ns (29.003%)  route 13.731ns (70.997%))
  Logic Levels:           29  (CARRY4=11 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.701    -0.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X79Y75         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          0.983     0.600    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_rd_a_data_ex_reg[31][4]
    SLICE_X84Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.724 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49/O
                         net (fo=55, routed)          1.082     1.807    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[31]_i_49_n_0
    SLICE_X82Y75         LUT5 (Prop_lut5_I2_O)        0.124     1.931 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8/O
                         net (fo=2, routed)           0.680     2.611    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[14]_i_8_n_0
    SLICE_X81Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.735 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7/O
                         net (fo=2, routed)           0.848     3.583    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_7_n_0
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.707 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5/O
                         net (fo=4, routed)           0.903     4.610    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[3]_i_5_n_0
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124     4.734 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4/O
                         net (fo=1, routed)           0.491     5.225    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_4_n_0
    SLICE_X72Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.349 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[1]_i_2/O
                         net (fo=9, routed)           0.884     6.233    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_3
    SLICE_X70Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.357 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[3]_i_65/O
                         net (fo=1, routed)           0.493     6.851    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[1]
    SLICE_X70Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.975 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_46/O
                         net (fo=2, routed)           0.446     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[1]
    SLICE_X69Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34/O
                         net (fo=2, routed)           0.481     8.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_34_n_0
    SLICE_X68Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13/O
                         net (fo=1, routed)           0.000     8.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[3]_i_13_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.700 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[3]_i_3_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[7]_i_3_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[11]_i_3_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.042    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[15]_i_3_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.156    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[19]_i_3_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.384    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_3_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.498    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_5_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.769 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_carry_ex_reg_i_2/CO[0]
                         net (fo=3, routed)           0.638    10.407    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in25_in
    SLICE_X72Y69         LUT5 (Prop_lut5_I1_O)        0.373    10.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14/O
                         net (fo=1, routed)           0.826    11.606    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[19]_i_14_n_0
    SLICE_X73Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.262 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X73Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.484 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.460    12.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[20]
    SLICE_X72Y63         LUT5 (Prop_lut5_I4_O)        0.299    13.243 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[20]_i_17/O
                         net (fo=1, routed)           0.552    13.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[20]_i_17_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.918 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[20]_i_11/O
                         net (fo=1, routed)           0.536    14.454    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[20]_i_11_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.578 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[20]_i_8/O
                         net (fo=2, routed)           0.833    15.411    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_wr_d_data_ex[20]
    SLICE_X64Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.535 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[20]_i_3/O
                         net (fo=3, routed)           0.906    16.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/rf_wr_d_data_ex[20]
    SLICE_X76Y79         LUT4 (Prop_lut4_I3_O)        0.124    16.566 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg0[20]_i_1/O
                         net (fo=18, routed)          0.840    17.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/wr1_data[20]
    SLICE_X82Y83         LUT4 (Prop_lut4_I0_O)        0.124    17.530 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[20]_i_3/O
                         net (fo=1, routed)           0.847    18.377    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[20]_i_3_n_0
    SLICE_X79Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.501 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[20]_i_1/O
                         net (fo=1, routed)           0.000    18.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]_1[20]
    SLICE_X79Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.586    18.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X79Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.173    18.953    
    SLICE_X79Y72         FDCE (Setup_fdce_C_D)        0.029    18.982    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]
  -------------------------------------------------------------------
                         required time                         18.982    
                         arrival time                         -18.501    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/actv_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.980%)  route 0.227ns (52.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.566    -0.598    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X30Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/actv_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/actv_state_reg[7]/Q
                         net (fo=6, routed)           0.227    -0.208    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/actv_state_reg[18]_0[7]
    SLICE_X37Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.163 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/next_pend_state[7]
    SLICE_X37Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.842    -0.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X37Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[7]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X37Y99         FDCE (Hold_fdce_C_D)         0.091    -0.231    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.247ns (57.527%)  route 0.182ns (42.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.564    -0.600    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y55         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=6, routed)           0.182    -0.270    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.099    -0.171 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.171    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/dest_graysync_ff_reg[1][5][4]
    SLICE_X51Y55         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.835    -0.838    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X51Y55         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.092    -0.242    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/AXI_24_BIT_ADDR_STORE_GEN.Transmit_addr_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.783%)  route 0.276ns (66.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.560    -0.604    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X52Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[5]/Q
                         net (fo=1, routed)           0.276    -0.187    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/s_axi4_araddr[5]
    SLICE_X49Y61         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/AXI_24_BIT_ADDR_STORE_GEN.Transmit_addr_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.835    -0.838    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/s_axi4_aclk
    SLICE_X49Y61         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/AXI_24_BIT_ADDR_STORE_GEN.Transmit_addr_int_reg[5]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.075    -0.259    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/AXI_24_BIT_ADDR_STORE_GEN.Transmit_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.521%)  route 0.321ns (69.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.567    -0.597    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y111         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.321    -0.135    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X10Y99         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.847    -0.826    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y99         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.509    -0.317    
    SLICE_X10Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.208    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hsize_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/buffer_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.196%)  route 0.226ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.554    -0.610    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/HCLK
    SLICE_X49Y117        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hsize_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDPE (Prop_fdpe_C_Q)         0.128    -0.482 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hsize_reg[0]/Q
                         net (fo=1, routed)           0.226    -0.257    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hsize[0]
    SLICE_X55Y117        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/buffer_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.819    -0.853    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/HCLK
    SLICE_X55Y117        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/buffer_data_reg[0]/C
                         clock pessimism              0.504    -0.349    
    SLICE_X55Y117        FDRE (Hold_fdre_C_D)         0.016    -0.333    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/buffer_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.376%)  route 0.376ns (69.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.567    -0.597    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y111        FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.376    -0.057    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X10Y99         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.847    -0.826    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y99         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.509    -0.317    
    SLICE_X10Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.134    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.745%)  route 0.333ns (70.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.567    -0.597    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y111         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.333    -0.123    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X10Y99         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.847    -0.826    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y99         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.509    -0.317    
    SLICE_X10Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.200    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.170%)  route 0.255ns (57.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X53Y57         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=6, routed)           0.255    -0.205    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.160 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[4]
    SLICE_X51Y54         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.835    -0.838    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X51Y54         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.092    -0.242    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.074%)  route 0.256ns (57.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X53Y57         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=6, routed)           0.256    -0.204    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[3]
    SLICE_X51Y54         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.835    -0.838    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X51Y54         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.091    -0.243    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].reg2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.766%)  route 0.259ns (58.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.605    -0.559    m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y99          FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[19]/Q
                         net (fo=2, routed)           0.259    -0.159    m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/gpio_io_t[12]
    SLICE_X0Y100         LUT5 (Prop_lut5_I1_O)        0.045    -0.114 r  m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].reg2[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].reg2[19]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].reg2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.872    -0.801    m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y100         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].reg2_reg[19]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.092    -0.200    m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].reg2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y11     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y11     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y103    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y99     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y96     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y97     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y96     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y97     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y96     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y97     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y99     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y99     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y103    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y120    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y56     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_srl4___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_r_22/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y56     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_srl4___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_r_22/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y113     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y113     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y99     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y97     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y97     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y97     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.147ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.186ns (37.612%)  route 5.285ns (62.388%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.817     7.589    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X4Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.575    18.554    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.173    18.941    
    SLICE_X4Y128         FDRE (Setup_fdre_C_CE)      -0.205    18.736    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 11.147    

Slack (MET) :             11.147ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.186ns (37.612%)  route 5.285ns (62.388%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.817     7.589    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X4Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.575    18.554    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.173    18.941    
    SLICE_X4Y128         FDRE (Setup_fdre_C_CE)      -0.205    18.736    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 11.147    

Slack (MET) :             11.147ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.186ns (37.612%)  route 5.285ns (62.388%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.817     7.589    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X4Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.575    18.554    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.560    19.114    
                         clock uncertainty           -0.173    18.941    
    SLICE_X4Y128         FDRE (Setup_fdre_C_CE)      -0.205    18.736    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 11.147    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.186ns (38.482%)  route 5.093ns (61.518%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.625     7.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.576    18.555    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/C
                         clock pessimism              0.560    19.115    
                         clock uncertainty           -0.173    18.942    
    SLICE_X5Y129         FDRE (Setup_fdre_C_CE)      -0.205    18.737    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.186ns (38.482%)  route 5.093ns (61.518%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.625     7.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.576    18.555    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                         clock pessimism              0.560    19.115    
                         clock uncertainty           -0.173    18.942    
    SLICE_X5Y129         FDRE (Setup_fdre_C_CE)      -0.205    18.737    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.186ns (38.482%)  route 5.093ns (61.518%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.625     7.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.576    18.555    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.560    19.115    
                         clock uncertainty           -0.173    18.942    
    SLICE_X5Y129         FDRE (Setup_fdre_C_CE)      -0.205    18.737    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.186ns (38.482%)  route 5.093ns (61.518%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.625     7.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.576    18.555    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.560    19.115    
                         clock uncertainty           -0.173    18.942    
    SLICE_X5Y129         FDRE (Setup_fdre_C_CE)      -0.205    18.737    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.186ns (38.482%)  route 5.093ns (61.518%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           1.000     6.441    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.331     6.772 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.625     7.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d2_reg_0[0]
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.576    18.555    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y129         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.560    19.115    
                         clock uncertainty           -0.173    18.942    
    SLICE_X5Y129         FDRE (Setup_fdre_C_CE)      -0.205    18.737    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.567ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 3.186ns (39.587%)  route 4.862ns (60.413%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           0.843     6.284    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_39_out__0
    SLICE_X4Y128         LUT6 (Prop_lut6_I4_O)        0.331     6.615 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_i_1/O
                         net (fo=1, routed)           0.551     7.167    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_30_out
    SLICE_X5Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.572    18.551    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
                         clock pessimism              0.560    19.111    
                         clock uncertainty           -0.173    18.938    
    SLICE_X5Y126         FDRE (Setup_fdre_C_CE)      -0.205    18.733    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg
  -------------------------------------------------------------------
                         required time                         18.733    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                 11.567    

Slack (MET) :             11.640ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 3.186ns (39.944%)  route 4.790ns (60.056%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.658    -0.882    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.572 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.826     3.398    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X1Y128         LUT6 (Prop_lut6_I0_O)        0.124     3.522 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.813     4.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=12, routed)          0.829     5.288    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.153     5.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_5/O
                         net (fo=8, routed)           0.850     6.291    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_39_out__0
    SLICE_X4Y128         LUT6 (Prop_lut6_I4_O)        0.331     6.622 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_1/O
                         net (fo=1, routed)           0.472     7.095    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_out
    SLICE_X4Y127         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.573    18.552    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y127         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
                         clock pessimism              0.560    19.112    
                         clock uncertainty           -0.173    18.939    
    SLICE_X4Y127         FDRE (Setup_fdre_C_CE)      -0.205    18.734    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg
  -------------------------------------------------------------------
                         required time                         18.734    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 11.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.557    -0.607    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X8Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.150    -0.293    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/addra[3]
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.366    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[5].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.451%)  route 0.149ns (47.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.559    -0.605    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X8Y127         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[5].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[5].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.149    -0.292    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/addra[2]
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.366    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[3].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.150%)  route 0.150ns (47.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.559    -0.605    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X8Y127         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[3].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[3].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.150    -0.291    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/addra[4]
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y51         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.549    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.366    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.999%)  route 0.203ns (59.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.559    -0.605    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y128        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=9, routed)           0.203    -0.261    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[4]
    RAMB18_X0Y50         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y50         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.528    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.345    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.332%)  route 0.233ns (52.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.563    -0.601    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X50Y60         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/Q
                         net (fo=2, routed)           0.233    -0.205    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg_n_0_[1]
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.160 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int[6]_i_1_n_0
    SLICE_X52Y60         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.832    -0.841    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X52Y60         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int_reg[6]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.092    -0.245    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.851%)  route 0.269ns (62.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.563    -0.601    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X50Y61         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int_reg[4]/Q
                         net (fo=4, routed)           0.269    -0.168    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/receive_Data_int[4]
    SLICE_X57Y60         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.833    -0.840    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X57Y60         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[28]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.075    -0.261    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[28]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.730%)  route 0.308ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.565    -0.599    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X58Y59         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[10]/Q
                         net (fo=2, routed)           0.308    -0.127    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB18_X1Y24         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.879    -0.794    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y24         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296    -0.223    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.779%)  route 0.303ns (68.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.598    -0.566    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y67          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/Q
                         net (fo=1, routed)           0.303    -0.123    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X0Y26         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.879    -0.794    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.223    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.568%)  route 0.306ns (68.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.598    -0.566    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y67          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/Q
                         net (fo=1, routed)           0.306    -0.120    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X0Y26         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.879    -0.794    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.223    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.561%)  route 0.225ns (61.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.559    -0.605    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y128        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=11, routed)          0.225    -0.240    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[2]
    RAMB18_X0Y50         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y50         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.528    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.345    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qspi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y19     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y24     m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y26     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y50     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y22     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y28     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y52     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y51     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y127     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y127     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y127     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y128     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y128     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y127     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y128     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y128     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y128     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y128     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.092ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.703ns  (logic 1.014ns (15.127%)  route 5.689ns (84.873%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.893     6.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X28Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X28Y72         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.703ns  (logic 1.014ns (15.127%)  route 5.689ns (84.873%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.893     6.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X28Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X28Y72         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.703ns  (logic 1.014ns (15.127%)  route 5.689ns (84.873%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.893     6.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X28Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X28Y72         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.703ns  (logic 1.014ns (15.127%)  route 5.689ns (84.873%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.893     6.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X28Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X28Y72         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.693ns  (logic 1.014ns (15.151%)  route 5.679ns (84.849%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.883     6.693    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X11Y73         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y73         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.693ns  (logic 1.014ns (15.151%)  route 5.679ns (84.849%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.883     6.693    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X11Y73         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y73         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.693ns  (logic 1.014ns (15.151%)  route 5.679ns (84.849%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.883     6.693    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X11Y73         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y73         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.668ns  (logic 1.014ns (15.206%)  route 5.654ns (84.794%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.859     6.668    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X13Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y74         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.668ns  (logic 1.014ns (15.206%)  route 5.654ns (84.794%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.859     6.668    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X13Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y74         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        6.668ns  (logic 1.014ns (15.206%)  route 5.654ns (84.794%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77                                       0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           1.693     2.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buserror
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124     2.335 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7/O
                         net (fo=1, routed)           0.650     2.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_7_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.109 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=4, routed)           0.985     4.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          1.467     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.859     6.668    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X13Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y74         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  9.127    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.640ns  (logic 4.135ns (47.860%)  route 4.505ns (52.140%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 79.162 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.702    79.162    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y115         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDSE (Prop_fdse_C_Q)         0.456    79.618 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           1.927    81.545    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.124    81.669 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           2.577    84.247    DAPLink_tri_o_IBUF__0[11]
    U17                  OBUF (Prop_obuf_I_O)         3.555    87.802 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    87.802    DAPLink_tri_o[11]
    U17                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.802    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.736ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.333ns  (logic 4.103ns (49.233%)  route 4.230ns (50.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 79.162 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.702    79.162    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y115         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDSE (Prop_fdse_C_Q)         0.456    79.618 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           0.961    80.579    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.124    80.703 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           3.269    83.972    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    87.495 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    87.495    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.495    
  -------------------------------------------------------------------
                         slack                                 11.736    

Slack (MET) :             12.175ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[9]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.994ns  (logic 3.974ns (49.708%)  route 4.020ns (50.292%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.938ns = ( 79.062 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.602    79.062    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456    79.518 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.020    83.538    lopt_19
    K2                   OBUF (Prop_obuf_I_O)         3.518    87.056 r  rgb_led_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    87.056    rgb_led_tri_o[9]
    K2                                                                r  rgb_led_tri_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.056    
  -------------------------------------------------------------------
                         slack                                 12.175    

Slack (MET) :             12.328ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.843ns  (logic 3.971ns (50.638%)  route 3.871ns (49.362%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 79.060 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.600    79.060    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y126        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.456    79.516 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.871    83.387    lopt_10
    K1                   OBUF (Prop_obuf_I_O)         3.515    86.903 r  rgb_led_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    86.903    rgb_led_tri_o[11]
    K1                                                                r  rgb_led_tri_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.903    
  -------------------------------------------------------------------
                         slack                                 12.328    

Slack (MET) :             12.353ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[6]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.816ns  (logic 3.971ns (50.812%)  route 3.844ns (49.188%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.938ns = ( 79.062 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.602    79.062    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456    79.518 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.844    83.362    lopt_16
    H4                   OBUF (Prop_obuf_I_O)         3.515    86.878 r  rgb_led_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    86.878    rgb_led_tri_o[6]
    H4                                                                r  rgb_led_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.878    
  -------------------------------------------------------------------
                         slack                                 12.353    

Slack (MET) :             12.366ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.803ns  (logic 3.972ns (50.910%)  route 3.830ns (49.090%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.938ns = ( 79.062 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.602    79.062    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.456    79.518 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.830    83.348    lopt_14
    J4                   OBUF (Prop_obuf_I_O)         3.516    86.865 r  rgb_led_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    86.865    rgb_led_tri_o[4]
    J4                                                                r  rgb_led_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.865    
  -------------------------------------------------------------------
                         slack                                 12.366    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[10]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.797ns  (logic 4.039ns (51.809%)  route 3.757ns (48.191%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 79.061 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.601    79.061    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y126        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_fdre_C_Q)         0.518    79.579 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.757    83.336    lopt_9
    H6                   OBUF (Prop_obuf_I_O)         3.521    86.858 r  rgb_led_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    86.858    rgb_led_tri_o[10]
    H6                                                                r  rgb_led_tri_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.858    
  -------------------------------------------------------------------
                         slack                                 12.373    

Slack (MET) :             12.395ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[8]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.776ns  (logic 3.964ns (50.986%)  route 3.811ns (49.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 79.060 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.600    79.060    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y126        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.456    79.516 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.811    83.327    lopt_18
    J3                   OBUF (Prop_obuf_I_O)         3.508    86.835 r  rgb_led_tri_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    86.835    rgb_led_tri_o[8]
    J3                                                                r  rgb_led_tri_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.835    
  -------------------------------------------------------------------
                         slack                                 12.395    

Slack (MET) :             12.479ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[7]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.689ns  (logic 3.971ns (51.644%)  route 3.718ns (48.356%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.938ns = ( 79.062 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.602    79.062    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.456    79.518 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.718    83.236    lopt_17
    J2                   OBUF (Prop_obuf_I_O)         3.515    86.751 r  rgb_led_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    86.751    rgb_led_tri_o[7]
    J2                                                                r  rgb_led_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.751    
  -------------------------------------------------------------------
                         slack                                 12.479    

Slack (MET) :             12.480ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.689ns  (logic 3.985ns (51.828%)  route 3.704ns (48.172%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.938ns = ( 79.062 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.602    79.062    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.456    79.518 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.704    83.222    lopt_11
    F6                   OBUF (Prop_obuf_I_O)         3.529    86.751 r  rgb_led_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    86.751    rgb_led_tri_o[1]
    F6                                                                r  rgb_led_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.751    
  -------------------------------------------------------------------
                         slack                                 12.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.416ns (65.296%)  route 0.753ns (34.704%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.592    -0.572    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y76          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.753     0.321    lopt_6
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.596 r  led_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.596    led_4bits_tri_o[2]
    T9                                                                r  led_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.418ns (65.362%)  route 0.752ns (34.638%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.592    -0.572    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y76          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.752     0.320    lopt_7
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.598 r  led_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.598    led_4bits_tri_o[3]
    T10                                                               r  led_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             2.043ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.400ns (57.682%)  route 1.027ns (42.318%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.550    -0.614    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y126        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.027     0.577    lopt_13
    G4                   OBUF (Prop_obuf_I_O)         1.236     1.812 r  rgb_led_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.812    rgb_led_tri_o[3]
    G4                                                                r  rgb_led_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.058ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.444ns (59.149%)  route 0.997ns (40.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.550    -0.614    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y126        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_fdre_C_Q)         0.148    -0.466 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.997     0.531    lopt_12
    G6                   OBUF (Prop_obuf_I_O)         1.296     1.827 r  rgb_led_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.827    rgb_led_tri_o[2]
    G6                                                                r  rgb_led_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.353ns (54.517%)  route 1.129ns (45.483%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.129     0.668    lopt_5
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.880 r  led_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.880    led_4bits_tri_o[1]
    J5                                                                r  led_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.127ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.372ns (54.920%)  route 1.126ns (45.080%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.126     0.666    lopt_4
    H5                   OBUF (Prop_obuf_I_O)         1.231     1.896 r  led_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.896    led_4bits_tri_o[0]
    H5                                                                r  led_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.307ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 1.409ns (52.370%)  route 1.281ns (47.630%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.550    -0.614    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y126        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.281     0.831    lopt_8
    E1                   OBUF (Prop_obuf_I_O)         1.245     2.076 r  rgb_led_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.076    rgb_led_tri_o[0]
    E1                                                                r  rgb_led_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.310ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.378ns (51.190%)  route 1.314ns (48.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.552    -0.612    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.314     0.842    lopt_15
    G3                   OBUF (Prop_obuf_I_O)         1.237     2.079 r  rgb_led_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.079    rgb_led_tri_o[5]
    G3                                                                r  rgb_led_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 1.371ns (50.685%)  route 1.334ns (49.315%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.552    -0.612    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.334     0.863    lopt_11
    F6                   OBUF (Prop_obuf_I_O)         1.230     2.093 r  rgb_led_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.093    rgb_led_tri_o[1]
    F6                                                                r  rgb_led_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.334ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[7]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.357ns (49.979%)  route 1.358ns (50.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.552    -0.612    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y127        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.358     0.887    lopt_17
    J2                   OBUF (Prop_obuf_I_O)         1.216     2.103 r  rgb_led_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.103    rgb_led_tri_o[7]
    J2                                                                r  rgb_led_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  2.334    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.365ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.430ns  (logic 1.510ns (14.477%)  route 8.920ns (85.522%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.718    10.430    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X13Y71         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y71         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.430ns  (logic 1.510ns (14.477%)  route 8.920ns (85.522%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.718    10.430    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X13Y71         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y71         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.430ns  (logic 1.510ns (14.477%)  route 8.920ns (85.522%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.718    10.430    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X13Y71         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y71         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.430ns  (logic 1.510ns (14.477%)  route 8.920ns (85.522%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.718    10.430    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X13Y71         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y71         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.518ns  (logic 1.510ns (14.356%)  route 9.008ns (85.644%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.268     8.971    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.095 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=1, routed)           1.299    10.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I3_O)        0.124    10.518 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    10.518    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/q_reg
    SLICE_X29Y71         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y71         FDCE (Setup_fdce_C_D)        0.029    16.029    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.318ns  (logic 1.510ns (14.634%)  route 8.808ns (85.366%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.606    10.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X12Y70         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X12Y70         FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.240ns  (logic 1.510ns (14.746%)  route 8.730ns (85.254%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.528    10.240    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X11Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y72         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.240ns  (logic 1.510ns (14.746%)  route 8.730ns (85.254%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.528    10.240    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X11Y72         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y72         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.270ns  (logic 1.510ns (14.703%)  route 8.760ns (85.297%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.557    10.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X12Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X12Y74         FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.144ns  (logic 1.510ns (14.886%)  route 8.634ns (85.114%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63                                      0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.841     1.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.483 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.801     2.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=130, routed)         1.172     3.580    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.704 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdbuff_cdc_check[29]_i_5/O
                         net (fo=27, routed)          1.428     5.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/APsel_reg[7]
    SLICE_X15Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.256 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[1]_i_2/O
                         net (fo=44, routed)          1.511     6.767    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/dap_addr_reg_reg[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.891 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21/O
                         net (fo=1, routed)           0.688     7.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_21_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10/O
                         net (fo=2, routed)           1.108     8.810    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_10_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.934 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_4/O
                         net (fo=15, routed)          0.654     9.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check_reg[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.431    10.144    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]
    SLICE_X8Y73          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X8Y73          FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.687    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.482ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 1.854ns (20.195%)  route 7.327ns (79.805%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          5.357     7.339    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.463 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0/O
                         net (fo=4, routed)           0.922     8.385    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.509 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_3__0/O
                         net (fo=1, routed)           0.650     9.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HtransSquelched__0[0]
    SLICE_X53Y63         LUT5 (Prop_lut5_I1_O)        0.124     9.283 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount[0]_i_1__0/O
                         net (fo=2, routed)           0.398     9.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/D[0]
    SLICE_X52Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.499    18.479    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X52Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[0]/C
                         clock pessimism              0.000    18.479    
                         clock uncertainty           -0.269    18.209    
    SLICE_X52Y63         FDCE (Setup_fdce_C_D)       -0.047    18.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[0]
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  8.482    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 1.978ns (21.469%)  route 7.236ns (78.531%))
  Logic Levels:           5  (IBUF=1 LUT5=3 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          5.357     7.339    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.463 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0/O
                         net (fo=4, routed)           0.922     8.385    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.509 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_3__0/O
                         net (fo=1, routed)           0.650     9.159    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HtransSquelched__0[0]
    SLICE_X53Y63         LUT5 (Prop_lut5_I1_O)        0.124     9.283 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount[0]_i_1__0/O
                         net (fo=2, routed)           0.306     9.590    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/D[0]
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     9.714 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_i_1__0/O
                         net (fo=1, routed)           0.000     9.714    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WLastNxt
    SLICE_X53Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.500    18.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X53Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.269    18.210    
    SLICE_X53Y62         FDCE (Setup_fdce_C_D)        0.029    18.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg
  -------------------------------------------------------------------
                         required time                         18.239    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 1.978ns (22.177%)  route 6.942ns (77.823%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          5.357     7.339    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.463 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0/O
                         net (fo=4, routed)           0.972     8.435    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.559 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/AhbDataValid_i_2/O
                         net (fo=2, routed)           0.454     9.013    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HtransSquelched[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.124     9.137 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_2__0/O
                         net (fo=1, routed)           0.159     9.296    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     9.420 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer_i_1__0/O
                         net (fo=1, routed)           0.000     9.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer_i_1__0_n_0
    SLICE_X52Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.501    18.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X52Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer_reg/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.269    18.211    
    SLICE_X52Y61         FDCE (Setup_fdce_C_D)        0.031    18.242    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ReadXfer_reg
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.978ns (22.806%)  route 6.696ns (77.194%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          3.841     5.823    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/Interrupt_reg[5]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.124     5.947 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16/O
                         net (fo=1, routed)           0.702     6.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8/O
                         net (fo=1, routed)           0.433     7.205    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_3/O
                         net (fo=1, routed)           0.953     8.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fault_divby0_ex_reg
    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.124     8.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[18]_i_1/O
                         net (fo=19, routed)          0.767     9.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state
    SLICE_X36Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.504    18.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X36Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.269    18.214    
    SLICE_X36Y101        FDCE (Setup_fdce_C_CE)      -0.205    18.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.978ns (22.806%)  route 6.696ns (77.194%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          3.841     5.823    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/Interrupt_reg[5]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.124     5.947 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16/O
                         net (fo=1, routed)           0.702     6.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8/O
                         net (fo=1, routed)           0.433     7.205    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_3/O
                         net (fo=1, routed)           0.953     8.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fault_divby0_ex_reg
    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.124     8.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[18]_i_1/O
                         net (fo=19, routed)          0.767     9.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state
    SLICE_X36Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.504    18.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X36Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[12]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.269    18.214    
    SLICE_X36Y101        FDCE (Setup_fdce_C_CE)      -0.205    18.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[12]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWVALID_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 1.978ns (22.260%)  route 6.908ns (77.740%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          5.357     7.339    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.463 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0/O
                         net (fo=4, routed)           0.684     8.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ALOCK[1]_i_5__0_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.271 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount[0]_i_2/O
                         net (fo=2, routed)           0.459     8.730    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount[0]_i_2_n_0
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.854 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/iWSTRB[3]_i_4__0/O
                         net (fo=2, routed)           0.409     9.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WValidNxt2__1
    SLICE_X53Y62         LUT2 (Prop_lut2_I1_O)        0.124     9.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWVALID_i_1__0/O
                         net (fo=1, routed)           0.000     9.386    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WValidNxt
    SLICE_X53Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.500    18.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X53Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWVALID_reg/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.269    18.210    
    SLICE_X53Y62         FDCE (Setup_fdce_C_D)        0.031    18.241    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWVALID_reg
  -------------------------------------------------------------------
                         required time                         18.241    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 1.978ns (22.892%)  route 6.663ns (77.108%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          3.841     5.823    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/Interrupt_reg[5]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.124     5.947 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16/O
                         net (fo=1, routed)           0.702     6.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8/O
                         net (fo=1, routed)           0.433     7.205    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_3/O
                         net (fo=1, routed)           0.953     8.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fault_divby0_ex_reg
    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.124     8.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[18]_i_1/O
                         net (fo=19, routed)          0.734     9.141    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.521    18.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/C
                         clock pessimism              0.000    18.501    
                         clock uncertainty           -0.269    18.231    
    SLICE_X31Y99         FDCE (Setup_fdce_C_CE)      -0.205    18.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]
  -------------------------------------------------------------------
                         required time                         18.026    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  8.886    

Slack (MET) :             8.931ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 1.854ns (21.233%)  route 6.878ns (78.767%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          4.762     6.744    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           1.249     8.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.240 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.518     8.759    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT_reg[0]_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I1_O)        0.124     8.883 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount[3]_i_1__0/O
                         net (fo=2, routed)           0.349     9.232    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/D[3]
    SLICE_X53Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.500    18.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X53Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.269    18.210    
    SLICE_X53Y62         FDCE (Setup_fdce_C_D)       -0.047    18.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]
  -------------------------------------------------------------------
                         required time                         18.163    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  8.931    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 1.730ns (20.307%)  route 6.789ns (79.693%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          4.762     6.744    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.868 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           1.249     8.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.240 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.779     9.020    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X52Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.498    18.478    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X52Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[9]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.269    18.208    
    SLICE_X52Y65         FDCE (Setup_fdce_C_CE)      -0.205    18.003    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[9]
  -------------------------------------------------------------------
                         required time                         18.003    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 1.978ns (23.254%)  route 6.529ns (76.746%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          3.841     5.823    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/Interrupt_reg[5]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.124     5.947 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16/O
                         net (fo=1, routed)           0.702     6.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_16_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8/O
                         net (fo=1, routed)           0.433     7.205    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_8_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/pend_state[18]_i_3/O
                         net (fo=1, routed)           0.953     8.283    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/fault_divby0_ex_reg
    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.124     8.407 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[18]_i_1/O
                         net (fo=19, routed)          0.600     9.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state
    SLICE_X33Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.505    18.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X33Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]/C
                         clock pessimism              0.000    18.484    
                         clock uncertainty           -0.269    18.215    
    SLICE_X33Y100        FDCE (Setup_fdce_C_CE)      -0.205    18.010    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]
  -------------------------------------------------------------------
                         required time                         18.010    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  9.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.295ns (17.635%)  route 1.377ns (82.365%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.377     2.127    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.172 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[16]_i_1/O
                         net (fo=1, routed)           0.000     2.172    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/next_pend_state[16]
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.843    -0.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.269    -0.561    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.091    -0.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.698ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.250ns (14.752%)  route 1.444ns (85.248%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.444     2.194    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.059    -0.504    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.457ns (23.024%)  route 1.528ns (76.976%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.140     2.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X40Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X40Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X40Y98         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.457ns (23.024%)  route 1.528ns (76.976%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.140     2.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X40Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X40Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X40Y98         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.457ns (23.024%)  route 1.528ns (76.976%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.140     2.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X40Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X40Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X40Y98         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.457ns (23.024%)  route 1.528ns (76.976%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.140     2.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X41Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X41Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X41Y98         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.457ns (23.024%)  route 1.528ns (76.976%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.140     2.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X41Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X41Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X41Y98         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.220ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.457ns (22.260%)  route 1.596ns (77.740%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.208     2.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X41Y99         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.457ns (22.260%)  route 1.596ns (77.740%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.208     2.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X40Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X40Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[12]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X40Y99         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[12]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.457ns (22.260%)  route 1.596ns (77.740%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=10, routed)          1.388     2.138    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.345 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.208     2.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X40Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X40Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[13]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.269    -0.563    
    SLICE_X40Y99         FDCE (Hold_fdce_C_CE)       -0.104    -0.667    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[13]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  3.220    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.072ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.072ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        4.005ns  (logic 2.578ns (64.370%)  route 1.427ns (35.630%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[0]
                         net (fo=2, routed)           1.427     3.881    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Look_up_op[0]
    SLICE_X2Y125         LUT2 (Prop_lut2_I1_O)        0.124     4.005 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC_i_1/O
                         net (fo=1, routed)           0.000     4.005    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPISR_0_CMD_Error_int
    SLICE_X2Y125         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)        0.077    16.077    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         16.077    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                 12.072    

Slack (MET) :             12.486ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.543ns  (logic 2.578ns (72.771%)  route 0.965ns (27.229%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[0]
                         net (fo=2, routed)           0.965     3.419    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Look_up_op[0]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC_i_1/O
                         net (fo=1, routed)           0.000     3.543    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPISR_0_CMD_Error_int
    SLICE_X4Y70          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X4Y70          FDRE (Setup_fdre_C_D)        0.029    16.029    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 12.486    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.132ns  (logic 0.704ns (22.479%)  route 2.428ns (77.521%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=33, routed)          0.749     1.205    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.124     1.329 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     1.781    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_RECEIVE_FIFO_II/wr_rst_busy
    SLICE_X42Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.905 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI_i_1/O
                         net (fo=2, routed)           1.227     3.132    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/Rx_FIFO_Full
    SLICE_X29Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)       -0.067    15.933    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.811ns  (logic 0.704ns (25.045%)  route 2.107ns (74.955%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=33, routed)          0.749     1.205    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.124     1.329 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.452     1.781    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_RECEIVE_FIFO_II/wr_rst_busy
    SLICE_X42Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.905 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI_i_1/O
                         net (fo=2, routed)           0.906     2.811    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/Rx_FIFO_Full
    SLICE_X39Y63         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)       -0.067    15.933    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.011ns  (logic 0.478ns (23.768%)  route 1.533ns (76.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46                                       0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=14, routed)          1.533     2.011    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X31Y58         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)       -0.224    15.776    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             14.249ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.704ns  (logic 0.518ns (30.399%)  route 1.186ns (69.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=13, routed)          1.186     1.704    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X5Y125         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X5Y125         FDRE (Setup_fdre_C_D)       -0.047    15.953    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.953    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                 14.249    

Slack (MET) :             14.548ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.249ns  (logic 0.419ns (33.546%)  route 0.830ns (66.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58                                       0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X1Y58          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=13, routed)          0.830     1.249    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X6Y66          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.203    15.797    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.797    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                 14.548    

Slack (MET) :             14.657ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spisel_pulse_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.156ns  (logic 0.478ns (41.358%)  route 0.678ns (58.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65                                       0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spisel_pulse_cdc_from_spi_int_2_reg/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spisel_pulse_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.678     1.156    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spisel_pulse_cdc_from_spi_int_2_reg_n_0
    SLICE_X10Y66         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)       -0.187    15.813    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISEL_PULSE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.813    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 14.657    

Slack (MET) :             14.798ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.835%)  route 0.637ns (55.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65                                       0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.637     1.155    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_n_0
    SLICE_X11Y65         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)       -0.047    15.953    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.953    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 14.798    

Slack (MET) :             14.857ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.Slave_MODF_strobe_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SLV_MODF_STRB_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.018%)  route 0.533ns (55.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.Slave_MODF_strobe_cdc_from_spi_int_2_reg/C
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.Slave_MODF_strobe_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.533     0.952    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.Slave_MODF_strobe_cdc_from_spi_int_2_reg_n_0
    SLICE_X34Y56         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SLV_MODF_STRB_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X34Y56         FDRE (Setup_fdre_C_D)       -0.191    15.809    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SLV_MODF_STRB_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.809    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 14.857    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.376ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.376ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.553ns  (logic 0.779ns (21.927%)  route 2.774ns (78.073%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121                                     0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/Q
                         net (fo=31, routed)          1.567     2.045    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.301     2.346 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=113, routed)         1.207     3.553    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X3Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X3Y126         FDRE (Setup_fdre_C_D)       -0.071    15.929    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.929    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                 12.376    

Slack (MET) :             12.492ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.922%)  route 2.847ns (83.078%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=14, routed)          1.528     1.984    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.124     2.108 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=111, routed)         1.320     3.427    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X31Y56         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.081    15.919    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 12.492    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.964ns  (logic 0.642ns (21.656%)  route 2.322ns (78.344%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=13, routed)          1.332     1.850    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.124     1.974 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=113, routed)         0.991     2.964    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X5Y70          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X5Y70          FDRE (Setup_fdre_C_D)       -0.095    15.905    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.905    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.423%)  route 1.578ns (77.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78                                       0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/Q
                         net (fo=4, routed)           1.578     2.034    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/XIPCR_1_CPOL_int
    SLICE_X36Y62         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)       -0.061    15.939    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                          -2.034    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.945ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.024ns  (logic 0.456ns (22.524%)  route 1.568ns (77.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78                                       0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/Q
                         net (fo=4, routed)           1.568     2.024    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/XIPCR_0_CPHA_int
    SLICE_X34Y63         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)       -0.031    15.969    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI
  -------------------------------------------------------------------
                         required time                         15.969    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                 13.945    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.819ns  (logic 0.518ns (28.478%)  route 1.301ns (71.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X10Y64         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=7, routed)           1.301     1.819    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/prmry_in
    SLICE_X5Y65          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X5Y65          FDRE (Setup_fdre_C_D)       -0.095    15.905    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to
  -------------------------------------------------------------------
                         required time                         15.905    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.194ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.711ns  (logic 0.456ns (26.646%)  route 1.255ns (73.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X25Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=7, routed)           1.255     1.711    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/prmry_in
    SLICE_X33Y50         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)       -0.095    15.905    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to
  -------------------------------------------------------------------
                         required time                         15.905    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 14.194    

Slack (MET) :             14.197ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.787ns  (logic 0.518ns (28.980%)  route 1.269ns (71.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
    SLICE_X30Y55         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/Q
                         net (fo=2, routed)           1.269     1.787    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_7_ss_frm_axi_clk
    SLICE_X14Y57         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)       -0.016    15.984    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.984    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                 14.197    

Slack (MET) :             14.318ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.443ns  (logic 0.478ns (33.135%)  route 0.965ns (66.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/Q
                         net (fo=2, routed)           0.965     1.443    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_0_loop_frm_axi_clk
    SLICE_X13Y55         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)       -0.239    15.761    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 14.318    

Slack (MET) :             14.331ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_9_LSB_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.428ns  (logic 0.478ns (33.481%)  route 0.950ns (66.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/Q
                         net (fo=2, routed)           0.950     1.428    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_9_lsb_frm_axi_clk
    SLICE_X31Y55         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_9_LSB_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y55         FDRE (Setup_fdre_C_D)       -0.241    15.759    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_9_LSB_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.759    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                 14.331    





---------------------------------------------------------------------------------------------------
From Clock:  base_qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 qspi_flash_io1_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    K18                                               0.000    10.697 r  qspi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         1.489    12.186 r  qspi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.186    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.585    18.564    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.045    
                         clock uncertainty           -0.451    18.594    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_D)       -0.011    18.583    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 qspi_flash_io2_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    L14                                               0.000    10.697 r  qspi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.483    12.180 r  qspi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.180    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.584    18.563    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.044    
                         clock uncertainty           -0.451    18.593    
    ILOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.011    18.582    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 qspi_flash_io3_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 1.481ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    M14                                               0.000    10.697 r  qspi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         1.481    12.178 r  qspi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.178    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.584    18.563    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.044    
                         clock uncertainty           -0.451    18.593    
    ILOGIC_X0Y95         FDRE (Setup_fdre_C_D)       -0.011    18.582    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 qspi_flash_io0_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 1.479ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    K17                                               0.000    10.697 r  qspi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         1.479    12.176 r  qspi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.176    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.585    18.564    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.045    
                         clock uncertainty           -0.451    18.594    
    ILOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.011    18.583    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  6.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (arrival time - required time)
  Source:                 qspi_flash_io0_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    K17                                               0.000     2.345 r  qspi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         0.247     2.592 r  qspi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.592    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.871    -0.802    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.451     0.158    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068     0.226    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.370ns  (arrival time - required time)
  Source:                 qspi_flash_io3_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    M14                                               0.000     2.345 r  qspi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.249     2.594 r  qspi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.594    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.451     0.157    
    ILOGIC_X0Y95         FDRE (Hold_fdre_C_D)         0.068     0.225    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.371ns  (arrival time - required time)
  Source:                 qspi_flash_io2_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    L14                                               0.000     2.345 r  qspi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251     2.596 r  qspi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.596    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.451     0.157    
    ILOGIC_X0Y96         FDRE (Hold_fdre_C_D)         0.068     0.225    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.376ns  (arrival time - required time)
  Source:                 qspi_flash_io1_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    K18                                               0.000     2.345 r  qspi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         0.257     2.602 r  qspi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.602    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.871    -0.802    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.451     0.158    
    ILOGIC_X0Y97         FDRE (Hold_fdre_C_D)         0.068     0.226    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.376    





---------------------------------------------------------------------------------------------------
From Clock:  dap_qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.486ns (55.974%)  route 1.169ns (44.026%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 18.581 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    R11                                               0.000    15.050 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         1.486    16.537 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           1.169    17.706    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y87          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.601    18.581    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y87          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.061    
                         clock uncertainty           -0.451    18.610    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.067    18.543    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                         -17.706    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.508ns (59.471%)  route 1.028ns (40.529%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    R13                                               0.000    15.050 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         1.508    16.558 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           1.028    17.586    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X1Y88          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.602    18.582    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y88          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.062    
                         clock uncertainty           -0.451    18.611    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.040    18.571    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                         -17.586    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.477ns (60.720%)  route 0.956ns (39.280%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    R15                                               0.000    15.050 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.477    16.527 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.956    17.483    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X1Y75          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.588    18.568    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y75          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.048    
                         clock uncertainty           -0.451    18.597    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.047    18.550    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.550    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.479ns (66.238%)  route 0.754ns (33.762%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    P15                                               0.000    15.050 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.479    16.529 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.754    17.283    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.588    18.568    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.048    
                         clock uncertainty           -0.451    18.597    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)       -0.047    18.550    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.550    
                         arrival time                         -17.283    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 1.508ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    R13                                               0.000    15.050 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         1.508    16.558 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.558    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.583    18.562    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.451    18.592    
    ILOGIC_X0Y89         FDRE (Setup_fdre_C_D)       -0.011    18.581    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 1.479ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    P15                                               0.000    15.050 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.479    16.529 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.529    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.570    18.549    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.030    
                         clock uncertainty           -0.451    18.579    
    ILOGIC_X0Y74         FDRE (Setup_fdre_C_D)       -0.011    18.568    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -16.529    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 1.477ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    R15                                               0.000    15.050 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.477    16.527 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.527    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.570    18.549    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.030    
                         clock uncertainty           -0.451    18.579    
    ILOGIC_X0Y73         FDRE (Setup_fdre_C_D)       -0.011    18.568    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 1.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.636    -0.904    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.133     1.686    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.810 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.749     3.559    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     6.550 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.550    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.050    
    R11                                               0.000    15.050 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.050    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         1.486    16.537 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.537    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.585    18.564    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.045    
                         clock uncertainty           -0.451    18.594    
    ILOGIC_X0Y99         FDRE (Setup_fdre_C_D)       -0.011    18.583    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -16.537    
  -------------------------------------------------------------------
                         slack                                  2.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.071ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    R11                                               0.000     4.043 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         0.254     4.297 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.297    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.871    -0.802    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.451     0.158    
    ILOGIC_X0Y99         FDRE (Hold_fdre_C_D)         0.068     0.226    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.073ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    R15                                               0.000     4.043 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         0.245     4.288 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.288    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.860    -0.813    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.451     0.147    
    ILOGIC_X0Y73         FDRE (Hold_fdre_C_D)         0.068     0.215    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.075ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    P15                                               0.000     4.043 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.247     4.289 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.289    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.860    -0.813    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.451     0.147    
    ILOGIC_X0Y74         FDRE (Hold_fdre_C_D)         0.068     0.215    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.095ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.275ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    R13                                               0.000     4.043 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         0.275     4.318 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.318    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.869    -0.804    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.451     0.156    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068     0.224    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.360ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.247ns (45.637%)  route 0.294ns (54.363%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    P15                                               0.000     4.043 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.247     4.289 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.294     4.583    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.861    -0.812    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.303    
                         clock uncertainty            0.451     0.148    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.075     0.223    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           4.583    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.477ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.275ns (40.865%)  route 0.399ns (59.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    R13                                               0.000     4.043 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         0.275     4.318 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.399     4.717    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X1Y88          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.875    -0.798    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y88          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.451     0.162    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.078     0.240    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           4.717    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.479ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.245ns (37.203%)  route 0.414ns (62.797%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    R15                                               0.000     4.043 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         0.245     4.288 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.414     4.701    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X1Y75          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.861    -0.812    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y75          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.303    
                         clock uncertainty            0.451     0.148    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.075     0.223    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           4.701    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.538ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.042%)  route 0.471ns (64.958%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.567    -0.597    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.951     0.495    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.390     0.930    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     2.043 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.043    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.043    
    R11                                               0.000     4.043 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     4.043    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         0.254     4.297 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.471     4.768    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y87          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.873    -0.800    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y87          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.451     0.160    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     0.230    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           4.768    
  -------------------------------------------------------------------
                         slack                                  4.538    





---------------------------------------------------------------------------------------------------
From Clock:  dap_spi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 1.493ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.732    -0.808    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.472    -0.336 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.335    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         3.023     2.688 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.688    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    11.188    
    V16                                               0.000    11.188 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000    11.188    DAPLink_tri_o[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.493    12.681 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    12.681    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.577    18.556    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.037    
                         clock uncertainty           -0.451    18.586    
    ILOGIC_X0Y67         FDRE (Setup_fdre_C_D)       -0.011    18.575    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                  5.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.797ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.261ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.756ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.598    -0.566    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.177    -0.389 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.388    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         1.144     0.756 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.756    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     2.756    
    V16                                               0.000     2.756 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000     2.756    DAPLink_tri_o[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.261     3.016 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     3.016    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.865    -0.808    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.451     0.152    
    ILOGIC_X0Y67         FDRE (Hold_fdre_C_D)         0.068     0.220    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  2.797    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  base_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io1_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.141ns  (logic 4.015ns (23.424%)  route 13.126ns (76.576%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.691    -0.849    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/Q
                         net (fo=1, routed)          13.126    12.733    qspi_flash_io1_iobuf/T
    K18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559    16.292 r  qspi_flash_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    16.292    qspi_flash_io1_io
    K18                                                               r  qspi_flash_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.480    22.825    
                         clock uncertainty           -0.451    22.374    
                         output delay                -2.500    19.874    
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -16.292    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io3_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.036ns  (logic 4.008ns (23.523%)  route 13.029ns (76.477%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.691    -0.849    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)          13.029    12.636    qspi_flash_io3_iobuf/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.552    16.187 r  qspi_flash_io3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    16.187    qspi_flash_io3_io
    M14                                                               r  qspi_flash_io3_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.480    22.825    
                         clock uncertainty           -0.451    22.374    
                         output delay                -2.500    19.874    
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -16.187    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io0_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        16.775ns  (logic 4.005ns (23.876%)  route 12.770ns (76.124%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.691    -0.849    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)          12.770    12.377    qspi_flash_io0_iobuf/T
    K17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.549    15.926 r  qspi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    15.926    qspi_flash_io0_io
    K17                                                               r  qspi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.480    22.825    
                         clock uncertainty           -0.451    22.374    
                         output delay                -2.500    19.874    
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_ss_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        16.593ns  (logic 4.006ns (24.140%)  route 12.588ns (75.860%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.722    -0.818    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y88          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/Q
                         net (fo=1, routed)          12.588    12.226    qspi_flash_ss_iobuf/T
    L13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550    15.776 r  qspi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    15.776    qspi_flash_ss_io
    L13                                                               r  qspi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.559    22.904    
                         clock uncertainty           -0.451    22.453    
                         output delay                -2.500    19.953    
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io2_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 4.009ns (24.374%)  route 12.440ns (75.626%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.691    -0.849    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)          12.440    12.047    qspi_flash_io2_iobuf/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553    15.600 r  qspi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    15.600    qspi_flash_io2_io
    L14                                                               r  qspi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.480    22.825    
                         clock uncertainty           -0.451    22.374    
                         output delay                -2.500    19.874    
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                  4.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_ss_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 1.376ns (23.147%)  route 4.569ns (76.853%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.586    -0.578    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y123         FDSE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDSE (Prop_fdse_C_Q)         0.141    -0.437 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           4.569     4.132    qspi_flash_ss_iobuf/I
    L13                  OBUFT (Prop_obuft_I_O)       1.235     5.367 r  qspi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.367    qspi_flash_ss_io
    L13                                                               r  qspi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.509     1.345    
                         clock uncertainty            0.451     1.796    
                         output delay                 3.500     5.296    
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io2_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.403ns (22.767%)  route 4.758ns (77.233%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.588    -0.576    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=1, routed)           4.758     4.346    qspi_flash_io2_iobuf/I
    L14                  OBUFT (Prop_obuft_I_O)       1.239     5.585 r  qspi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.585    qspi_flash_io2_io
    L14                                                               r  qspi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.509     1.345    
                         clock uncertainty            0.451     1.796    
                         output delay                 3.500     5.296    
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io1_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.386ns (22.292%)  route 4.830ns (77.708%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.587    -0.577    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y128         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=1, routed)           4.830     4.394    qspi_flash_io1_iobuf/I
    K18                  OBUFT (Prop_obuft_I_O)       1.245     5.638 r  qspi_flash_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.638    qspi_flash_io1_io
    K18                                                               r  qspi_flash_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.509     1.345    
                         clock uncertainty            0.451     1.796    
                         output delay                 3.500     5.296    
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           5.638    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io3_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 1.378ns (21.993%)  route 4.888ns (78.007%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.585    -0.579    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y126         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=1, routed)           4.888     4.450    qspi_flash_io3_iobuf/I
    M14                  OBUFT (Prop_obuft_I_O)       1.237     5.687 r  qspi_flash_io3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.687    qspi_flash_io3_io
    M14                                                               r  qspi_flash_io3_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.509     1.345    
                         clock uncertainty            0.451     1.796    
                         output delay                 3.500     5.296    
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           5.687    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io0_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 1.376ns (21.895%)  route 4.908ns (78.105%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.587    -0.577    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y127         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=1, routed)           4.908     4.471    qspi_flash_io0_iobuf/I
    K17                  OBUFT (Prop_obuft_I_O)       1.235     5.706 r  qspi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.706    qspi_flash_io0_io
    K17                                                               r  qspi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.509     1.345    
                         clock uncertainty            0.451     1.796    
                         output delay                 3.500     5.296    
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           5.706    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        18.709ns  (logic 4.143ns (22.143%)  route 14.566ns (77.857%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 25.114 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.635    -0.905    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X35Y63         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/Q
                         net (fo=2, routed)           6.342     5.894    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q1_o
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.124     6.018 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           8.224    14.241    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/I
    R13                  OBUFT (Prop_obuft_I_O)       3.563    17.804 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.804    DAPLink_tri_o[5]
    R13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.515    18.495    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.367    18.862 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.819    20.681    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.100    20.781 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.516    22.297    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    25.114 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.114    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.690    
                         clock uncertainty           -0.451    25.239    
                         output delay                -2.000    23.239    
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                         -17.804    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        18.410ns  (logic 4.198ns (22.805%)  route 14.212ns (77.195%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 25.114 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.711    -0.829    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y71          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)           5.332     5.022    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q0_t
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     5.146 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[30]_inst_i_3/O
                         net (fo=1, routed)           8.879    14.025    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/T
    R11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.556    17.581 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.581    DAPLink_tri_o[4]
    R11                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.515    18.495    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.367    18.862 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.819    20.681    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.100    20.781 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.516    22.297    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    25.114 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.114    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.559    25.673    
                         clock uncertainty           -0.451    25.222    
                         output delay                -2.000    23.222    
  -------------------------------------------------------------------
                         required time                         23.222    
                         arrival time                         -17.581    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        18.050ns  (logic 4.131ns (22.884%)  route 13.919ns (77.116%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 25.114 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.638    -0.902    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X35Y60         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/Q
                         net (fo=16, routed)          6.175     5.729    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ss_o
    SLICE_X1Y74          LUT3 (Prop_lut3_I1_O)        0.124     5.853 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           7.744    13.597    DAPLink_tri_o_IBUF__0[10]
    N14                  OBUF (Prop_obuf_I_O)         3.551    17.148 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.148    DAPLink_tri_o[10]
    N14                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.515    18.495    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.367    18.862 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.819    20.681    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.100    20.781 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.516    22.297    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    25.114 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.114    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.690    
                         clock uncertainty           -0.451    25.239    
                         output delay                -2.000    23.239    
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                         -17.148    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.899ns  (logic 4.114ns (22.981%)  route 13.786ns (77.019%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 25.114 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.635    -0.905    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X35Y63         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_3_reg/Q
                         net (fo=2, routed)           6.921     6.473    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q3_o
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.124     6.597 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst_i_1/O
                         net (fo=1, routed)           6.865    13.461    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/I
    P15                  OBUFT (Prop_obuft_I_O)       3.534    16.995 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.995    DAPLink_tri_o[7]
    P15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.515    18.495    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.367    18.862 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.819    20.681    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.100    20.781 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.516    22.297    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    25.114 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.114    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.690    
                         clock uncertainty           -0.451    25.239    
                         output delay                -2.000    23.239    
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.875ns  (logic 4.112ns (23.004%)  route 13.763ns (76.996%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 25.114 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.635    -0.905    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X35Y63         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/Q
                         net (fo=2, routed)           6.206     5.757    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q2_o
    SLICE_X4Y68          LUT3 (Prop_lut3_I2_O)        0.124     5.881 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst_i_1/O
                         net (fo=1, routed)           7.557    13.438    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/I
    R15                  OBUFT (Prop_obuft_I_O)       3.532    16.970 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.970    DAPLink_tri_o[6]
    R15                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.515    18.495    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.367    18.862 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.819    20.681    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.100    20.781 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.516    22.297    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    25.114 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.114    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.690    
                         clock uncertainty           -0.451    25.239    
                         output delay                -2.000    23.239    
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                  6.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.419ns (20.966%)  route 5.348ns (79.034%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.596    -0.568    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y68          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=2, routed)           2.235     1.807    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q2_o
    SLICE_X4Y68          LUT3 (Prop_lut3_I0_O)        0.045     1.852 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst_i_1/O
                         net (fo=1, routed)           3.114     4.966    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/I
    R15                  OBUFT (Prop_obuft_I_O)       1.233     6.199 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.199    DAPLink_tri_o[6]
    R15                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.837    -0.836    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.084     0.423    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.056     0.479 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.652     1.131    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     2.428 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.428    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.275     2.703    
                         clock uncertainty            0.451     3.154    
                         output delay                 2.500     5.654    
  -------------------------------------------------------------------
                         required time                         -5.654    
                         arrival time                           6.199    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.449ns (21.206%)  route 5.385ns (78.794%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.597    -0.567    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y68          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=2, routed)           2.226     1.800    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q1_o
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.159     5.004    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/I
    R13                  OBUFT (Prop_obuft_I_O)       1.263     6.267 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.267    DAPLink_tri_o[5]
    R13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.837    -0.836    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.084     0.423    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.056     0.479 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.652     1.131    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     2.428 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.428    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.275     2.703    
                         clock uncertainty            0.451     3.154    
                         output delay                 2.500     5.654    
  -------------------------------------------------------------------
                         required time                         -5.654    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.451ns (21.162%)  route 5.405ns (78.838%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.596    -0.568    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y69          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=2, routed)           2.133     1.729    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q0_o
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.045     1.774 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           3.272     5.046    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/I
    R11                  OBUFT (Prop_obuft_I_O)       1.242     6.288 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.288    DAPLink_tri_o[4]
    R11                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.837    -0.836    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.084     0.423    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.056     0.479 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.652     1.131    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     2.428 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.428    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.275     2.703    
                         clock uncertainty            0.451     3.154    
                         output delay                 2.500     5.654    
  -------------------------------------------------------------------
                         required time                         -5.654    
                         arrival time                           6.288    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.437ns (20.871%)  route 5.449ns (79.129%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.591    -0.573    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y74          FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.391     1.959    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_ss_o
    SLICE_X1Y74          LUT3 (Prop_lut3_I2_O)        0.045     2.004 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           3.058     5.062    DAPLink_tri_o_IBUF__0[10]
    N14                  OBUF (Prop_obuf_I_O)         1.251     6.313 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.313    DAPLink_tri_o[10]
    N14                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.837    -0.836    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.084     0.423    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.056     0.479 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.652     1.131    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     2.428 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.428    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.275     2.703    
                         clock uncertainty            0.451     3.154    
                         output delay                 2.500     5.654    
  -------------------------------------------------------------------
                         required time                         -5.654    
                         arrival time                           6.313    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.420ns (20.518%)  route 5.502ns (79.482%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.597    -0.567    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y68          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=2, routed)           2.436     2.009    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q3_o
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.045     2.054 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst_i_1/O
                         net (fo=1, routed)           3.067     5.121    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/I
    P15                  OBUFT (Prop_obuft_I_O)       1.234     6.355 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.355    DAPLink_tri_o[7]
    P15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.837    -0.836    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.084     0.423    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.056     0.479 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.652     1.131    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     2.428 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.428    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.275     2.703    
                         clock uncertainty            0.451     3.154    
                         output delay                 2.500     5.654    
  -------------------------------------------------------------------
                         required time                         -5.654    
                         arrival time                           6.355    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        13.551ns  (logic 3.996ns (29.488%)  route 9.555ns (70.512%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 21.862 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.646    -0.894    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X9Y54          FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDSE (Prop_fdse_C_Q)         0.456    -0.438 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           9.555     9.118    DAPLink_tri_o_IBUF__0[2]
    M13                  OBUF (Prop_obuf_I_O)         3.540    12.658 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.658    DAPLink_tri_o[2]
    M13                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.585    18.564    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.449    19.013 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.014    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         2.848    21.862 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.862    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.559    22.422    
                         clock uncertainty           -0.451    21.971    
                         output delay                -2.000    19.971    
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        13.200ns  (logic 4.021ns (30.461%)  route 9.179ns (69.539%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 21.862 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.645    -0.895    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X13Y57         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           9.179     8.740    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         3.565    12.305 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.305    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        1.585    18.564    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.449    19.013 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.014    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         2.848    21.862 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.862    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.559    22.422    
                         clock uncertainty           -0.451    21.971    
                         output delay                -2.000    19.971    
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  7.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.406ns (29.048%)  route 3.435ns (70.952%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.574    -0.590    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X13Y57         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.435     2.986    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         1.265     4.251 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.251    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.871    -0.802    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.204    -0.598 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.597    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         1.329     0.731 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.731    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.275     1.006    
                         clock uncertainty            0.451     1.457    
                         output delay                 2.500     3.957    
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.382ns (27.657%)  route 3.614ns (72.343%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X9Y54          FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           3.614     3.166    DAPLink_tri_o_IBUF__0[2]
    M13                  OBUF (Prop_obuf_I_O)         1.241     4.407 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.407    DAPLink_tri_o[2]
    M13                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1148, routed)        0.871    -0.802    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.204    -0.598 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.597    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         1.329     0.731 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.731    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.275     1.006    
                         clock uncertainty            0.451     1.457    
                         output delay                 2.500     3.957    
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       21.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.984ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLK fall@25.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.580ns (22.781%)  route 1.966ns (77.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 30.079 - 25.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.008     7.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=4, routed)           0.958     8.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_1
    SLICE_X15Y65         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK fall edge)     25.000    25.000 f  
    N17                                               0.000    25.000 f  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    25.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    26.406 f  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    28.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.563 f  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.515    30.079    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X15Y65         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.488    30.566    
                         clock uncertainty           -0.035    30.531    
    SLICE_X15Y65         FDCE (Recov_fdce_C_CLR)     -0.402    30.129    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         30.129    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                 21.984    

Slack (MET) :             22.300ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLK fall@25.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.580ns (25.499%)  route 1.695ns (74.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 30.078 - 25.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.008     7.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=4, routed)           0.687     7.874    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_1
    SLICE_X28Y62         FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK fall edge)     25.000    25.000 f  
    N17                                               0.000    25.000 f  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    25.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    26.406 f  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    28.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.563 f  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.514    30.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X28Y62         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.488    30.565    
                         clock uncertainty           -0.035    30.530    
    SLICE_X28Y62         FDPE (Recov_fdpe_C_PRE)     -0.356    30.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv
  -------------------------------------------------------------------
                         required time                         30.174    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                 22.300    

Slack (MET) :             44.357ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.608ns (12.254%)  route 4.354ns (87.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 55.073 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.977    10.561    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]_0
    SLICE_X15Y78         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.509    55.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X15Y78         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/C
                         clock pessimism              0.488    55.560    
                         clock uncertainty           -0.035    55.525    
    SLICE_X15Y78         FDCE (Recov_fdce_C_CLR)     -0.607    54.918    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]
  -------------------------------------------------------------------
                         required time                         54.918    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                 44.357    

Slack (MET) :             44.365ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Masklane_cdc_check_reg[2]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.608ns (12.296%)  route 4.337ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 55.064 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.960    10.544    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_0
    SLICE_X32Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Masklane_cdc_check_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.500    55.064    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Masklane_cdc_check_reg[2]/C
                         clock pessimism              0.488    55.551    
                         clock uncertainty           -0.035    55.516    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.607    54.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Masklane_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         54.909    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 44.365    

Slack (MET) :             44.365ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGRSTREQ_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.608ns (12.296%)  route 4.337ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 55.064 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.960    10.544    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_0
    SLICE_X32Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGRSTREQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.500    55.064    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGRSTREQ_reg/C
                         clock pessimism              0.488    55.551    
                         clock uncertainty           -0.035    55.516    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.607    54.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCDBGRSTREQ_reg
  -------------------------------------------------------------------
                         required time                         54.909    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 44.365    

Slack (MET) :             44.365ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.608ns (12.296%)  route 4.337ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 55.064 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.960    10.544    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_0
    SLICE_X32Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.500    55.064    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/C
                         clock pessimism              0.488    55.551    
                         clock uncertainty           -0.035    55.516    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.607    54.909    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg
  -------------------------------------------------------------------
                         required time                         54.909    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 44.365    

Slack (MET) :             44.436ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.608ns (12.477%)  route 4.265ns (87.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 55.063 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.888    10.472    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]_0
    SLICE_X35Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.499    55.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]/C
                         clock pessimism              0.488    55.550    
                         clock uncertainty           -0.035    55.515    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.607    54.908    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[25]
  -------------------------------------------------------------------
                         required time                         54.908    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                 44.436    

Slack (MET) :             44.436ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[26]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.608ns (12.477%)  route 4.265ns (87.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 55.063 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.888    10.472    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]_0
    SLICE_X35Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.499    55.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[26]/C
                         clock pessimism              0.488    55.550    
                         clock uncertainty           -0.035    55.515    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.607    54.908    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[26]
  -------------------------------------------------------------------
                         required time                         54.908    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                 44.436    

Slack (MET) :             44.515ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.608ns (12.674%)  route 4.189ns (87.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.066 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.813    10.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]_0
    SLICE_X32Y76         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.502    55.066    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y76         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                         clock pessimism              0.488    55.553    
                         clock uncertainty           -0.035    55.518    
    SLICE_X32Y76         FDCE (Recov_fdce_C_CLR)     -0.607    54.911    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]
  -------------------------------------------------------------------
                         required time                         54.911    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                 44.515    

Slack (MET) :             44.515ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.608ns (12.674%)  route 4.189ns (87.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.066 - 50.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.628     5.599    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.456     6.055 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           1.377     7.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.152     7.584 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         2.813    10.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]_0
    SLICE_X32Y76         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.502    55.066    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y76         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/C
                         clock pessimism              0.488    55.553    
                         clock uncertainty           -0.035    55.518    
    SLICE_X32Y76         FDCE (Recov_fdce_C_CLR)     -0.607    54.911    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]
  -------------------------------------------------------------------
                         required time                         54.911    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                 44.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.249     2.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X30Y64         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X30Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X30Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.789    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.249     2.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X30Y64         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X30Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X30Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.789    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]/PRE
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.249     2.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X30Y64         FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X30Y64         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X30Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.731%)  route 0.598ns (76.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.236     2.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X29Y63         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X29Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X29Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.764    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.731%)  route 0.598ns (76.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.236     2.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X29Y63         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X29Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X29Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.764    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.249     2.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X31Y64         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X31Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X31Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.764    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.249     2.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X31Y64         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X31Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X31Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.764    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.249     2.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X31Y64         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X31Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X31Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.764    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.352%)  route 0.610ns (76.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.362     2.320    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X29Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.365 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=109, routed)         0.249     2.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq_reg
    SLICE_X31Y64         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.835     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X31Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/C
                         clock pessimism             -0.580     1.856    
    SLICE_X31Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.764    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.257%)  route 0.614ns (76.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X45Y64         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.386     2.344    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.389 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=109, routed)         0.228     2.617    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0
    SLICE_X28Y69         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.830     2.431    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y69         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
                         clock pessimism             -0.580     1.851    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.759    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.858    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.302ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.580ns (6.315%)  route 8.604ns (93.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.938     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X80Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.586    18.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X80Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[13]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.173    18.874    
    SLICE_X80Y75         FDCE (Recov_fdce_C_CLR)     -0.319    18.555    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[13]
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 10.302    

Slack (MET) :             10.302ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.580ns (6.315%)  route 8.604ns (93.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.938     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X80Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.586    18.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X80Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.173    18.874    
    SLICE_X80Y75         FDCE (Recov_fdce_C_CLR)     -0.319    18.555    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 10.302    

Slack (MET) :             10.302ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.580ns (6.315%)  route 8.604ns (93.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.938     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X80Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.586    18.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X80Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.173    18.874    
    SLICE_X80Y75         FDCE (Recov_fdce_C_CLR)     -0.319    18.555    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 10.302    

Slack (MET) :             10.302ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[9]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.580ns (6.315%)  route 8.604ns (93.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.938     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X80Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.586    18.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X80Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[9]/C
                         clock pessimism              0.480    19.046    
                         clock uncertainty           -0.173    18.874    
    SLICE_X80Y75         FDCE (Recov_fdce_C_CLR)     -0.319    18.555    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[9]
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 10.302    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.580ns (6.697%)  route 8.081ns (93.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.414     7.729    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X81Y77         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.589    18.569    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X81Y77         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/C
                         clock pessimism              0.480    19.049    
                         clock uncertainty           -0.173    18.877    
    SLICE_X81Y77         FDCE (Recov_fdce_C_CLR)     -0.405    18.472    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[28]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.580ns (6.697%)  route 8.081ns (93.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.414     7.729    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X81Y77         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.589    18.569    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X81Y77         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[28]/C
                         clock pessimism              0.480    19.049    
                         clock uncertainty           -0.173    18.877    
    SLICE_X81Y77         FDCE (Recov_fdce_C_CLR)     -0.405    18.472    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[28]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.580ns (6.696%)  route 8.082ns (93.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.415     7.731    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X82Y75         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.593    18.573    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X82Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]/C
                         clock pessimism              0.480    19.053    
                         clock uncertainty           -0.173    18.881    
    SLICE_X82Y75         FDCE (Recov_fdce_C_CLR)     -0.405    18.476    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[29]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.774ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.580ns (6.784%)  route 7.969ns (93.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          0.675     0.200    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X48Y117        LUT1 (Prop_lut1_I0_O)        0.124     0.324 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_rep_i_2/O
                         net (fo=981, routed)         7.294     7.618    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/poreset_n_qq_reg
    SLICE_X9Y73          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.509    18.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X9Y73          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_reg/C
                         clock pessimism              0.480    18.969    
                         clock uncertainty           -0.173    18.797    
    SLICE_X9Y73          FDCE (Recov_fdce_C_CLR)     -0.405    18.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 10.774    

Slack (MET) :             10.838ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 0.580ns (6.779%)  route 7.976ns (93.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.309     7.625    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X77Y74         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.580    18.560    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X77Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[0]/C
                         clock pessimism              0.480    19.040    
                         clock uncertainty           -0.173    18.868    
    SLICE_X77Y74         FDCE (Recov_fdce_C_CLR)     -0.405    18.463    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[0]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 10.838    

Slack (MET) :             10.838ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 0.580ns (6.779%)  route 7.976ns (93.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.609    -0.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X48Y117        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.475 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=13, routed)          1.666     1.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.315 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=125, routed)         6.309     7.625    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X77Y74         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        1.580    18.560    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X77Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]/C
                         clock pessimism              0.480    19.040    
                         clock uncertainty           -0.173    18.868    
    SLICE_X77Y74         FDCE (Recov_fdce_C_CLR)     -0.405    18.463    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                 10.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/process_sp_ex_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.043%)  route 0.360ns (65.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.104    -0.356    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X44Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.311 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=126, routed)         0.257    -0.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/airc_vectreset_reg
    SLICE_X50Y96         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/process_sp_ex_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.835    -0.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X50Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/process_sp_ex_reg/C
                         clock pessimism              0.509    -0.329    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/process_sp_ex_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.209ns (32.196%)  route 0.440ns (67.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.561    -0.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X46Y102        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDPE (Prop_fdpe_C_Q)         0.164    -0.439 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=13, routed)          0.257    -0.182    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X46Y102        LUT3 (Prop_lut3_I0_O)        0.045    -0.137 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/actv_state[4]_i_2/O
                         net (fo=126, routed)         0.183     0.046    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/airc_vectreset_reg_2
    SLICE_X46Y96         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.837    -0.836    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X46Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.209ns (32.196%)  route 0.440ns (67.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.561    -0.603    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X46Y102        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDPE (Prop_fdpe_C_Q)         0.164    -0.439 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=13, routed)          0.257    -0.182    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X46Y102        LUT3 (Prop_lut3_I0_O)        0.045    -0.137 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/actv_state[4]_i_2/O
                         net (fo=126, routed)         0.183     0.046    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/airc_vectreset_reg_2
    SLICE_X46Y96         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.837    -0.836    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X46Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg/C
                         clock pessimism              0.509    -0.327    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.104    -0.356    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X44Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.311 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=126, routed)         0.367     0.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/airc_vectreset_reg
    SLICE_X52Y92         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.833    -0.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X52Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[0]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.104    -0.356    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X44Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.311 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=126, routed)         0.367     0.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/airc_vectreset_reg
    SLICE_X52Y92         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.833    -0.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X52Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[1]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_fetch_ex_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/mpu_unalign_lookup_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.558%)  route 0.489ns (72.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.182    -0.278    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X44Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.233 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3/O
                         net (fo=9, routed)           0.307     0.074    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/airc_vectreset_reg
    SLICE_X47Y92         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/mpu_unalign_lookup_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.836    -0.837    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/HCLK
    SLICE_X47Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/mpu_unalign_lookup_reg/C
                         clock pessimism              0.509    -0.328    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/mpu_unalign_lookup_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/split_trans_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.558%)  route 0.489ns (72.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.182    -0.278    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X44Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.233 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3/O
                         net (fo=9, routed)           0.307     0.074    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/airc_vectreset_reg
    SLICE_X47Y92         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/split_trans_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.836    -0.837    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/HCLK
    SLICE_X47Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/split_trans_reg/C
                         clock pessimism              0.509    -0.328    
    SLICE_X47Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/split_trans_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/hfsr_min_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.616%)  route 0.272ns (59.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.104    -0.356    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X44Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.311 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=126, routed)         0.168    -0.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/hfsr_min_reg[1]_0
    SLICE_X37Y101        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/hfsr_min_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.836    -0.837    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X37Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/hfsr_min_reg[1]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/hfsr_min_reg[1]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_ex_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.489%)  route 0.544ns (74.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.285    -0.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.130 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff[27]_i_1/O
                         net (fo=126, routed)         0.258     0.129    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/airc_vectreset_reg_1
    SLICE_X46Y99         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_ex_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.838    -0.835    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X46Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_ex_reg/C
                         clock pessimism              0.509    -0.326    
    SLICE_X46Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_ex_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_reg_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.489%)  route 0.544ns (74.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X45Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.285    -0.175    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X45Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.130 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff[27]_i_1/O
                         net (fo=126, routed)         0.258     0.129    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/airc_vectreset_reg_1
    SLICE_X46Y99         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8576, routed)        0.838    -0.835    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X46Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_reg_reg/C
                         clock pessimism              0.509    -0.326    
    SLICE_X46Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_exit_err_reg_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.522    





