Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Nov 11 14:04:40 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.648        0.000                      0                   48        0.235        0.000                      0                   48        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.648        0.000                      0                   48        0.235        0.000                      0                   48        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.966ns (57.390%)  route 1.460ns (42.610%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.312 r  uart0/d_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart0/d_reg[19]_i_1_n_0
    SLICE_X80Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.429 r  uart0/d_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    uart0/d_reg[23]_i_1_n_0
    SLICE_X80Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.752 r  uart0/d_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.752    uart0/d_reg[27]_i_1_n_6
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521    15.021    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
                         clock pessimism              0.305    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X80Y138        FDCE (Setup_fdce_C_D)        0.109    15.400    uart0/d_reg[28]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 1.849ns (55.883%)  route 1.460ns (44.117%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.312 r  uart0/d_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart0/d_reg[19]_i_1_n_0
    SLICE_X80Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.635 r  uart0/d_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.635    uart0/d_reg[23]_i_1_n_6
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    15.020    uart0/CLK
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[24]/C
                         clock pessimism              0.280    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X80Y137        FDCE (Setup_fdce_C_D)        0.109    15.374    uart0/d_reg[24]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.841ns (55.776%)  route 1.460ns (44.224%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.312 r  uart0/d_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart0/d_reg[19]_i_1_n_0
    SLICE_X80Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.627 r  uart0/d_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.627    uart0/d_reg[23]_i_1_n_4
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    15.020    uart0/CLK
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[26]/C
                         clock pessimism              0.280    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X80Y137        FDCE (Setup_fdce_C_D)        0.109    15.374    uart0/d_reg[26]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.862ns (56.056%)  route 1.460ns (43.944%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.312 r  uart0/d_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart0/d_reg[19]_i_1_n_0
    SLICE_X80Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.429 r  uart0/d_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    uart0/d_reg[23]_i_1_n_0
    SLICE_X80Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.648 r  uart0/d_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.648    uart0/d_reg[27]_i_1_n_7
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.521    15.021    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[27]/C
                         clock pessimism              0.305    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X80Y138        FDCE (Setup_fdce_C_D)        0.109    15.400    uart0/d_reg[27]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.765ns (54.734%)  route 1.460ns (45.266%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.312 r  uart0/d_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart0/d_reg[19]_i_1_n_0
    SLICE_X80Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.551 r  uart0/d_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.551    uart0/d_reg[23]_i_1_n_5
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    15.020    uart0/CLK
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[25]/C
                         clock pessimism              0.280    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X80Y137        FDCE (Setup_fdce_C_D)        0.109    15.374    uart0/d_reg[25]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.745ns (54.452%)  route 1.460ns (45.548%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.312 r  uart0/d_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    uart0/d_reg[19]_i_1_n_0
    SLICE_X80Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.531 r  uart0/d_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.531    uart0/d_reg[23]_i_1_n_7
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.520    15.020    uart0/CLK
    SLICE_X80Y137        FDCE                                         r  uart0/d_reg[23]/C
                         clock pessimism              0.280    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X80Y137        FDCE (Setup_fdce_C_D)        0.109    15.374    uart0/d_reg[23]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 1.732ns (54.266%)  route 1.460ns (45.734%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.518 r  uart0/d_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.518    uart0/d_reg[19]_i_1_n_6
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.519    15.019    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[20]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X80Y136        FDCE (Setup_fdce_C_D)        0.109    15.373    uart0/d_reg[20]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 1.724ns (54.151%)  route 1.460ns (45.849%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.510 r  uart0/d_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.510    uart0/d_reg[19]_i_1_n_4
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.519    15.019    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[22]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X80Y136        FDCE (Setup_fdce_C_D)        0.109    15.373    uart0/d_reg[22]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.648ns (53.030%)  route 1.460ns (46.970%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.434 r  uart0/d_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.434    uart0/d_reg[19]_i_1_n_5
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.519    15.019    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[21]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X80Y136        FDCE (Setup_fdce_C_D)        0.109    15.373    uart0/d_reg[21]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 uart0/d_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.628ns (52.726%)  route 1.460ns (47.274%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.641     5.326    uart0/CLK
    SLICE_X80Y138        FDCE                                         r  uart0/d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  uart0/d_reg[28]/Q
                         net (fo=15, routed)          1.460     7.304    uart0/p_0_in__0
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  uart0/d[7]_i_4/O
                         net (fo=1, routed)           0.000     7.428    uart0/d[7]_i_4_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  uart0/d_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.961    uart0/d_reg[7]_i_1_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  uart0/d_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    uart0/d_reg[11]_i_1_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.195 r  uart0/d_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    uart0/d_reg[15]_i_1_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 r  uart0/d_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.414    uart0/d_reg[19]_i_1_n_7
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.519    15.019    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[19]/C
                         clock pessimism              0.280    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X80Y136        FDCE (Setup_fdce_C_D)        0.109    15.373    uart0/d_reg[19]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart0/shifter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shifter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.508    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y137        FDCE (Prop_fdce_C_Q)         0.141     1.649 r  uart0/shifter_reg[8]/Q
                         net (fo=1, routed)           0.159     1.808    uart0/shifter_reg_n_0_[8]
    SLICE_X81Y137        LUT4 (Prop_lut4_I3_O)        0.042     1.850 r  uart0/shifter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    uart0/p_0_in_0[7]
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.833     2.026    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[7]/C
                         clock pessimism             -0.518     1.508    
    SLICE_X81Y137        FDCE (Hold_fdce_C_D)         0.107     1.615    uart0/shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart0/bitcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.192ns (53.574%)  route 0.166ns (46.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.507    uart0/CLK
    SLICE_X81Y136        FDCE                                         r  uart0/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y136        FDCE (Prop_fdce_C_Q)         0.141     1.648 r  uart0/bitcount_reg[1]/Q
                         net (fo=11, routed)          0.166     1.814    uart0/bitcount_reg[1]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.051     1.865 r  uart0/shifter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    uart0/p_0_in_0[1]
    SLICE_X81Y136        FDCE                                         r  uart0/shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     2.025    uart0/CLK
    SLICE_X81Y136        FDCE                                         r  uart0/shifter_reg[1]/C
                         clock pessimism             -0.518     1.507    
    SLICE_X81Y136        FDCE (Hold_fdce_C_D)         0.107     1.614    uart0/shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart0/d_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.507    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDCE (Prop_fdce_C_Q)         0.164     1.671 r  uart0/d_reg[21]/Q
                         net (fo=1, routed)           0.114     1.785    uart0/d_reg_n_0_[21]
    SLICE_X80Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  uart0/d_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    uart0/d_reg[19]_i_1_n_5
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     2.025    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[21]/C
                         clock pessimism             -0.518     1.507    
    SLICE_X80Y136        FDCE (Hold_fdce_C_D)         0.134     1.641    uart0/d_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart0/bitcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shifter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.507    uart0/CLK
    SLICE_X81Y136        FDCE                                         r  uart0/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y136        FDCE (Prop_fdce_C_Q)         0.141     1.648 r  uart0/bitcount_reg[1]/Q
                         net (fo=11, routed)          0.166     1.814    uart0/bitcount_reg[1]
    SLICE_X81Y136        LUT4 (Prop_lut4_I2_O)        0.045     1.859 r  uart0/shifter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    uart0/p_0_in_0[0]
    SLICE_X81Y136        FDCE                                         r  uart0/shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     2.025    uart0/CLK
    SLICE_X81Y136        FDCE                                         r  uart0/shifter_reg[0]/C
                         clock pessimism             -0.518     1.507    
    SLICE_X81Y136        FDCE (Hold_fdce_C_D)         0.092     1.599    uart0/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 uart0/shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shifter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.508    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y137        FDCE (Prop_fdce_C_Q)         0.141     1.649 r  uart0/shifter_reg[6]/Q
                         net (fo=1, routed)           0.195     1.844    uart0/shifter_reg_n_0_[6]
    SLICE_X81Y137        LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  uart0/shifter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.889    uart0/p_0_in_0[5]
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.833     2.026    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[5]/C
                         clock pessimism             -0.518     1.508    
    SLICE_X81Y137        FDCE (Hold_fdce_C_D)         0.107     1.615    uart0/shifter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uart0/d_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.507    uart0/CLK
    SLICE_X80Y134        FDCE                                         r  uart0/d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDCE (Prop_fdce_C_Q)         0.164     1.671 f  uart0/d_reg[14]/Q
                         net (fo=1, routed)           0.137     1.808    uart0/d_reg_n_0_[14]
    SLICE_X80Y134        LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  uart0/d[11]_i_3/O
                         net (fo=1, routed)           0.000     1.853    uart0/d[11]_i_3_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.917 r  uart0/d_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    uart0/d_reg[11]_i_1_n_4
    SLICE_X80Y134        FDCE                                         r  uart0/d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.831     2.024    uart0/CLK
    SLICE_X80Y134        FDCE                                         r  uart0/d_reg[14]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X80Y134        FDCE (Hold_fdce_C_D)         0.134     1.641    uart0/d_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 uart0/shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shifter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.508    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y137        FDCE (Prop_fdce_C_Q)         0.128     1.636 r  uart0/shifter_reg[3]/Q
                         net (fo=1, routed)           0.146     1.781    uart0/shifter_reg_n_0_[3]
    SLICE_X81Y137        LUT4 (Prop_lut4_I3_O)        0.099     1.880 r  uart0/shifter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    uart0/p_0_in_0[2]
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.833     2.026    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[2]/C
                         clock pessimism             -0.518     1.508    
    SLICE_X81Y137        FDCE (Hold_fdce_C_D)         0.091     1.599    uart0/shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uart0/d_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.507    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDCE (Prop_fdce_C_Q)         0.164     1.671 r  uart0/d_reg[21]/Q
                         net (fo=1, routed)           0.114     1.785    uart0/d_reg_n_0_[21]
    SLICE_X80Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.931 r  uart0/d_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    uart0/d_reg[19]_i_1_n_4
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     2.025    uart0/CLK
    SLICE_X80Y136        FDCE                                         r  uart0/d_reg[22]/C
                         clock pessimism             -0.518     1.507    
    SLICE_X80Y136        FDCE (Hold_fdce_C_D)         0.134     1.641    uart0/d_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 uart0/shifter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shifter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.508    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y137        FDCE (Prop_fdce_C_Q)         0.141     1.649 r  uart0/shifter_reg[4]/Q
                         net (fo=1, routed)           0.219     1.868    uart0/shifter_reg_n_0_[4]
    SLICE_X81Y137        LUT4 (Prop_lut4_I3_O)        0.044     1.912 r  uart0/shifter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.912    uart0/p_0_in_0[3]
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.833     2.026    uart0/CLK
    SLICE_X81Y137        FDCE                                         r  uart0/shifter_reg[3]/C
                         clock pessimism             -0.518     1.508    
    SLICE_X81Y137        FDCE (Hold_fdce_C_D)         0.107     1.615    uart0/shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 uart0/d_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/d_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.507    uart0/CLK
    SLICE_X80Y135        FDCE                                         r  uart0/d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDCE (Prop_fdce_C_Q)         0.164     1.671 f  uart0/d_reg[15]/Q
                         net (fo=1, routed)           0.163     1.834    uart0/d_reg_n_0_[15]
    SLICE_X80Y135        LUT1 (Prop_lut1_I0_O)        0.045     1.879 r  uart0/d[15]_i_5/O
                         net (fo=1, routed)           0.000     1.879    uart0/d[15]_i_5_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.949 r  uart0/d_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    uart0/d_reg[15]_i_1_n_7
    SLICE_X80Y135        FDCE                                         r  uart0/d_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     2.025    uart0/CLK
    SLICE_X80Y135        FDCE                                         r  uart0/d_reg[15]/C
                         clock pessimism             -0.518     1.507    
    SLICE_X80Y135        FDCE (Hold_fdce_C_D)         0.134     1.641    uart0/d_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y136  uart0/bitcount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y136  uart0/bitcount_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y136  uart0/bitcount_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y133  uart0/d_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y134  uart0/d_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y134  uart0/d_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y134  uart0/d_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y134  uart0/d_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y135  uart0/d_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136  uart0/bitcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136  uart0/bitcount_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136  uart0/bitcount_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135  uart0/d_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135  uart0/d_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135  uart0/d_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135  uart0/d_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136  uart0/d_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136  uart0/d_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136  uart0/d_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136  uart0/bitcount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136  uart0/bitcount_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136  uart0/bitcount_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y133  uart0/d_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y134  uart0/d_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y134  uart0/d_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y134  uart0/d_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y134  uart0/d_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135  uart0/d_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135  uart0/d_reg[16]/C



