// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_edot_325_Pipeline_edot (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        primalInfeasBound_fifo_lb_i_dout,
        primalInfeasBound_fifo_lb_i_num_data_valid,
        primalInfeasBound_fifo_lb_i_fifo_cap,
        primalInfeasBound_fifo_lb_i_empty_n,
        primalInfeasBound_fifo_lb_i_read,
        hasLower_fifo_i_dout,
        hasLower_fifo_i_num_data_valid,
        hasLower_fifo_i_fifo_cap,
        hasLower_fifo_i_empty_n,
        hasLower_fifo_i_read,
        primalInfeasBound_edotfifo_lb_i_din,
        primalInfeasBound_edotfifo_lb_i_num_data_valid,
        primalInfeasBound_edotfifo_lb_i_fifo_cap,
        primalInfeasBound_edotfifo_lb_i_full_n,
        primalInfeasBound_edotfifo_lb_i_write,
        n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] primalInfeasBound_fifo_lb_i_dout;
input  [2:0] primalInfeasBound_fifo_lb_i_num_data_valid;
input  [2:0] primalInfeasBound_fifo_lb_i_fifo_cap;
input   primalInfeasBound_fifo_lb_i_empty_n;
output   primalInfeasBound_fifo_lb_i_read;
input  [511:0] hasLower_fifo_i_dout;
input  [2:0] hasLower_fifo_i_num_data_valid;
input  [2:0] hasLower_fifo_i_fifo_cap;
input   hasLower_fifo_i_empty_n;
output   hasLower_fifo_i_read;
output  [511:0] primalInfeasBound_edotfifo_lb_i_din;
input  [2:0] primalInfeasBound_edotfifo_lb_i_num_data_valid;
input  [2:0] primalInfeasBound_edotfifo_lb_i_fifo_cap;
input   primalInfeasBound_edotfifo_lb_i_full_n;
output   primalInfeasBound_edotfifo_lb_i_write;
input  [31:0] n;

reg ap_idle;
reg primalInfeasBound_edotfifo_lb_i_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln273_fu_153_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    primalInfeasBound_fifo_lb_i_blk_n;
wire    ap_block_pp0_stage0;
wire    hasLower_fifo_i_blk_n;
wire    primalInfeasBound_edotfifo_lb_i_blk_n;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] bitcast_ln275_fu_253_p1;
wire   [63:0] bitcast_ln275_8_fu_257_p1;
wire   [63:0] bitcast_ln275_9_fu_261_p1;
wire   [63:0] bitcast_ln275_10_fu_265_p1;
wire   [63:0] bitcast_ln275_11_fu_269_p1;
wire   [63:0] bitcast_ln275_12_fu_273_p1;
wire   [63:0] bitcast_ln275_13_fu_277_p1;
wire   [63:0] bitcast_ln275_14_fu_281_p1;
wire   [63:0] bitcast_ln276_fu_361_p1;
wire   [63:0] bitcast_ln276_8_fu_365_p1;
wire   [63:0] bitcast_ln276_9_fu_369_p1;
wire   [63:0] bitcast_ln276_10_fu_373_p1;
wire   [63:0] bitcast_ln276_11_fu_377_p1;
wire   [63:0] bitcast_ln276_12_fu_381_p1;
wire   [63:0] bitcast_ln276_13_fu_385_p1;
wire   [63:0] bitcast_ln276_14_fu_389_p1;
reg   [30:0] i_fu_68;
wire   [30:0] add_ln273_fu_159_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
reg    primalInfeasBound_fifo_lb_i_read_local;
reg    hasLower_fifo_i_read_local;
wire   [511:0] or_ln282_i_fu_489_p9;
wire    ap_block_pp0_stage0_01001;
reg    primalInfeasBound_edotfifo_lb_i_write_local;
reg   [63:0] grp_fu_97_p0;
reg   [63:0] grp_fu_97_p1;
reg   [63:0] grp_fu_101_p0;
reg   [63:0] grp_fu_101_p1;
reg   [63:0] grp_fu_105_p0;
reg   [63:0] grp_fu_105_p1;
reg   [63:0] grp_fu_109_p0;
reg   [63:0] grp_fu_109_p1;
reg   [63:0] grp_fu_113_p0;
reg   [63:0] grp_fu_113_p1;
reg   [63:0] grp_fu_117_p0;
reg   [63:0] grp_fu_117_p1;
reg   [63:0] grp_fu_121_p0;
reg   [63:0] grp_fu_121_p1;
reg   [63:0] grp_fu_125_p0;
reg   [63:0] grp_fu_125_p1;
wire   [31:0] zext_ln269_fu_149_p1;
wire   [63:0] trunc_ln275_fu_179_p1;
wire   [63:0] trunc_ln275_4_fu_183_p4;
wire   [63:0] trunc_ln275_5_fu_193_p4;
wire   [63:0] trunc_ln275_6_fu_203_p4;
wire   [63:0] trunc_ln275_7_fu_213_p4;
wire   [63:0] trunc_ln275_8_fu_223_p4;
wire   [63:0] trunc_ln275_9_fu_233_p4;
wire   [63:0] trunc_ln275_s_fu_243_p4;
wire   [63:0] trunc_ln276_fu_287_p1;
wire   [63:0] trunc_ln276_4_fu_291_p4;
wire   [63:0] trunc_ln276_5_fu_301_p4;
wire   [63:0] trunc_ln276_6_fu_311_p4;
wire   [63:0] trunc_ln276_7_fu_321_p4;
wire   [63:0] trunc_ln276_8_fu_331_p4;
wire   [63:0] trunc_ln276_9_fu_341_p4;
wire   [63:0] trunc_ln276_s_fu_351_p4;
reg   [63:0] grp_fu_97_p2;
reg   [63:0] grp_fu_101_p2;
reg   [63:0] grp_fu_105_p2;
reg   [63:0] grp_fu_109_p2;
reg   [63:0] grp_fu_113_p2;
reg   [63:0] grp_fu_117_p2;
reg   [63:0] grp_fu_121_p2;
reg   [63:0] grp_fu_125_p2;
wire   [63:0] bitcast_ln282_14_fu_485_p1;
wire   [63:0] bitcast_ln282_13_fu_481_p1;
wire   [63:0] bitcast_ln282_12_fu_477_p1;
wire   [63:0] bitcast_ln282_11_fu_473_p1;
wire   [63:0] bitcast_ln282_10_fu_469_p1;
wire   [63:0] bitcast_ln282_9_fu_465_p1;
wire   [63:0] bitcast_ln282_8_fu_461_p1;
wire   [63:0] bitcast_ln282_fu_457_p1;
reg    grp_fu_97_ce;
wire   [63:0] pre_grp_fu_97_p2;
reg   [63:0] pre_grp_fu_97_p2_reg;
reg    grp_fu_101_ce;
wire   [63:0] pre_grp_fu_101_p2;
reg   [63:0] pre_grp_fu_101_p2_reg;
reg    grp_fu_105_ce;
wire   [63:0] pre_grp_fu_105_p2;
reg   [63:0] pre_grp_fu_105_p2_reg;
reg    grp_fu_109_ce;
wire   [63:0] pre_grp_fu_109_p2;
reg   [63:0] pre_grp_fu_109_p2_reg;
reg    grp_fu_113_ce;
wire   [63:0] pre_grp_fu_113_p2;
reg   [63:0] pre_grp_fu_113_p2_reg;
reg    grp_fu_117_ce;
wire   [63:0] pre_grp_fu_117_p2;
reg   [63:0] pre_grp_fu_117_p2_reg;
reg    grp_fu_121_ce;
wire   [63:0] pre_grp_fu_121_p2;
reg   [63:0] pre_grp_fu_121_p2_reg;
reg    grp_fu_125_ce;
wire   [63:0] pre_grp_fu_125_p2;
reg   [63:0] pre_grp_fu_125_p2_reg;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [6:0] frp_pipeline_valid_U_valid_out;
wire   [3:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [511:0] pf_primalInfeasBound_edotfifo_lb_i_U_data_out;
wire    pf_primalInfeasBound_edotfifo_lb_i_U_data_out_vld;
wire    pf_primalInfeasBound_edotfifo_lb_i_U_pf_ready;
wire    pf_primalInfeasBound_edotfifo_lb_i_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_primalInfeasBound_fifo_lb_i;
reg    ap_frp_data_issued_nxt_primalInfeasBound_fifo_lb_i_op30;
reg   [2:0] ap_frp_data_req_primalInfeasBound_fifo_lb_i;
reg   [0:0] ap_frp_data_req_primalInfeasBound_fifo_lb_i_op30;
reg   [0:0] ap_frp_data_next_issued_hasLower_fifo_i;
reg    ap_frp_data_issued_nxt_hasLower_fifo_i_op48;
reg   [2:0] ap_frp_data_req_hasLower_fifo_i;
reg   [0:0] ap_frp_data_req_hasLower_fifo_i_op48;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_all_done;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 i_fu_68 = 31'd0;
#0 ap_frp_data_req_primalInfeasBound_fifo_lb_i = 3'd0;
#0 ap_frp_data_req_hasLower_fifo_i = 3'd0;
#0 pf_all_done = 1'b0;
end

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U501(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_97_p0),
    .din1(grp_fu_97_p1),
    .ce(grp_fu_97_ce),
    .dout(pre_grp_fu_97_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U502(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_101_p0),
    .din1(grp_fu_101_p1),
    .ce(grp_fu_101_ce),
    .dout(pre_grp_fu_101_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U503(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_105_p0),
    .din1(grp_fu_105_p1),
    .ce(grp_fu_105_ce),
    .dout(pre_grp_fu_105_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U504(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_109_p0),
    .din1(grp_fu_109_p1),
    .ce(grp_fu_109_ce),
    .dout(pre_grp_fu_109_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U505(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_113_p0),
    .din1(grp_fu_113_p1),
    .ce(grp_fu_113_ce),
    .dout(pre_grp_fu_113_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U506(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_117_p0),
    .din1(grp_fu_117_p1),
    .ce(grp_fu_117_ce),
    .dout(pre_grp_fu_117_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U507(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_121_p0),
    .din1(grp_fu_121_p1),
    .ce(grp_fu_121_ce),
    .dout(pre_grp_fu_121_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U508(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_125_p0),
    .din1(grp_fu_125_p1),
    .ce(grp_fu_125_ce),
    .dout(pre_grp_fu_125_p2)
);

Infeasi_Res_S2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

Infeasi_Res_S2_frp_pipeline_valid #(
    .PipelineLatency( 7 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 3 ),
    .ExitLatency( 0 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

Infeasi_Res_S2_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 7 ),
    .PipelineII( 1 ),
    .DataWidth( 512 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 3 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 2 ))
pf_primalInfeasBound_edotfifo_lb_i_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(or_ln282_i_fu_489_p9),
    .data_out(pf_primalInfeasBound_edotfifo_lb_i_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(primalInfeasBound_edotfifo_lb_i_write_local),
    .data_out_vld(pf_primalInfeasBound_edotfifo_lb_i_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_primalInfeasBound_edotfifo_lb_i_U_pf_ready),
    .pf_done(pf_primalInfeasBound_edotfifo_lb_i_U_pf_done),
    .data_out_read(primalInfeasBound_edotfifo_lb_i_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_hasLower_fifo_i <= 3'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[3'd0] == 1'b0)) begin
            ap_frp_data_req_hasLower_fifo_i <= (ap_frp_data_req_hasLower_fifo_i - ap_frp_data_next_issued_hasLower_fifo_i);
        end else begin
            ap_frp_data_req_hasLower_fifo_i <= ((ap_frp_data_req_hasLower_fifo_i + ap_frp_data_req_hasLower_fifo_i_op48) - ap_frp_data_next_issued_hasLower_fifo_i);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_primalInfeasBound_fifo_lb_i <= 3'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[3'd0] == 1'b0)) begin
            ap_frp_data_req_primalInfeasBound_fifo_lb_i <= (ap_frp_data_req_primalInfeasBound_fifo_lb_i - ap_frp_data_next_issued_primalInfeasBound_fifo_lb_i);
        end else begin
            ap_frp_data_req_primalInfeasBound_fifo_lb_i <= ((ap_frp_data_req_primalInfeasBound_fifo_lb_i + ap_frp_data_req_primalInfeasBound_fifo_lb_i_op30) - ap_frp_data_next_issued_primalInfeasBound_fifo_lb_i);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_primalInfeasBound_edotfifo_lb_i_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln273_fu_153_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        i_fu_68 <= add_ln273_fu_159_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_68 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (frp_pipeline_valid_U_valid_out[3'd1] == 1'b1))) begin
        grp_fu_101_p0 <= bitcast_ln275_8_fu_257_p1;
        grp_fu_101_p1 <= bitcast_ln276_8_fu_365_p1;
        grp_fu_105_p0 <= bitcast_ln275_9_fu_261_p1;
        grp_fu_105_p1 <= bitcast_ln276_9_fu_369_p1;
        grp_fu_109_p0 <= bitcast_ln275_10_fu_265_p1;
        grp_fu_109_p1 <= bitcast_ln276_10_fu_373_p1;
        grp_fu_113_p0 <= bitcast_ln275_11_fu_269_p1;
        grp_fu_113_p1 <= bitcast_ln276_11_fu_377_p1;
        grp_fu_117_p0 <= bitcast_ln275_12_fu_273_p1;
        grp_fu_117_p1 <= bitcast_ln276_12_fu_381_p1;
        grp_fu_121_p0 <= bitcast_ln275_13_fu_277_p1;
        grp_fu_121_p1 <= bitcast_ln276_13_fu_385_p1;
        grp_fu_125_p0 <= bitcast_ln275_14_fu_281_p1;
        grp_fu_125_p1 <= bitcast_ln276_14_fu_389_p1;
        grp_fu_97_p0 <= bitcast_ln275_fu_253_p1;
        grp_fu_97_p1 <= bitcast_ln276_fu_361_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_101_ce == 1'b1)) begin
        pre_grp_fu_101_p2_reg <= pre_grp_fu_101_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_105_ce == 1'b1)) begin
        pre_grp_fu_105_p2_reg <= pre_grp_fu_105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_109_ce == 1'b1)) begin
        pre_grp_fu_109_p2_reg <= pre_grp_fu_109_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_113_ce == 1'b1)) begin
        pre_grp_fu_113_p2_reg <= pre_grp_fu_113_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_117_ce == 1'b1)) begin
        pre_grp_fu_117_p2_reg <= pre_grp_fu_117_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_121_ce == 1'b1)) begin
        pre_grp_fu_121_p2_reg <= pre_grp_fu_121_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_125_ce == 1'b1)) begin
        pre_grp_fu_125_p2_reg <= pre_grp_fu_125_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_97_ce == 1'b1)) begin
        pre_grp_fu_97_p2_reg <= pre_grp_fu_97_p2;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln273_fu_153_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        ap_frp_data_issued_nxt_hasLower_fifo_i_op48 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_hasLower_fifo_i_op48 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        ap_frp_data_issued_nxt_primalInfeasBound_fifo_lb_i_op30 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_primalInfeasBound_fifo_lb_i_op30 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_hasLower_fifo_i_op48 == 1'b1)) begin
        ap_frp_data_next_issued_hasLower_fifo_i = 1'd1;
    end else begin
        ap_frp_data_next_issued_hasLower_fifo_i = 1'd0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_primalInfeasBound_fifo_lb_i_op30 == 1'b1)) begin
        ap_frp_data_next_issued_primalInfeasBound_fifo_lb_i = 1'd1;
    end else begin
        ap_frp_data_next_issued_primalInfeasBound_fifo_lb_i = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln273_fu_153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_hasLower_fifo_i_op48 = 1'd1;
    end else begin
        ap_frp_data_req_hasLower_fifo_i_op48 = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln273_fu_153_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_primalInfeasBound_fifo_lb_i_op30 = 1'd1;
    end else begin
        ap_frp_data_req_primalInfeasBound_fifo_lb_i_op30 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[3'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_68;
    end
end

always @ (*) begin
    if (((icmp_ln273_fu_153_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_101_ce == 1'b1)) begin
        grp_fu_101_p2 = pre_grp_fu_101_p2;
    end else begin
        grp_fu_101_p2 = pre_grp_fu_101_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_105_ce == 1'b1)) begin
        grp_fu_105_p2 = pre_grp_fu_105_p2;
    end else begin
        grp_fu_105_p2 = pre_grp_fu_105_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_109_ce == 1'b1)) begin
        grp_fu_109_p2 = pre_grp_fu_109_p2;
    end else begin
        grp_fu_109_p2 = pre_grp_fu_109_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_113_ce == 1'b1)) begin
        grp_fu_113_p2 = pre_grp_fu_113_p2;
    end else begin
        grp_fu_113_p2 = pre_grp_fu_113_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_117_ce == 1'b1)) begin
        grp_fu_117_p2 = pre_grp_fu_117_p2;
    end else begin
        grp_fu_117_p2 = pre_grp_fu_117_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_121_ce == 1'b1)) begin
        grp_fu_121_p2 = pre_grp_fu_121_p2;
    end else begin
        grp_fu_121_p2 = pre_grp_fu_121_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_125_ce == 1'b1)) begin
        grp_fu_125_p2 = pre_grp_fu_125_p2;
    end else begin
        grp_fu_125_p2 = pre_grp_fu_125_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_97_ce == 1'b1)) begin
        grp_fu_97_p2 = pre_grp_fu_97_p2;
    end else begin
        grp_fu_97_p2 = pre_grp_fu_97_p2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[3'd1] == 1'b1))) begin
        hasLower_fifo_i_read_local = 1'b1;
    end else begin
        hasLower_fifo_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((pf_primalInfeasBound_edotfifo_lb_i_U_data_out_vld == 1'b1)) begin
        primalInfeasBound_edotfifo_lb_i_write = 1'b1;
    end else begin
        primalInfeasBound_edotfifo_lb_i_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        primalInfeasBound_edotfifo_lb_i_write_local = 1'b1;
    end else begin
        primalInfeasBound_edotfifo_lb_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[3'd1] == 1'b1))) begin
        primalInfeasBound_fifo_lb_i_read_local = 1'b1;
    end else begin
        primalInfeasBound_fifo_lb_i_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln273_fu_159_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state2_pp0_stage0_iter1 = (1'b1 == 1'b0);

assign ap_block_state7_pp0_stage0_iter6 = (1'b1 == 1'b0);

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_primalInfeasBound_edotfifo_lb_i_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~((hasLower_fifo_i_num_data_valid < (ap_frp_data_req_hasLower_fifo_i + ap_frp_data_req_hasLower_fifo_i_op48)) | (primalInfeasBound_fifo_lb_i_num_data_valid < (ap_frp_data_req_primalInfeasBound_fifo_lb_i + ap_frp_data_req_primalInfeasBound_fifo_lb_i_op30)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln275_10_fu_265_p1 = trunc_ln275_6_fu_203_p4;

assign bitcast_ln275_11_fu_269_p1 = trunc_ln275_7_fu_213_p4;

assign bitcast_ln275_12_fu_273_p1 = trunc_ln275_8_fu_223_p4;

assign bitcast_ln275_13_fu_277_p1 = trunc_ln275_9_fu_233_p4;

assign bitcast_ln275_14_fu_281_p1 = trunc_ln275_s_fu_243_p4;

assign bitcast_ln275_8_fu_257_p1 = trunc_ln275_4_fu_183_p4;

assign bitcast_ln275_9_fu_261_p1 = trunc_ln275_5_fu_193_p4;

assign bitcast_ln275_fu_253_p1 = trunc_ln275_fu_179_p1;

assign bitcast_ln276_10_fu_373_p1 = trunc_ln276_6_fu_311_p4;

assign bitcast_ln276_11_fu_377_p1 = trunc_ln276_7_fu_321_p4;

assign bitcast_ln276_12_fu_381_p1 = trunc_ln276_8_fu_331_p4;

assign bitcast_ln276_13_fu_385_p1 = trunc_ln276_9_fu_341_p4;

assign bitcast_ln276_14_fu_389_p1 = trunc_ln276_s_fu_351_p4;

assign bitcast_ln276_8_fu_365_p1 = trunc_ln276_4_fu_291_p4;

assign bitcast_ln276_9_fu_369_p1 = trunc_ln276_5_fu_301_p4;

assign bitcast_ln276_fu_361_p1 = trunc_ln276_fu_287_p1;

assign bitcast_ln282_10_fu_469_p1 = grp_fu_109_p2;

assign bitcast_ln282_11_fu_473_p1 = grp_fu_113_p2;

assign bitcast_ln282_12_fu_477_p1 = grp_fu_117_p2;

assign bitcast_ln282_13_fu_481_p1 = grp_fu_121_p2;

assign bitcast_ln282_14_fu_485_p1 = grp_fu_125_p2;

assign bitcast_ln282_8_fu_461_p1 = grp_fu_101_p2;

assign bitcast_ln282_9_fu_465_p1 = grp_fu_105_p2;

assign bitcast_ln282_fu_457_p1 = grp_fu_97_p2;

assign hasLower_fifo_i_blk_n = 1'b1;

assign hasLower_fifo_i_read = hasLower_fifo_i_read_local;

assign icmp_ln273_fu_153_p2 = (($signed(zext_ln269_fu_149_p1) < $signed(n)) ? 1'b1 : 1'b0);

assign or_ln282_i_fu_489_p9 = {{{{{{{{bitcast_ln282_14_fu_485_p1}, {bitcast_ln282_13_fu_481_p1}}, {bitcast_ln282_12_fu_477_p1}}, {bitcast_ln282_11_fu_473_p1}}, {bitcast_ln282_10_fu_469_p1}}, {bitcast_ln282_9_fu_465_p1}}, {bitcast_ln282_8_fu_461_p1}}, {bitcast_ln282_fu_457_p1}};

assign primalInfeasBound_edotfifo_lb_i_blk_n = 1'b1;

assign primalInfeasBound_edotfifo_lb_i_din = pf_primalInfeasBound_edotfifo_lb_i_U_data_out;

assign primalInfeasBound_fifo_lb_i_blk_n = 1'b1;

assign primalInfeasBound_fifo_lb_i_read = primalInfeasBound_fifo_lb_i_read_local;

assign trunc_ln275_4_fu_183_p4 = {{primalInfeasBound_fifo_lb_i_dout[127:64]}};

assign trunc_ln275_5_fu_193_p4 = {{primalInfeasBound_fifo_lb_i_dout[191:128]}};

assign trunc_ln275_6_fu_203_p4 = {{primalInfeasBound_fifo_lb_i_dout[255:192]}};

assign trunc_ln275_7_fu_213_p4 = {{primalInfeasBound_fifo_lb_i_dout[319:256]}};

assign trunc_ln275_8_fu_223_p4 = {{primalInfeasBound_fifo_lb_i_dout[383:320]}};

assign trunc_ln275_9_fu_233_p4 = {{primalInfeasBound_fifo_lb_i_dout[447:384]}};

assign trunc_ln275_fu_179_p1 = primalInfeasBound_fifo_lb_i_dout[63:0];

assign trunc_ln275_s_fu_243_p4 = {{primalInfeasBound_fifo_lb_i_dout[511:448]}};

assign trunc_ln276_4_fu_291_p4 = {{hasLower_fifo_i_dout[127:64]}};

assign trunc_ln276_5_fu_301_p4 = {{hasLower_fifo_i_dout[191:128]}};

assign trunc_ln276_6_fu_311_p4 = {{hasLower_fifo_i_dout[255:192]}};

assign trunc_ln276_7_fu_321_p4 = {{hasLower_fifo_i_dout[319:256]}};

assign trunc_ln276_8_fu_331_p4 = {{hasLower_fifo_i_dout[383:320]}};

assign trunc_ln276_9_fu_341_p4 = {{hasLower_fifo_i_dout[447:384]}};

assign trunc_ln276_fu_287_p1 = hasLower_fifo_i_dout[63:0];

assign trunc_ln276_s_fu_351_p4 = {{hasLower_fifo_i_dout[511:448]}};

assign zext_ln269_fu_149_p1 = ap_sig_allocacmp_i_load;

always @ (posedge ap_clk) begin
    grp_fu_97_ce <= 1'b1;
    grp_fu_101_ce <= 1'b1;
    grp_fu_105_ce <= 1'b1;
    grp_fu_109_ce <= 1'b1;
    grp_fu_113_ce <= 1'b1;
    grp_fu_117_ce <= 1'b1;
    grp_fu_121_ce <= 1'b1;
    grp_fu_125_ce <= 1'b1;
end

endmodule //Infeasi_Res_S2_edot_325_Pipeline_edot
