digraph "0_linux_d11662f4f798b50d8c8743f433842c3e40fe3378@pointer" {
"1000184" [label="(Call,spin_unlock_irq(&tu->qlock))"];
"1000290" [label="(Call,spin_lock_irq(&tu->qlock))"];
"1000238" [label="(Call,spin_unlock_irq(&tu->qlock))"];
"1000190" [label="(Call,spin_lock_irq(&tu->qlock))"];
"1000184" [label="(Call,spin_unlock_irq(&tu->qlock))"];
"1000132" [label="(Call,spin_lock_irq(&tu->qlock))"];
"1000307" [label="(Call,spin_unlock_irq(&tu->qlock))"];
"1000189" [label="(Call,schedule())"];
"1000297" [label="(Identifier,err)"];
"1000151" [label="(Block,)"];
"1000291" [label="(Call,&tu->qlock)"];
"1000308" [label="(Call,&tu->qlock)"];
"1000190" [label="(Call,spin_lock_irq(&tu->qlock))"];
"1000191" [label="(Call,&tu->qlock)"];
"1000315" [label="(Identifier,result)"];
"1000246" [label="(Identifier,tu)"];
"1000239" [label="(Call,&tu->qlock)"];
"1000319" [label="(MethodReturn,static ssize_t)"];
"1000238" [label="(Call,spin_unlock_irq(&tu->qlock))"];
"1000145" [label="(Block,)"];
"1000307" [label="(Call,spin_unlock_irq(&tu->qlock))"];
"1000105" [label="(Block,)"];
"1000198" [label="(Identifier,tu)"];
"1000185" [label="(Call,&tu->qlock)"];
"1000290" [label="(Call,spin_lock_irq(&tu->qlock))"];
"1000133" [label="(Call,&tu->qlock)"];
"1000184" [label="(Call,spin_unlock_irq(&tu->qlock))"];
"1000132" [label="(Call,spin_lock_irq(&tu->qlock))"];
"1000184" -> "1000151"  [label="AST: "];
"1000184" -> "1000185"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000189" -> "1000184"  [label="CFG: "];
"1000290" -> "1000184"  [label="DDG: &tu->qlock"];
"1000190" -> "1000184"  [label="DDG: &tu->qlock"];
"1000132" -> "1000184"  [label="DDG: &tu->qlock"];
"1000184" -> "1000190"  [label="DDG: &tu->qlock"];
"1000290" -> "1000145"  [label="AST: "];
"1000290" -> "1000291"  [label="CFG: "];
"1000291" -> "1000290"  [label="AST: "];
"1000297" -> "1000290"  [label="CFG: "];
"1000290" -> "1000319"  [label="DDG: spin_lock_irq(&tu->qlock)"];
"1000290" -> "1000238"  [label="DDG: &tu->qlock"];
"1000238" -> "1000290"  [label="DDG: &tu->qlock"];
"1000290" -> "1000307"  [label="DDG: &tu->qlock"];
"1000238" -> "1000145"  [label="AST: "];
"1000238" -> "1000239"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000246" -> "1000238"  [label="CFG: "];
"1000190" -> "1000238"  [label="DDG: &tu->qlock"];
"1000132" -> "1000238"  [label="DDG: &tu->qlock"];
"1000190" -> "1000151"  [label="AST: "];
"1000190" -> "1000191"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000198" -> "1000190"  [label="CFG: "];
"1000190" -> "1000319"  [label="DDG: spin_lock_irq(&tu->qlock)"];
"1000190" -> "1000307"  [label="DDG: &tu->qlock"];
"1000132" -> "1000105"  [label="AST: "];
"1000132" -> "1000133"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000141" -> "1000132"  [label="CFG: "];
"1000132" -> "1000319"  [label="DDG: spin_lock_irq(&tu->qlock)"];
"1000132" -> "1000307"  [label="DDG: &tu->qlock"];
"1000307" -> "1000105"  [label="AST: "];
"1000307" -> "1000308"  [label="CFG: "];
"1000308" -> "1000307"  [label="AST: "];
"1000315" -> "1000307"  [label="CFG: "];
"1000307" -> "1000319"  [label="DDG: spin_unlock_irq(&tu->qlock)"];
"1000307" -> "1000319"  [label="DDG: &tu->qlock"];
}
