<module HW_revision="" XML_version="1" description="Port J" id="Port J">
<register acronym="PJIN" description="Port J Input" id="PJIN" offset=" 0x0320" width="16">
<bitfield begin="0" description="PJIN0" end="0" id="PJIN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PJIN1" end="1" id="PJIN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PJIN2" end="2" id="PJIN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PJIN3" end="3" id="PJIN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PJIN4" end="4" id="PJIN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PJIN5" end="5" id="PJIN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PJIN6" end="6" id="PJIN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PJIN7" end="7" id="PJIN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PJOUT" description="Port J Output" id="PJOUT" offset=" 0x0322" width="16">
<bitfield begin="0" description="PJOUT0" end="0" id="PJOUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PJOUT1" end="1" id="PJOUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PJOUT2" end="2" id="PJOUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PJOUT3" end="3" id="PJOUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PJOUT4" end="4" id="PJOUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PJOUT5" end="5" id="PJOUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PJOUT6" end="6" id="PJOUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PJOUT7" end="7" id="PJOUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PJDIR" description="Port J Direction" id="PJDIR" offset=" 0x0324" width="16">
<bitfield begin="0" description="PJDIR0" end="0" id="PJDIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PJDIR1" end="1" id="PJDIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PJDIR2" end="2" id="PJDIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PJDIR3" end="3" id="PJDIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PJDIR4" end="4" id="PJDIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PJDIR5" end="5" id="PJDIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PJDIR6" end="6" id="PJDIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PJDIR7" end="7" id="PJDIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PJREN" description="Port J Resistor Enable" id="PJREN" offset=" 0x0326" width="16">
<bitfield begin="0" description="PJREN0" end="0" id="PJREN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PJREN1" end="1" id="PJREN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PJREN2" end="2" id="PJREN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PJREN3" end="3" id="PJREN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PJREN4" end="4" id="PJREN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PJREN5" end="5" id="PJREN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PJREN6" end="6" id="PJREN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PJREN7" end="7" id="PJREN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PJSEL0" description="Port J Selection 0" id="PJSEL0" offset=" 0x032A" width="16">
<bitfield begin="0" description="PJSEL0_0" end="0" id="PJSEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PJSEL0_1" end="1" id="PJSEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PJSEL0_2" end="2" id="PJSEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PJSEL0_3" end="3" id="PJSEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PJSEL0_4" end="4" id="PJSEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PJSEL0_5" end="5" id="PJSEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PJSEL0_6" end="6" id="PJSEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PJSEL0_7" end="7" id="PJSEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PJSEL1" description="Port J Selection 1" id="PJSEL1" offset=" 0x032C" width="16">
<bitfield begin="0" description="PJSEL1_0" end="0" id="PJSEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PJSEL1_1" end="1" id="PJSEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PJSEL1_2" end="2" id="PJSEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PJSEL1_3" end="3" id="PJSEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PJSEL1_4" end="4" id="PJSEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PJSEL1_5" end="5" id="PJSEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PJSEL1_6" end="6" id="PJSEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PJSEL1_7" end="7" id="PJSEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PJSELC" description="Port J Complement Selection" id="PJSELC" offset=" 0x0336" width="16"></register>
</module>