<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='346' type='bool llvm::AArch64TargetLowering::isLegalAddImmediate(int64_t ) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2214' c='_ZNK4llvm18TargetLoweringBase19isLegalAddImmediateEl'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8738' ll='8751' type='bool llvm::AArch64TargetLowering::isLegalAddImmediate(int64_t Immed) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8756' u='c' c='_ZNK4llvm21AArch64TargetLowering20isLegalICmpImmediateEl'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8737'>// 12-bit optionally shifted immediates are legal for adds.</doc>
