#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14a70abd0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0x14a727c40_0 .var "byte_addr", 3 0;
v0x14a727cd0_0 .var "data_i", 31 0;
v0x14a727d60_0 .var "e_read", 0 0;
v0x14a727e30_0 .var "e_write", 0 0;
v0x14a727ee0_0 .net "out", 31 0, v0x14a727a00_0;  1 drivers
S_0x14a70ad40 .scope module, "DM" "MEM" 2 10, 3 5 0, S_0x14a70abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 4 "byte_addr";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "e_read";
    .port_info 4 /INPUT 1 "e_write";
v0x14a704df0_0 .net *"_ivl_1", 1 0, L_0x14a727fb0;  1 drivers
L_0x140068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a727460_0 .net/2u *"_ivl_2", 1 0, L_0x140068010;  1 drivers
v0x14a727500_0 .net "byte_addr", 3 0, v0x14a727c40_0;  1 drivers
v0x14a7275b0_0 .net "data_i", 31 0, v0x14a727cd0_0;  1 drivers
v0x14a727660_0 .net "e_read", 0 0, v0x14a727d60_0;  1 drivers
v0x14a727740_0 .net "e_write", 0 0, v0x14a727e30_0;  1 drivers
v0x14a7277e0 .array "memory", 0 15, 7 0;
v0x14a727a00_0 .var "out", 31 0;
v0x14a727ab0_0 .net "start_addr", 3 0, L_0x14a7280b0;  1 drivers
E_0x14a70bb00/0 .event edge, v0x14a727740_0, v0x14a7275b0_0, v0x14a727ab0_0, v0x14a727660_0;
v0x14a7277e0_0 .array/port v0x14a7277e0, 0;
v0x14a7277e0_1 .array/port v0x14a7277e0, 1;
v0x14a7277e0_2 .array/port v0x14a7277e0, 2;
v0x14a7277e0_3 .array/port v0x14a7277e0, 3;
E_0x14a70bb00/1 .event edge, v0x14a7277e0_0, v0x14a7277e0_1, v0x14a7277e0_2, v0x14a7277e0_3;
v0x14a7277e0_4 .array/port v0x14a7277e0, 4;
v0x14a7277e0_5 .array/port v0x14a7277e0, 5;
v0x14a7277e0_6 .array/port v0x14a7277e0, 6;
v0x14a7277e0_7 .array/port v0x14a7277e0, 7;
E_0x14a70bb00/2 .event edge, v0x14a7277e0_4, v0x14a7277e0_5, v0x14a7277e0_6, v0x14a7277e0_7;
v0x14a7277e0_8 .array/port v0x14a7277e0, 8;
v0x14a7277e0_9 .array/port v0x14a7277e0, 9;
v0x14a7277e0_10 .array/port v0x14a7277e0, 10;
v0x14a7277e0_11 .array/port v0x14a7277e0, 11;
E_0x14a70bb00/3 .event edge, v0x14a7277e0_8, v0x14a7277e0_9, v0x14a7277e0_10, v0x14a7277e0_11;
v0x14a7277e0_12 .array/port v0x14a7277e0, 12;
v0x14a7277e0_13 .array/port v0x14a7277e0, 13;
v0x14a7277e0_14 .array/port v0x14a7277e0, 14;
v0x14a7277e0_15 .array/port v0x14a7277e0, 15;
E_0x14a70bb00/4 .event edge, v0x14a7277e0_12, v0x14a7277e0_13, v0x14a7277e0_14, v0x14a7277e0_15;
E_0x14a70bb00 .event/or E_0x14a70bb00/0, E_0x14a70bb00/1, E_0x14a70bb00/2, E_0x14a70bb00/3, E_0x14a70bb00/4;
L_0x14a727fb0 .part v0x14a727c40_0, 2, 2;
L_0x14a7280b0 .concat [ 2 2 0 0], L_0x140068010, L_0x14a727fb0;
    .scope S_0x14a70ad40;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14a7277e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14a70ad40;
T_1 ;
    %wait E_0x14a70bb00;
    %load/vec4 v0x14a727740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14a7275b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14a727ab0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x14a7277e0, 4, 0;
    %load/vec4 v0x14a7275b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14a727ab0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x14a7277e0, 4, 0;
    %load/vec4 v0x14a7275b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14a727ab0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x14a7277e0, 4, 0;
    %load/vec4 v0x14a7275b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14a727ab0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x14a7277e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a727a00_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14a727660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14a727ab0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14a7277e0, 4;
    %load/vec4 v0x14a727ab0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x14a7277e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a727ab0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x14a7277e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a727ab0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x14a7277e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a727a00_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a727a00_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14a70abd0;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "build/mem.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14a70abd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a727d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a727e30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a727d60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a727e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a727d60_0, 0, 1;
    %pushi/vec4 439041101, 0, 32;
    %store/vec4 v0x14a727cd0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a727e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a727d60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a727e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a727d60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a727e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a727d60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x14a727c40_0, 0, 4;
    %delay 5, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/tb_mem.v";
    "./src/mem.v";
