\chapter[VHDL broncode bestanden]{VHDL broncode bestanden}\label{appdix:vhdl} 
	\input{appendix_uart}
	\input{appendix_baudgen}
	\input{appendix_tx}
	\input{appendix_rx}
	\input{appendix_buf}

