// Seed: 3652071049
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output uwire id_2,
    output tri1 id_3
);
  assign id_0 = id_1 == 1'b0;
  wire id_5;
  wire id_6;
  assign id_5 = id_5;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3,
    output uwire id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input uwire id_8,
    output tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output supply0 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_14,
      id_10
  );
  id_17(
      .id_0(id_4), .id_1(1), .id_2(1'd0), .id_3(1'd0)
  );
endmodule
