# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do slc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/SLC3_2.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/register.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/register.sv 
# -- Compiling module register_16
# -- Compiling module register_1
# -- Compiling module register_unit_8x16
# 
# Top level modules:
# 	register_1
# 	register_unit_8x16
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/mux.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x3
# -- Compiling module mux_2x16
# -- Compiling module mux_4x16
# 
# Top level modules:
# 	mux_2x1
# 	mux_2x3
# 	mux_2x16
# 	mux_4x16
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/Mem2IO.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/bus.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/bus.sv 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/test_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/test_memory.sv 
# -- Compiling package SLC3_2
# -- Compiling package test_memory_sv_unit
# -- Importing package SLC3_2
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rmathur2/ece385/LC3 {C:/Users/rmathur2/ece385/LC3/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:56:33 on Oct 02,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rmathur2/ece385/LC3" C:/Users/rmathur2/ece385/LC3/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 13:56:33 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
restart -a
# No Design Loaded!
wave create -driver freeze -pattern clock -initialvalue 0 -period 20ns -dutycycle 50 -starttime 0ns -endtime 4000ns sim:/slc3/Clk 
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# (vish-4014) No objects found matching 'NewSig:sim:/slc3/clk'.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>

wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 4000ns sim:/slc3/Reset 
# (vish-4014) No objects found matching 'NewSig:sim:/slc3/reset'.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime   40ns Edit:/slc3/Reset 
# Netname is not editable or not present in the active waveform window
# Usage: wave modify -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName

wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 4000ns sim:/slc3/Run 
# (vish-4014) No objects found matching 'NewSig:sim:/slc3/run'.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave modify -driver freeze -pattern constant -value 0 -starttime 50ns -endtime  90ns Edit:/slc3/Run 
# Netname is not editable or not present in the active waveform window
# Usage: wave modify -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName

wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 4000ns sim:/slc3/Continue
# (vish-4014) No objects found matching 'NewSig:sim:/slc3/continue'.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>

add wave -position end  sim:/slc3/LD_BEN
# Unrecognized dataset prefix: sim
add wave -position end -color gold sim:/slc3/REG_BEN_OUT
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/LD_CC
# Unrecognized dataset prefix: sim
add wave -position end -color gold sim:/slc3/REG_N_OUT
# Unrecognized dataset prefix: sim
add wave -position end -color gold sim:/slc3/REG_Z_OUT
# Unrecognized dataset prefix: sim
add wave -position end -color gold sim:/slc3/REG_P_OUT
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/LD_IR
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_IR_OUT
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/LD_PC
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_PC_OUT
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/LD_MAR
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_MAR_OUT
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/LD_MDR
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_MDR_OUT
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/state_controller/State
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/LD_REG
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/LD_LED
# Unrecognized dataset prefix: sim

add wave -position end  sim:/slc3/BUS
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/GatePC
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/GateMDR
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/GateALU
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/GateMAR
# Unrecognized dataset prefix: sim

add wave -position end  sim:/slc3/REG_FILE/r0_data
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r1_data
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r2_data
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r3_data
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r4_data
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r5_data
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r6_data
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r7_data
# Unrecognized dataset prefix: sim

add wave -position end  sim:/slc3/REG_FILE/r0_load
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r1_load
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r2_load
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r3_load
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r4_load
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r5_load
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r6_load
# Unrecognized dataset prefix: sim
add wave -position end  sim:/slc3/REG_FILE/r7_load
# Unrecognized dataset prefix: sim
run -a
# No Design Loaded!
vsim work.slc3
# vsim work.slc3 
# Start time: 13:56:47 on Oct 02,2016
# Loading sv_std.std
# Loading work.slc3
# Loading work.tristate
# Loading work.Mem2IO
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.ISDU
# Loading work.register_16
# Loading work.register_1
# Loading work.register_unit_8x16
# Loading work.bus
# Loading work.mux_2x3
# Loading work.mux_2x16
# Loading work.mux_4x16
# Loading work.alu
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Too few port connections. Expected 17, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /slc3/memory_subsystem File: C:/Users/rmathur2/ece385/LC3/Mem2IO.sv
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX3'.
restart -a
# ** Warning: (vsim-3017) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Too few port connections. Expected 17, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /slc3/memory_subsystem File: C:/Users/rmathur2/ece385/LC3/Mem2IO.sv
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/rmathur2/ece385/LC3/slc3.sv(96): [TFMPC] - Missing connection for port 'HEX3'.
wave create -driver freeze -pattern clock -initialvalue 0 -period 20ns -dutycycle 50 -starttime 0ns -endtime 4000ns sim:/slc3/Clk 

wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 4000ns sim:/slc3/Reset 
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime   40ns Edit:/slc3/Reset 

wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 4000ns sim:/slc3/Run 
wave modify -driver freeze -pattern constant -value 0 -starttime 50ns -endtime  90ns Edit:/slc3/Run 

wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 4000ns sim:/slc3/Continue

add wave -position end  sim:/slc3/LD_BEN
add wave -position end -color gold sim:/slc3/REG_BEN_OUT
add wave -position end  sim:/slc3/LD_CC
add wave -position end -color gold sim:/slc3/REG_N_OUT
add wave -position end -color gold sim:/slc3/REG_Z_OUT
add wave -position end -color gold sim:/slc3/REG_P_OUT
add wave -position end  sim:/slc3/LD_IR
add wave -position end  sim:/slc3/REG_IR_OUT
add wave -position end  sim:/slc3/LD_PC
add wave -position end  sim:/slc3/REG_PC_OUT
add wave -position end  sim:/slc3/LD_MAR
add wave -position end  sim:/slc3/REG_MAR_OUT
add wave -position end  sim:/slc3/LD_MDR
add wave -position end  sim:/slc3/REG_MDR_OUT
add wave -position end  sim:/slc3/state_controller/State
add wave -position end  sim:/slc3/LD_REG
add wave -position end  sim:/slc3/LD_LED

add wave -position end  sim:/slc3/BUS
add wave -position end  sim:/slc3/GatePC
add wave -position end  sim:/slc3/GateMDR
add wave -position end  sim:/slc3/GateALU
add wave -position end  sim:/slc3/GateMAR

add wave -position end  sim:/slc3/REG_FILE/r0_data
add wave -position end  sim:/slc3/REG_FILE/r1_data
add wave -position end  sim:/slc3/REG_FILE/r2_data
add wave -position end  sim:/slc3/REG_FILE/r3_data
add wave -position end  sim:/slc3/REG_FILE/r4_data
add wave -position end  sim:/slc3/REG_FILE/r5_data
add wave -position end  sim:/slc3/REG_FILE/r6_data
add wave -position end  sim:/slc3/REG_FILE/r7_data

add wave -position end  sim:/slc3/REG_FILE/r0_load
add wave -position end  sim:/slc3/REG_FILE/r1_load
add wave -position end  sim:/slc3/REG_FILE/r2_load
add wave -position end  sim:/slc3/REG_FILE/r3_load
add wave -position end  sim:/slc3/REG_FILE/r4_load
add wave -position end  sim:/slc3/REG_FILE/r5_load
add wave -position end  sim:/slc3/REG_FILE/r6_load
add wave -position end  sim:/slc3/REG_FILE/r7_load
run -a
# ** Error: Bus Overload
#    Time: 0 ps  Scope: slc3.BUS_Main File: C:/Users/rmathur2/ece385/LC3/bus.sv Line: 8


# End time: 14:06:21 on Oct 02,2016, Elapsed time: 0:09:34
# Errors: 1, Warnings: 10
