
SAM3U_CW1173.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000dcf4  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008dcf4  0008dcf4  0001dcf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00001090  20000000  0008dcfc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00001418  20001090  0008ed8c  00021090  2**2
                  ALLOC
  4 .stack        00002000  20080000  20080000  00030000  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00021090  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000210b9  2**0
                  CONTENTS, READONLY
  7 .debug_info   00041943  00000000  00000000  00021112  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00008aca  00000000  00000000  00062a55  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000f300  00000000  00000000  0006b51f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000016d0  00000000  00000000  0007a81f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000017f0  00000000  00000000  0007beef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000222d9  00000000  00000000  0007d6df  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0002b162  00000000  00000000  0009f9b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006137a  00000000  00000000  000cab1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004b1c  00000000  00000000  0012be94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	00 20 08 20 f9 6d 08 00 f7 6d 08 00 f7 6d 08 00     . . .m...m...m..
   80010:	f7 6d 08 00 f7 6d 08 00 f7 6d 08 00 00 00 00 00     .m...m...m......
	...
   8002c:	f7 6d 08 00 f7 6d 08 00 00 00 00 00 f7 6d 08 00     .m...m.......m..
   8003c:	f7 6d 08 00 f7 6d 08 00 f7 6d 08 00 f7 6d 08 00     .m...m...m...m..
   8004c:	f7 6d 08 00 f7 6d 08 00 f7 6d 08 00 f7 6d 08 00     .m...m...m...m..
   8005c:	f7 6d 08 00 f7 6d 08 00 f7 6d 08 00 b1 50 08 00     .m...m...m...P..
   8006c:	c5 50 08 00 f7 6d 08 00 b1 38 08 00 d1 38 08 00     .P...m...8...8..
   8007c:	f1 38 08 00 f7 6d 08 00 f7 6d 08 00 f7 6d 08 00     .8...m...m...m..
   8008c:	f7 6d 08 00 f7 6d 08 00 f7 6d 08 00 25 34 08 00     .m...m...m..%4..
   8009c:	f7 6d 08 00 f7 6d 08 00 f7 6d 08 00 f7 6d 08 00     .m...m...m...m..
   800ac:	f7 6d 08 00 f7 6d 08 00 19 5b 08 00 f7 6d 08 00     .m...m...[...m..

000800bc <__do_global_dtors_aux>:
   800bc:	b510      	push	{r4, lr}
   800be:	4c05      	ldr	r4, [pc, #20]	; (800d4 <__do_global_dtors_aux+0x18>)
   800c0:	7823      	ldrb	r3, [r4, #0]
   800c2:	b933      	cbnz	r3, 800d2 <__do_global_dtors_aux+0x16>
   800c4:	4b04      	ldr	r3, [pc, #16]	; (800d8 <__do_global_dtors_aux+0x1c>)
   800c6:	b113      	cbz	r3, 800ce <__do_global_dtors_aux+0x12>
   800c8:	4804      	ldr	r0, [pc, #16]	; (800dc <__do_global_dtors_aux+0x20>)
   800ca:	f3af 8000 	nop.w
   800ce:	2301      	movs	r3, #1
   800d0:	7023      	strb	r3, [r4, #0]
   800d2:	bd10      	pop	{r4, pc}
   800d4:	20001090 	.word	0x20001090
   800d8:	00000000 	.word	0x00000000
   800dc:	0008dcfc 	.word	0x0008dcfc

000800e0 <frame_dummy>:
   800e0:	4b0c      	ldr	r3, [pc, #48]	; (80114 <frame_dummy+0x34>)
   800e2:	b143      	cbz	r3, 800f6 <frame_dummy+0x16>
   800e4:	480c      	ldr	r0, [pc, #48]	; (80118 <frame_dummy+0x38>)
   800e6:	b510      	push	{r4, lr}
   800e8:	490c      	ldr	r1, [pc, #48]	; (8011c <frame_dummy+0x3c>)
   800ea:	f3af 8000 	nop.w
   800ee:	480c      	ldr	r0, [pc, #48]	; (80120 <frame_dummy+0x40>)
   800f0:	6803      	ldr	r3, [r0, #0]
   800f2:	b923      	cbnz	r3, 800fe <frame_dummy+0x1e>
   800f4:	bd10      	pop	{r4, pc}
   800f6:	480a      	ldr	r0, [pc, #40]	; (80120 <frame_dummy+0x40>)
   800f8:	6803      	ldr	r3, [r0, #0]
   800fa:	b933      	cbnz	r3, 8010a <frame_dummy+0x2a>
   800fc:	4770      	bx	lr
   800fe:	4b09      	ldr	r3, [pc, #36]	; (80124 <frame_dummy+0x44>)
   80100:	2b00      	cmp	r3, #0
   80102:	d0f7      	beq.n	800f4 <frame_dummy+0x14>
   80104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80108:	4718      	bx	r3
   8010a:	4b06      	ldr	r3, [pc, #24]	; (80124 <frame_dummy+0x44>)
   8010c:	2b00      	cmp	r3, #0
   8010e:	d0f5      	beq.n	800fc <frame_dummy+0x1c>
   80110:	4718      	bx	r3
   80112:	bf00      	nop
   80114:	00000000 	.word	0x00000000
   80118:	0008dcfc 	.word	0x0008dcfc
   8011c:	20001094 	.word	0x20001094
   80120:	0008dcfc 	.word	0x0008dcfc
   80124:	00000000 	.word	0x00000000

00080128 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
   80128:	4a02      	ldr	r2, [pc, #8]	; (80134 <udi_cdc_comm_disable+0xc>)
   8012a:	7813      	ldrb	r3, [r2, #0]
   8012c:	3b01      	subs	r3, #1
   8012e:	b2db      	uxtb	r3, r3
   80130:	7013      	strb	r3, [r2, #0]
   80132:	4770      	bx	lr
   80134:	200010b7 	.word	0x200010b7

00080138 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
   80138:	2000      	movs	r0, #0
   8013a:	4770      	bx	lr

0008013c <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
   8013c:	2000      	movs	r0, #0
   8013e:	4770      	bx	lr

00080140 <udi_cdc_comm_setup>:
	if (Udd_setup_is_in()) {
   80140:	4b1d      	ldr	r3, [pc, #116]	; (801b8 <udi_cdc_comm_setup+0x78>)
   80142:	781b      	ldrb	r3, [r3, #0]
   80144:	f013 0f80 	tst.w	r3, #128	; 0x80
   80148:	d105      	bne.n	80156 <udi_cdc_comm_setup+0x16>
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   8014a:	f003 0360 	and.w	r3, r3, #96	; 0x60
   8014e:	2b20      	cmp	r3, #32
   80150:	d018      	beq.n	80184 <udi_cdc_comm_setup+0x44>
	return false;  // request Not supported
   80152:	2000      	movs	r0, #0
   80154:	4770      	bx	lr
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   80156:	f003 0360 	and.w	r3, r3, #96	; 0x60
   8015a:	2b20      	cmp	r3, #32
   8015c:	d001      	beq.n	80162 <udi_cdc_comm_setup+0x22>
	return false;  // request Not supported
   8015e:	2000      	movs	r0, #0
   80160:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
   80162:	4b15      	ldr	r3, [pc, #84]	; (801b8 <udi_cdc_comm_setup+0x78>)
   80164:	785b      	ldrb	r3, [r3, #1]
   80166:	2b21      	cmp	r3, #33	; 0x21
   80168:	d124      	bne.n	801b4 <udi_cdc_comm_setup+0x74>
						udd_g_ctrlreq.req.wLength)
   8016a:	4b13      	ldr	r3, [pc, #76]	; (801b8 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
   8016c:	88db      	ldrh	r3, [r3, #6]
   8016e:	2b07      	cmp	r3, #7
   80170:	d001      	beq.n	80176 <udi_cdc_comm_setup+0x36>
					return false; // Error for USB host
   80172:	2000      	movs	r0, #0
   80174:	4770      	bx	lr
				udd_g_ctrlreq.payload =
   80176:	4b10      	ldr	r3, [pc, #64]	; (801b8 <udi_cdc_comm_setup+0x78>)
   80178:	4a10      	ldr	r2, [pc, #64]	; (801bc <udi_cdc_comm_setup+0x7c>)
   8017a:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
   8017c:	2207      	movs	r2, #7
   8017e:	819a      	strh	r2, [r3, #12]
				return true;
   80180:	2001      	movs	r0, #1
   80182:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
   80184:	4b0c      	ldr	r3, [pc, #48]	; (801b8 <udi_cdc_comm_setup+0x78>)
   80186:	7858      	ldrb	r0, [r3, #1]
   80188:	2820      	cmp	r0, #32
   8018a:	d004      	beq.n	80196 <udi_cdc_comm_setup+0x56>
	return false;  // request Not supported
   8018c:	2822      	cmp	r0, #34	; 0x22
   8018e:	bf14      	ite	ne
   80190:	2000      	movne	r0, #0
   80192:	2001      	moveq	r0, #1
   80194:	4770      	bx	lr
						udd_g_ctrlreq.req.wLength)
   80196:	4b08      	ldr	r3, [pc, #32]	; (801b8 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
   80198:	88db      	ldrh	r3, [r3, #6]
   8019a:	2b07      	cmp	r3, #7
   8019c:	d001      	beq.n	801a2 <udi_cdc_comm_setup+0x62>
					return false; // Error for USB host
   8019e:	2000      	movs	r0, #0
}
   801a0:	4770      	bx	lr
				udd_g_ctrlreq.callback =
   801a2:	4b05      	ldr	r3, [pc, #20]	; (801b8 <udi_cdc_comm_setup+0x78>)
   801a4:	4a06      	ldr	r2, [pc, #24]	; (801c0 <udi_cdc_comm_setup+0x80>)
   801a6:	611a      	str	r2, [r3, #16]
				udd_g_ctrlreq.payload =
   801a8:	4a04      	ldr	r2, [pc, #16]	; (801bc <udi_cdc_comm_setup+0x7c>)
   801aa:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
   801ac:	2207      	movs	r2, #7
   801ae:	819a      	strh	r2, [r3, #12]
				return true;
   801b0:	2001      	movs	r0, #1
   801b2:	4770      	bx	lr
	return false;  // request Not supported
   801b4:	2000      	movs	r0, #0
   801b6:	4770      	bx	lr
   801b8:	20002468 	.word	0x20002468
   801bc:	200010b0 	.word	0x200010b0
   801c0:	000801c5 	.word	0x000801c5

000801c4 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
   801c4:	4770      	bx	lr
	...

000801c8 <udi_cdc_comm_enable>:
{
   801c8:	b508      	push	{r3, lr}
	udi_cdc_nb_comm_enabled = 0;
   801ca:	2000      	movs	r0, #0
   801cc:	4b10      	ldr	r3, [pc, #64]	; (80210 <udi_cdc_comm_enable+0x48>)
   801ce:	7018      	strb	r0, [r3, #0]
	udi_cdc_state[port] = CPU_TO_LE16(0);
   801d0:	4b10      	ldr	r3, [pc, #64]	; (80214 <udi_cdc_comm_enable+0x4c>)
   801d2:	8018      	strh	r0, [r3, #0]
	uid_cdc_state_msg[port].header.bmRequestType =
   801d4:	4b10      	ldr	r3, [pc, #64]	; (80218 <udi_cdc_comm_enable+0x50>)
   801d6:	22a1      	movs	r2, #161	; 0xa1
   801d8:	701a      	strb	r2, [r3, #0]
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
   801da:	2220      	movs	r2, #32
   801dc:	705a      	strb	r2, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
   801de:	8058      	strh	r0, [r3, #2]
	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
   801e0:	2201      	movs	r2, #1
   801e2:	809a      	strh	r2, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
   801e4:	2202      	movs	r2, #2
   801e6:	80da      	strh	r2, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
   801e8:	8118      	strh	r0, [r3, #8]
	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
   801ea:	4b0c      	ldr	r3, [pc, #48]	; (8021c <udi_cdc_comm_enable+0x54>)
   801ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
   801f0:	601a      	str	r2, [r3, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
   801f2:	7118      	strb	r0, [r3, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
   801f4:	7158      	strb	r0, [r3, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
   801f6:	2208      	movs	r2, #8
   801f8:	719a      	strb	r2, [r3, #6]
	if (!UDI_CDC_ENABLE_EXT(port)) {
   801fa:	4b09      	ldr	r3, [pc, #36]	; (80220 <udi_cdc_comm_enable+0x58>)
   801fc:	4798      	blx	r3
   801fe:	4602      	mov	r2, r0
   80200:	b120      	cbz	r0, 8020c <udi_cdc_comm_enable+0x44>
	udi_cdc_nb_comm_enabled++;
   80202:	4903      	ldr	r1, [pc, #12]	; (80210 <udi_cdc_comm_enable+0x48>)
   80204:	780b      	ldrb	r3, [r1, #0]
   80206:	3301      	adds	r3, #1
   80208:	b2db      	uxtb	r3, r3
   8020a:	700b      	strb	r3, [r1, #0]
}
   8020c:	4610      	mov	r0, r2
   8020e:	bd08      	pop	{r3, pc}
   80210:	200010b7 	.word	0x200010b7
   80214:	2000114c 	.word	0x2000114c
   80218:	200011e4 	.word	0x200011e4
   8021c:	200010b0 	.word	0x200010b0
   80220:	00083305 	.word	0x00083305

00080224 <udi_cdc_tx_send>:

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
   80224:	4b41      	ldr	r3, [pc, #260]	; (8032c <udi_cdc_tx_send+0x108>)
   80226:	781b      	ldrb	r3, [r3, #0]
   80228:	b103      	cbz	r3, 8022c <udi_cdc_tx_send+0x8>
   8022a:	4770      	bx	lr
{
   8022c:	b570      	push	{r4, r5, r6, lr}
   8022e:	b082      	sub	sp, #8
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
   80230:	4b3f      	ldr	r3, [pc, #252]	; (80330 <udi_cdc_tx_send+0x10c>)
   80232:	4798      	blx	r3
   80234:	2800      	cmp	r0, #0
   80236:	d03c      	beq.n	802b2 <udi_cdc_tx_send+0x8e>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
   80238:	4b3e      	ldr	r3, [pc, #248]	; (80334 <udi_cdc_tx_send+0x110>)
   8023a:	881c      	ldrh	r4, [r3, #0]
   8023c:	4b3e      	ldr	r3, [pc, #248]	; (80338 <udi_cdc_tx_send+0x114>)
   8023e:	4798      	blx	r3
   80240:	4284      	cmp	r4, r0
   80242:	d071      	beq.n	80328 <udi_cdc_tx_send+0x104>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80244:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i");
   80248:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8024a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   8024e:	2200      	movs	r2, #0
   80250:	4b3a      	ldr	r3, [pc, #232]	; (8033c <udi_cdc_tx_send+0x118>)
   80252:	701a      	strb	r2, [r3, #0]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
   80254:	4b3a      	ldr	r3, [pc, #232]	; (80340 <udi_cdc_tx_send+0x11c>)
   80256:	781c      	ldrb	r4, [r3, #0]
   80258:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
   8025a:	4b3a      	ldr	r3, [pc, #232]	; (80344 <udi_cdc_tx_send+0x120>)
   8025c:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
   80260:	2b00      	cmp	r3, #0
   80262:	d02d      	beq.n	802c0 <udi_cdc_tx_send+0x9c>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
   80264:	2200      	movs	r2, #0
   80266:	4b38      	ldr	r3, [pc, #224]	; (80348 <udi_cdc_tx_send+0x124>)
   80268:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
   8026a:	4b38      	ldr	r3, [pc, #224]	; (8034c <udi_cdc_tx_send+0x128>)
   8026c:	781b      	ldrb	r3, [r3, #0]
   8026e:	2b00      	cmp	r3, #0
   80270:	d142      	bne.n	802f8 <udi_cdc_tx_send+0xd4>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   80272:	fab4 f384 	clz	r3, r4
   80276:	095b      	lsrs	r3, r3, #5
   80278:	4a31      	ldr	r2, [pc, #196]	; (80340 <udi_cdc_tx_send+0x11c>)
   8027a:	7013      	strb	r3, [r2, #0]
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
	}
	udi_cdc_tx_trans_ongoing[port] = true;
   8027c:	2201      	movs	r2, #1
   8027e:	4b2b      	ldr	r3, [pc, #172]	; (8032c <udi_cdc_tx_send+0x108>)
   80280:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   80282:	b925      	cbnz	r5, 8028e <udi_cdc_tx_send+0x6a>
		cpu_irq_enable();
   80284:	4b2d      	ldr	r3, [pc, #180]	; (8033c <udi_cdc_tx_send+0x118>)
   80286:	701a      	strb	r2, [r3, #0]
   80288:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8028c:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
   8028e:	4626      	mov	r6, r4
   80290:	4b2c      	ldr	r3, [pc, #176]	; (80344 <udi_cdc_tx_send+0x120>)
   80292:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
   80296:	2b40      	cmp	r3, #64	; 0x40
   80298:	bf14      	ite	ne
   8029a:	2501      	movne	r5, #1
   8029c:	2500      	moveq	r5, #0
	if (b_short_packet) {
   8029e:	d034      	beq.n	8030a <udi_cdc_tx_send+0xe6>
		if (udd_is_high_speed()) {
   802a0:	4b23      	ldr	r3, [pc, #140]	; (80330 <udi_cdc_tx_send+0x10c>)
   802a2:	4798      	blx	r3
   802a4:	2800      	cmp	r0, #0
   802a6:	d02b      	beq.n	80300 <udi_cdc_tx_send+0xdc>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
   802a8:	4b23      	ldr	r3, [pc, #140]	; (80338 <udi_cdc_tx_send+0x114>)
   802aa:	4798      	blx	r3
   802ac:	4b21      	ldr	r3, [pc, #132]	; (80334 <udi_cdc_tx_send+0x110>)
   802ae:	8018      	strh	r0, [r3, #0]
   802b0:	e02e      	b.n	80310 <udi_cdc_tx_send+0xec>
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
   802b2:	4b20      	ldr	r3, [pc, #128]	; (80334 <udi_cdc_tx_send+0x110>)
   802b4:	881c      	ldrh	r4, [r3, #0]
   802b6:	4b26      	ldr	r3, [pc, #152]	; (80350 <udi_cdc_tx_send+0x12c>)
   802b8:	4798      	blx	r3
   802ba:	4284      	cmp	r4, r0
   802bc:	d1c2      	bne.n	80244 <udi_cdc_tx_send+0x20>
   802be:	e033      	b.n	80328 <udi_cdc_tx_send+0x104>
		sof_zlp_counter++;
   802c0:	4a21      	ldr	r2, [pc, #132]	; (80348 <udi_cdc_tx_send+0x124>)
   802c2:	8813      	ldrh	r3, [r2, #0]
   802c4:	3301      	adds	r3, #1
   802c6:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
   802c8:	4b19      	ldr	r3, [pc, #100]	; (80330 <udi_cdc_tx_send+0x10c>)
   802ca:	4798      	blx	r3
   802cc:	b918      	cbnz	r0, 802d6 <udi_cdc_tx_send+0xb2>
   802ce:	4b1e      	ldr	r3, [pc, #120]	; (80348 <udi_cdc_tx_send+0x124>)
   802d0:	881b      	ldrh	r3, [r3, #0]
   802d2:	2b63      	cmp	r3, #99	; 0x63
   802d4:	d908      	bls.n	802e8 <udi_cdc_tx_send+0xc4>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
   802d6:	4b16      	ldr	r3, [pc, #88]	; (80330 <udi_cdc_tx_send+0x10c>)
   802d8:	4798      	blx	r3
   802da:	2800      	cmp	r0, #0
   802dc:	d0c2      	beq.n	80264 <udi_cdc_tx_send+0x40>
   802de:	4b1a      	ldr	r3, [pc, #104]	; (80348 <udi_cdc_tx_send+0x124>)
   802e0:	881b      	ldrh	r3, [r3, #0]
   802e2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
   802e6:	d2bd      	bcs.n	80264 <udi_cdc_tx_send+0x40>
	if (cpu_irq_is_enabled_flags(flags))
   802e8:	b9f5      	cbnz	r5, 80328 <udi_cdc_tx_send+0x104>
		cpu_irq_enable();
   802ea:	2201      	movs	r2, #1
   802ec:	4b13      	ldr	r3, [pc, #76]	; (8033c <udi_cdc_tx_send+0x118>)
   802ee:	701a      	strb	r2, [r3, #0]
   802f0:	f3bf 8f5f 	dmb	sy
   802f4:	b662      	cpsie	i
   802f6:	e017      	b.n	80328 <udi_cdc_tx_send+0x104>
		buf_sel_trans = (buf_sel_trans==0)?1:0;
   802f8:	fab4 f484 	clz	r4, r4
   802fc:	0964      	lsrs	r4, r4, #5
   802fe:	e7bd      	b.n	8027c <udi_cdc_tx_send+0x58>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
   80300:	4b13      	ldr	r3, [pc, #76]	; (80350 <udi_cdc_tx_send+0x12c>)
   80302:	4798      	blx	r3
   80304:	4b0b      	ldr	r3, [pc, #44]	; (80334 <udi_cdc_tx_send+0x110>)
   80306:	8018      	strh	r0, [r3, #0]
   80308:	e002      	b.n	80310 <udi_cdc_tx_send+0xec>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
   8030a:	2200      	movs	r2, #0
   8030c:	4b09      	ldr	r3, [pc, #36]	; (80334 <udi_cdc_tx_send+0x110>)
   8030e:	801a      	strh	r2, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
   80310:	4b0c      	ldr	r3, [pc, #48]	; (80344 <udi_cdc_tx_send+0x120>)
	udd_ep_run( ep,
   80312:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
   80316:	4a0f      	ldr	r2, [pc, #60]	; (80354 <udi_cdc_tx_send+0x130>)
   80318:	9200      	str	r2, [sp, #0]
   8031a:	4a0f      	ldr	r2, [pc, #60]	; (80358 <udi_cdc_tx_send+0x134>)
   8031c:	eb02 1284 	add.w	r2, r2, r4, lsl #6
   80320:	4629      	mov	r1, r5
   80322:	2085      	movs	r0, #133	; 0x85
   80324:	4c0d      	ldr	r4, [pc, #52]	; (8035c <udi_cdc_tx_send+0x138>)
   80326:	47a0      	blx	r4
			udi_cdc_data_sent);
}
   80328:	b002      	add	sp, #8
   8032a:	bd70      	pop	{r4, r5, r6, pc}
   8032c:	200011e0 	.word	0x200011e0
   80330:	000862e1 	.word	0x000862e1
   80334:	200011dc 	.word	0x200011dc
   80338:	0008632d 	.word	0x0008632d
   8033c:	200006b4 	.word	0x200006b4
   80340:	200011d8 	.word	0x200011d8
   80344:	200011d4 	.word	0x200011d4
   80348:	200010ac 	.word	0x200010ac
   8034c:	20001150 	.word	0x20001150
   80350:	0008631d 	.word	0x0008631d
   80354:	00080361 	.word	0x00080361
   80358:	20001154 	.word	0x20001154
   8035c:	00086591 	.word	0x00086591

00080360 <udi_cdc_data_sent>:
	if (UDD_EP_TRANSFER_OK != status) {
   80360:	b100      	cbz	r0, 80364 <udi_cdc_data_sent+0x4>
   80362:	4770      	bx	lr
{
   80364:	b508      	push	{r3, lr}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
   80366:	4b07      	ldr	r3, [pc, #28]	; (80384 <udi_cdc_data_sent+0x24>)
   80368:	781b      	ldrb	r3, [r3, #0]
   8036a:	fab3 f383 	clz	r3, r3
   8036e:	095b      	lsrs	r3, r3, #5
   80370:	4a05      	ldr	r2, [pc, #20]	; (80388 <udi_cdc_data_sent+0x28>)
   80372:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
   80376:	4b05      	ldr	r3, [pc, #20]	; (8038c <udi_cdc_data_sent+0x2c>)
   80378:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   8037a:	4b05      	ldr	r3, [pc, #20]	; (80390 <udi_cdc_data_sent+0x30>)
   8037c:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_send(port);
   8037e:	4b05      	ldr	r3, [pc, #20]	; (80394 <udi_cdc_data_sent+0x34>)
   80380:	4798      	blx	r3
   80382:	bd08      	pop	{r3, pc}
   80384:	200011d8 	.word	0x200011d8
   80388:	200011d4 	.word	0x200011d4
   8038c:	20001150 	.word	0x20001150
   80390:	200011e0 	.word	0x200011e0
   80394:	00080225 	.word	0x00080225

00080398 <udi_cdc_data_sof_notify>:
{
   80398:	b508      	push	{r3, lr}
	udi_cdc_tx_send(port_notify);
   8039a:	2000      	movs	r0, #0
   8039c:	4b01      	ldr	r3, [pc, #4]	; (803a4 <udi_cdc_data_sof_notify+0xc>)
   8039e:	4798      	blx	r3
   803a0:	bd08      	pop	{r3, pc}
   803a2:	bf00      	nop
   803a4:	00080225 	.word	0x00080225

000803a8 <udi_cdc_data_disable>:
{
   803a8:	b508      	push	{r3, lr}
	udi_cdc_nb_data_enabled--;
   803aa:	4a06      	ldr	r2, [pc, #24]	; (803c4 <udi_cdc_data_disable+0x1c>)
   803ac:	7813      	ldrb	r3, [r2, #0]
   803ae:	3b01      	subs	r3, #1
   803b0:	b2db      	uxtb	r3, r3
   803b2:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
   803b4:	7810      	ldrb	r0, [r2, #0]
	UDI_CDC_DISABLE_EXT(port);
   803b6:	4b04      	ldr	r3, [pc, #16]	; (803c8 <udi_cdc_data_disable+0x20>)
   803b8:	4798      	blx	r3
	udi_cdc_data_running = false;
   803ba:	2200      	movs	r2, #0
   803bc:	4b03      	ldr	r3, [pc, #12]	; (803cc <udi_cdc_data_disable+0x24>)
   803be:	701a      	strb	r2, [r3, #0]
   803c0:	bd08      	pop	{r3, pc}
   803c2:	bf00      	nop
   803c4:	200010b8 	.word	0x200010b8
   803c8:	00083315 	.word	0x00083315
   803cc:	200010ae 	.word	0x200010ae

000803d0 <udi_cdc_multi_get_nb_received_data>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   803d0:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   803d4:	b672      	cpsid	i
   803d6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   803da:	2100      	movs	r1, #0
   803dc:	4a0a      	ldr	r2, [pc, #40]	; (80408 <udi_cdc_multi_get_nb_received_data+0x38>)
   803de:	7011      	strb	r1, [r2, #0]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   803e0:	4a0a      	ldr	r2, [pc, #40]	; (8040c <udi_cdc_multi_get_nb_received_data+0x3c>)
   803e2:	8810      	ldrh	r0, [r2, #0]
   803e4:	b282      	uxth	r2, r0
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
   803e6:	490a      	ldr	r1, [pc, #40]	; (80410 <udi_cdc_multi_get_nb_received_data+0x40>)
   803e8:	7809      	ldrb	r1, [r1, #0]
   803ea:	b2c9      	uxtb	r1, r1
   803ec:	4809      	ldr	r0, [pc, #36]	; (80414 <udi_cdc_multi_get_nb_received_data+0x44>)
   803ee:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
   803f2:	b280      	uxth	r0, r0
   803f4:	1a80      	subs	r0, r0, r2
	if (cpu_irq_is_enabled_flags(flags))
   803f6:	b92b      	cbnz	r3, 80404 <udi_cdc_multi_get_nb_received_data+0x34>
		cpu_irq_enable();
   803f8:	2201      	movs	r2, #1
   803fa:	4b03      	ldr	r3, [pc, #12]	; (80408 <udi_cdc_multi_get_nb_received_data+0x38>)
   803fc:	701a      	strb	r2, [r3, #0]
   803fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80402:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
   80404:	4770      	bx	lr
   80406:	bf00      	nop
   80408:	200006b4 	.word	0x200006b4
   8040c:	20001144 	.word	0x20001144
   80410:	20001140 	.word	0x20001140
   80414:	2000113c 	.word	0x2000113c

00080418 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
   80418:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
   8041a:	4b03      	ldr	r3, [pc, #12]	; (80428 <udi_cdc_multi_is_rx_ready+0x10>)
   8041c:	4798      	blx	r3
}
   8041e:	3000      	adds	r0, #0
   80420:	bf18      	it	ne
   80422:	2001      	movne	r0, #1
   80424:	bd08      	pop	{r3, pc}
   80426:	bf00      	nop
   80428:	000803d1 	.word	0x000803d1

0008042c <udi_cdc_rx_start>:
{
   8042c:	b510      	push	{r4, lr}
   8042e:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80430:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   80434:	b672      	cpsid	i
   80436:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8043a:	2100      	movs	r1, #0
   8043c:	4a20      	ldr	r2, [pc, #128]	; (804c0 <udi_cdc_rx_start+0x94>)
   8043e:	7011      	strb	r1, [r2, #0]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
   80440:	4a20      	ldr	r2, [pc, #128]	; (804c4 <udi_cdc_rx_start+0x98>)
   80442:	7814      	ldrb	r4, [r2, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
   80444:	4a20      	ldr	r2, [pc, #128]	; (804c8 <udi_cdc_rx_start+0x9c>)
   80446:	7812      	ldrb	r2, [r2, #0]
   80448:	b94a      	cbnz	r2, 8045e <udi_cdc_rx_start+0x32>
   8044a:	b2e4      	uxtb	r4, r4
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
   8044c:	4a1f      	ldr	r2, [pc, #124]	; (804cc <udi_cdc_rx_start+0xa0>)
   8044e:	8811      	ldrh	r1, [r2, #0]
   80450:	b289      	uxth	r1, r1
   80452:	4a1f      	ldr	r2, [pc, #124]	; (804d0 <udi_cdc_rx_start+0xa4>)
   80454:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
   80458:	b292      	uxth	r2, r2
	if (udi_cdc_rx_trans_ongoing[port] ||
   8045a:	4291      	cmp	r1, r2
   8045c:	d209      	bcs.n	80472 <udi_cdc_rx_start+0x46>
	if (cpu_irq_is_enabled_flags(flags))
   8045e:	bb63      	cbnz	r3, 804ba <udi_cdc_rx_start+0x8e>
		cpu_irq_enable();
   80460:	2201      	movs	r2, #1
   80462:	4b17      	ldr	r3, [pc, #92]	; (804c0 <udi_cdc_rx_start+0x94>)
   80464:	701a      	strb	r2, [r3, #0]
   80466:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8046a:	b662      	cpsie	i
		return false;
   8046c:	2000      	movs	r0, #0
}
   8046e:	b002      	add	sp, #8
   80470:	bd10      	pop	{r4, pc}
	udi_cdc_rx_pos[port] = 0;
   80472:	2100      	movs	r1, #0
   80474:	4a15      	ldr	r2, [pc, #84]	; (804cc <udi_cdc_rx_start+0xa0>)
   80476:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   80478:	fab4 f284 	clz	r2, r4
   8047c:	0952      	lsrs	r2, r2, #5
   8047e:	4911      	ldr	r1, [pc, #68]	; (804c4 <udi_cdc_rx_start+0x98>)
   80480:	700a      	strb	r2, [r1, #0]
	udi_cdc_rx_trans_ongoing[port] = true;
   80482:	2101      	movs	r1, #1
   80484:	4a10      	ldr	r2, [pc, #64]	; (804c8 <udi_cdc_rx_start+0x9c>)
   80486:	7011      	strb	r1, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
   80488:	b923      	cbnz	r3, 80494 <udi_cdc_rx_start+0x68>
		cpu_irq_enable();
   8048a:	4b0d      	ldr	r3, [pc, #52]	; (804c0 <udi_cdc_rx_start+0x94>)
   8048c:	7019      	strb	r1, [r3, #0]
   8048e:	f3bf 8f5f 	dmb	sy
   80492:	b662      	cpsie	i
	if (udi_cdc_multi_is_rx_ready(port)) {
   80494:	2000      	movs	r0, #0
   80496:	4b0f      	ldr	r3, [pc, #60]	; (804d4 <udi_cdc_rx_start+0xa8>)
   80498:	4798      	blx	r3
   8049a:	b950      	cbnz	r0, 804b2 <udi_cdc_rx_start+0x86>
	return udd_ep_run(ep,
   8049c:	4b0e      	ldr	r3, [pc, #56]	; (804d8 <udi_cdc_rx_start+0xac>)
   8049e:	9300      	str	r3, [sp, #0]
   804a0:	2340      	movs	r3, #64	; 0x40
   804a2:	4a0e      	ldr	r2, [pc, #56]	; (804dc <udi_cdc_rx_start+0xb0>)
   804a4:	eb02 1284 	add.w	r2, r2, r4, lsl #6
   804a8:	2101      	movs	r1, #1
   804aa:	2006      	movs	r0, #6
   804ac:	4c0c      	ldr	r4, [pc, #48]	; (804e0 <udi_cdc_rx_start+0xb4>)
   804ae:	47a0      	blx	r4
   804b0:	e7dd      	b.n	8046e <udi_cdc_rx_start+0x42>
		UDI_CDC_RX_NOTIFY(port);
   804b2:	2000      	movs	r0, #0
   804b4:	4b0b      	ldr	r3, [pc, #44]	; (804e4 <udi_cdc_rx_start+0xb8>)
   804b6:	4798      	blx	r3
   804b8:	e7f0      	b.n	8049c <udi_cdc_rx_start+0x70>
		return false;
   804ba:	2000      	movs	r0, #0
   804bc:	e7d7      	b.n	8046e <udi_cdc_rx_start+0x42>
   804be:	bf00      	nop
   804c0:	200006b4 	.word	0x200006b4
   804c4:	20001140 	.word	0x20001140
   804c8:	20001148 	.word	0x20001148
   804cc:	20001144 	.word	0x20001144
   804d0:	2000113c 	.word	0x2000113c
   804d4:	00080419 	.word	0x00080419
   804d8:	0008057d 	.word	0x0008057d
   804dc:	200010bc 	.word	0x200010bc
   804e0:	00086591 	.word	0x00086591
   804e4:	00083321 	.word	0x00083321

000804e8 <udi_cdc_data_enable>:
{
   804e8:	b510      	push	{r4, lr}
	udi_cdc_nb_data_enabled = 0;
   804ea:	2400      	movs	r4, #0
   804ec:	4b16      	ldr	r3, [pc, #88]	; (80548 <udi_cdc_data_enable+0x60>)
   804ee:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   804f0:	4b16      	ldr	r3, [pc, #88]	; (8054c <udi_cdc_data_enable+0x64>)
   804f2:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
   804f4:	4b16      	ldr	r3, [pc, #88]	; (80550 <udi_cdc_data_enable+0x68>)
   804f6:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
   804f8:	4b16      	ldr	r3, [pc, #88]	; (80554 <udi_cdc_data_enable+0x6c>)
   804fa:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
   804fc:	4b16      	ldr	r3, [pc, #88]	; (80558 <udi_cdc_data_enable+0x70>)
   804fe:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
   80500:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
   80502:	4b16      	ldr	r3, [pc, #88]	; (8055c <udi_cdc_data_enable+0x74>)
   80504:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
   80506:	4620      	mov	r0, r4
   80508:	4b15      	ldr	r3, [pc, #84]	; (80560 <udi_cdc_data_enable+0x78>)
   8050a:	4798      	blx	r3
	udi_cdc_rx_trans_ongoing[port] = false;
   8050c:	4b15      	ldr	r3, [pc, #84]	; (80564 <udi_cdc_data_enable+0x7c>)
   8050e:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
   80510:	4b15      	ldr	r3, [pc, #84]	; (80568 <udi_cdc_data_enable+0x80>)
   80512:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
   80514:	4b15      	ldr	r3, [pc, #84]	; (8056c <udi_cdc_data_enable+0x84>)
   80516:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
   80518:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
   8051a:	4b15      	ldr	r3, [pc, #84]	; (80570 <udi_cdc_data_enable+0x88>)
   8051c:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
   8051e:	4620      	mov	r0, r4
   80520:	4b14      	ldr	r3, [pc, #80]	; (80574 <udi_cdc_data_enable+0x8c>)
   80522:	4798      	blx	r3
   80524:	4601      	mov	r1, r0
   80526:	b140      	cbz	r0, 8053a <udi_cdc_data_enable+0x52>
	udi_cdc_nb_data_enabled++;
   80528:	4a07      	ldr	r2, [pc, #28]	; (80548 <udi_cdc_data_enable+0x60>)
   8052a:	7813      	ldrb	r3, [r2, #0]
   8052c:	3301      	adds	r3, #1
   8052e:	b2db      	uxtb	r3, r3
   80530:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
   80532:	7813      	ldrb	r3, [r2, #0]
   80534:	b2db      	uxtb	r3, r3
   80536:	2b01      	cmp	r3, #1
   80538:	d001      	beq.n	8053e <udi_cdc_data_enable+0x56>
}
   8053a:	4608      	mov	r0, r1
   8053c:	bd10      	pop	{r4, pc}
		udi_cdc_data_running = true;
   8053e:	2201      	movs	r2, #1
   80540:	4b0d      	ldr	r3, [pc, #52]	; (80578 <udi_cdc_data_enable+0x90>)
   80542:	701a      	strb	r2, [r3, #0]
   80544:	e7f9      	b.n	8053a <udi_cdc_data_enable+0x52>
   80546:	bf00      	nop
   80548:	200010b8 	.word	0x200010b8
   8054c:	200011e0 	.word	0x200011e0
   80550:	20001150 	.word	0x20001150
   80554:	200011d8 	.word	0x200011d8
   80558:	200011d4 	.word	0x200011d4
   8055c:	200011dc 	.word	0x200011dc
   80560:	00080225 	.word	0x00080225
   80564:	20001148 	.word	0x20001148
   80568:	20001140 	.word	0x20001140
   8056c:	2000113c 	.word	0x2000113c
   80570:	20001144 	.word	0x20001144
   80574:	0008042d 	.word	0x0008042d
   80578:	200010ae 	.word	0x200010ae

0008057c <udi_cdc_data_received>:
	if (UDD_EP_TRANSFER_OK != status) {
   8057c:	b9e8      	cbnz	r0, 805ba <udi_cdc_data_received+0x3e>
{
   8057e:	b510      	push	{r4, lr}
   80580:	b082      	sub	sp, #8
   80582:	4610      	mov	r0, r2
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
   80584:	4b0d      	ldr	r3, [pc, #52]	; (805bc <udi_cdc_data_received+0x40>)
   80586:	781c      	ldrb	r4, [r3, #0]
   80588:	fab4 f484 	clz	r4, r4
   8058c:	0964      	lsrs	r4, r4, #5
	if (!n) {
   8058e:	b151      	cbz	r1, 805a6 <udi_cdc_data_received+0x2a>
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
   80590:	b289      	uxth	r1, r1
   80592:	4b0b      	ldr	r3, [pc, #44]	; (805c0 <udi_cdc_data_received+0x44>)
   80594:	f823 1014 	strh.w	r1, [r3, r4, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
   80598:	2000      	movs	r0, #0
   8059a:	4b0a      	ldr	r3, [pc, #40]	; (805c4 <udi_cdc_data_received+0x48>)
   8059c:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
   8059e:	4b0a      	ldr	r3, [pc, #40]	; (805c8 <udi_cdc_data_received+0x4c>)
   805a0:	4798      	blx	r3
}
   805a2:	b002      	add	sp, #8
   805a4:	bd10      	pop	{r4, pc}
		udd_ep_run( ep,
   805a6:	4b09      	ldr	r3, [pc, #36]	; (805cc <udi_cdc_data_received+0x50>)
   805a8:	9300      	str	r3, [sp, #0]
   805aa:	2340      	movs	r3, #64	; 0x40
   805ac:	4a08      	ldr	r2, [pc, #32]	; (805d0 <udi_cdc_data_received+0x54>)
   805ae:	eb02 1284 	add.w	r2, r2, r4, lsl #6
   805b2:	2101      	movs	r1, #1
   805b4:	4c07      	ldr	r4, [pc, #28]	; (805d4 <udi_cdc_data_received+0x58>)
   805b6:	47a0      	blx	r4
		return;
   805b8:	e7f3      	b.n	805a2 <udi_cdc_data_received+0x26>
   805ba:	4770      	bx	lr
   805bc:	20001140 	.word	0x20001140
   805c0:	2000113c 	.word	0x2000113c
   805c4:	20001148 	.word	0x20001148
   805c8:	0008042d 	.word	0x0008042d
   805cc:	0008057d 	.word	0x0008057d
   805d0:	200010bc 	.word	0x200010bc
   805d4:	00086591 	.word	0x00086591

000805d8 <udi_cdc_read_no_polling>:
	}
	return(nb_avail_data);
}

iram_size_t udi_cdc_read_no_polling(void* buf, iram_size_t size)
{
   805d8:	b570      	push	{r4, r5, r6, lr}
	if (!udi_cdc_data_running) {
   805da:	4c22      	ldr	r4, [pc, #136]	; (80664 <udi_cdc_read_no_polling+0x8c>)
   805dc:	7824      	ldrb	r4, [r4, #0]
   805de:	2c00      	cmp	r4, #0
   805e0:	d03d      	beq.n	8065e <udi_cdc_read_no_polling+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   805e2:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i");
   805e6:	b672      	cpsid	i
   805e8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   805ec:	2200      	movs	r2, #0
   805ee:	4b1e      	ldr	r3, [pc, #120]	; (80668 <udi_cdc_read_no_polling+0x90>)
   805f0:	701a      	strb	r2, [r3, #0]
	pos = udi_cdc_rx_pos[port];
   805f2:	4b1e      	ldr	r3, [pc, #120]	; (8066c <udi_cdc_read_no_polling+0x94>)
   805f4:	881c      	ldrh	r4, [r3, #0]
   805f6:	b2a3      	uxth	r3, r4
	buf_sel = udi_cdc_rx_buf_sel[port];
   805f8:	4c1d      	ldr	r4, [pc, #116]	; (80670 <udi_cdc_read_no_polling+0x98>)
   805fa:	7825      	ldrb	r5, [r4, #0]
   805fc:	b2ed      	uxtb	r5, r5
	nb_avail_data = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
   805fe:	4c1d      	ldr	r4, [pc, #116]	; (80674 <udi_cdc_read_no_polling+0x9c>)
   80600:	f834 4015 	ldrh.w	r4, [r4, r5, lsl #1]
   80604:	b2a4      	uxth	r4, r4
   80606:	1ae4      	subs	r4, r4, r3
	if (cpu_irq_is_enabled_flags(flags))
   80608:	b92e      	cbnz	r6, 80616 <udi_cdc_read_no_polling+0x3e>
		cpu_irq_enable();
   8060a:	2601      	movs	r6, #1
   8060c:	4a16      	ldr	r2, [pc, #88]	; (80668 <udi_cdc_read_no_polling+0x90>)
   8060e:	7016      	strb	r6, [r2, #0]
   80610:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80614:	b662      	cpsie	i
   80616:	42a1      	cmp	r1, r4
   80618:	bf28      	it	cs
   8061a:	4621      	movcs	r1, r4
   8061c:	460e      	mov	r6, r1
	if(size>0) {
   8061e:	b1f9      	cbz	r1, 80660 <udi_cdc_read_no_polling+0x88>
		memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], size);
   80620:	eb03 1585 	add.w	r5, r3, r5, lsl #6
   80624:	460a      	mov	r2, r1
   80626:	4914      	ldr	r1, [pc, #80]	; (80678 <udi_cdc_read_no_polling+0xa0>)
   80628:	4429      	add	r1, r5
   8062a:	4b14      	ldr	r3, [pc, #80]	; (8067c <udi_cdc_read_no_polling+0xa4>)
   8062c:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8062e:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   80632:	b672      	cpsid	i
   80634:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   80638:	2100      	movs	r1, #0
   8063a:	4b0b      	ldr	r3, [pc, #44]	; (80668 <udi_cdc_read_no_polling+0x90>)
   8063c:	7019      	strb	r1, [r3, #0]
		udi_cdc_rx_pos[port] += size;
   8063e:	480b      	ldr	r0, [pc, #44]	; (8066c <udi_cdc_read_no_polling+0x94>)
   80640:	8803      	ldrh	r3, [r0, #0]
   80642:	18f1      	adds	r1, r6, r3
   80644:	b28b      	uxth	r3, r1
   80646:	8003      	strh	r3, [r0, #0]
	if (cpu_irq_is_enabled_flags(flags))
   80648:	b92a      	cbnz	r2, 80656 <udi_cdc_read_no_polling+0x7e>
		cpu_irq_enable();
   8064a:	2201      	movs	r2, #1
   8064c:	4b06      	ldr	r3, [pc, #24]	; (80668 <udi_cdc_read_no_polling+0x90>)
   8064e:	701a      	strb	r2, [r3, #0]
   80650:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80654:	b662      	cpsie	i
		udi_cdc_rx_start(port);
   80656:	2000      	movs	r0, #0
   80658:	4b09      	ldr	r3, [pc, #36]	; (80680 <udi_cdc_read_no_polling+0xa8>)
   8065a:	4798      	blx	r3
   8065c:	e000      	b.n	80660 <udi_cdc_read_no_polling+0x88>
		return 0;
   8065e:	2400      	movs	r4, #0
	return udi_cdc_multi_read_no_polling(0, buf, size);
}
   80660:	4620      	mov	r0, r4
   80662:	bd70      	pop	{r4, r5, r6, pc}
   80664:	200010ae 	.word	0x200010ae
   80668:	200006b4 	.word	0x200006b4
   8066c:	20001144 	.word	0x20001144
   80670:	20001140 	.word	0x20001140
   80674:	2000113c 	.word	0x2000113c
   80678:	200010bc 	.word	0x200010bc
   8067c:	0008777d 	.word	0x0008777d
   80680:	0008042d 	.word	0x0008042d

00080684 <udi_cdc_multi_get_free_tx_buffer>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80684:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   80688:	b672      	cpsid	i
   8068a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8068e:	2100      	movs	r1, #0
   80690:	4b12      	ldr	r3, [pc, #72]	; (806dc <udi_cdc_multi_get_free_tx_buffer+0x58>)
   80692:	7019      	strb	r1, [r3, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   80694:	4b12      	ldr	r3, [pc, #72]	; (806e0 <udi_cdc_multi_get_free_tx_buffer+0x5c>)
   80696:	781b      	ldrb	r3, [r3, #0]
   80698:	b2db      	uxtb	r3, r3
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   8069a:	4912      	ldr	r1, [pc, #72]	; (806e4 <udi_cdc_multi_get_free_tx_buffer+0x60>)
   8069c:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
   806a0:	2840      	cmp	r0, #64	; 0x40
   806a2:	d009      	beq.n	806b8 <udi_cdc_multi_get_free_tx_buffer+0x34>
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
   806a4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
	if (cpu_irq_is_enabled_flags(flags))
   806a8:	b92a      	cbnz	r2, 806b6 <udi_cdc_multi_get_free_tx_buffer+0x32>
		cpu_irq_enable();
   806aa:	2201      	movs	r2, #1
   806ac:	4b0b      	ldr	r3, [pc, #44]	; (806dc <udi_cdc_multi_get_free_tx_buffer+0x58>)
   806ae:	701a      	strb	r2, [r3, #0]
   806b0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   806b4:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return retval;
}
   806b6:	4770      	bx	lr
		if ((!udi_cdc_tx_trans_ongoing[port])
   806b8:	490b      	ldr	r1, [pc, #44]	; (806e8 <udi_cdc_multi_get_free_tx_buffer+0x64>)
   806ba:	7809      	ldrb	r1, [r1, #0]
   806bc:	2900      	cmp	r1, #0
   806be:	d1f1      	bne.n	806a4 <udi_cdc_multi_get_free_tx_buffer+0x20>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
   806c0:	490a      	ldr	r1, [pc, #40]	; (806ec <udi_cdc_multi_get_free_tx_buffer+0x68>)
   806c2:	7809      	ldrb	r1, [r1, #0]
   806c4:	2900      	cmp	r1, #0
   806c6:	d1ed      	bne.n	806a4 <udi_cdc_multi_get_free_tx_buffer+0x20>
			udi_cdc_tx_both_buf_to_send[port] = true;
   806c8:	2001      	movs	r0, #1
   806ca:	4908      	ldr	r1, [pc, #32]	; (806ec <udi_cdc_multi_get_free_tx_buffer+0x68>)
   806cc:	7008      	strb	r0, [r1, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
   806ce:	fab3 f383 	clz	r3, r3
   806d2:	095b      	lsrs	r3, r3, #5
   806d4:	4902      	ldr	r1, [pc, #8]	; (806e0 <udi_cdc_multi_get_free_tx_buffer+0x5c>)
   806d6:	700b      	strb	r3, [r1, #0]
			buf_sel_nb = 0;
   806d8:	2000      	movs	r0, #0
   806da:	e7e3      	b.n	806a4 <udi_cdc_multi_get_free_tx_buffer+0x20>
   806dc:	200006b4 	.word	0x200006b4
   806e0:	200011d8 	.word	0x200011d8
   806e4:	200011d4 	.word	0x200011d4
   806e8:	200011e0 	.word	0x200011e0
   806ec:	20001150 	.word	0x20001150

000806f0 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
   806f0:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
   806f2:	4b03      	ldr	r3, [pc, #12]	; (80700 <udi_cdc_multi_is_tx_ready+0x10>)
   806f4:	4798      	blx	r3
}
   806f6:	3000      	adds	r0, #0
   806f8:	bf18      	it	ne
   806fa:	2001      	movne	r0, #1
   806fc:	bd08      	pop	{r3, pc}
   806fe:	bf00      	nop
   80700:	00080685 	.word	0x00080685

00080704 <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
   80704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80708:	460c      	mov	r4, r1

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   8070a:	4b1b      	ldr	r3, [pc, #108]	; (80778 <udi_cdc_multi_putc+0x74>)
   8070c:	799d      	ldrb	r5, [r3, #6]
   8070e:	2d09      	cmp	r5, #9
   80710:	bf14      	ite	ne
   80712:	2500      	movne	r5, #0
   80714:	2501      	moveq	r5, #1

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   80716:	4e19      	ldr	r6, [pc, #100]	; (8077c <udi_cdc_multi_putc+0x78>)
	cpu_irq_disable();
   80718:	4f19      	ldr	r7, [pc, #100]	; (80780 <udi_cdc_multi_putc+0x7c>)
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   8071a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80790 <udi_cdc_multi_putc+0x8c>
   8071e:	e01d      	b.n	8075c <udi_cdc_multi_putc+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80720:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   80724:	b672      	cpsid	i
   80726:	f3bf 8f5f 	dmb	sy
   8072a:	2300      	movs	r3, #0
   8072c:	703b      	strb	r3, [r7, #0]
   8072e:	f898 3000 	ldrb.w	r3, [r8]
   80732:	b2db      	uxtb	r3, r3
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   80734:	4913      	ldr	r1, [pc, #76]	; (80784 <udi_cdc_multi_putc+0x80>)
   80736:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
   8073a:	f100 0e01 	add.w	lr, r0, #1
   8073e:	f821 e013 	strh.w	lr, [r1, r3, lsl #1]
   80742:	4911      	ldr	r1, [pc, #68]	; (80788 <udi_cdc_multi_putc+0x84>)
   80744:	eb01 1383 	add.w	r3, r1, r3, lsl #6
   80748:	541c      	strb	r4, [r3, r0]
	if (cpu_irq_is_enabled_flags(flags))
   8074a:	b922      	cbnz	r2, 80756 <udi_cdc_multi_putc+0x52>
		cpu_irq_enable();
   8074c:	2301      	movs	r3, #1
   8074e:	703b      	strb	r3, [r7, #0]
   80750:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80754:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (b_databit_9) {
   80756:	b15d      	cbz	r5, 80770 <udi_cdc_multi_putc+0x6c>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
   80758:	1224      	asrs	r4, r4, #8
		b_databit_9 = false;
   8075a:	2500      	movs	r5, #0
	if (!udi_cdc_multi_is_tx_ready(port)) {
   8075c:	2000      	movs	r0, #0
   8075e:	47b0      	blx	r6
   80760:	2800      	cmp	r0, #0
   80762:	d1dd      	bne.n	80720 <udi_cdc_multi_putc+0x1c>
		if (!udi_cdc_data_running) {
   80764:	4b09      	ldr	r3, [pc, #36]	; (8078c <udi_cdc_multi_putc+0x88>)
   80766:	781b      	ldrb	r3, [r3, #0]
   80768:	2b00      	cmp	r3, #0
   8076a:	d1f7      	bne.n	8075c <udi_cdc_multi_putc+0x58>
   8076c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		goto udi_cdc_putc_process_one_byte;
	}
	return true;
   80770:	2001      	movs	r0, #1
}
   80772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80776:	bf00      	nop
   80778:	200010b0 	.word	0x200010b0
   8077c:	000806f1 	.word	0x000806f1
   80780:	200006b4 	.word	0x200006b4
   80784:	200011d4 	.word	0x200011d4
   80788:	20001154 	.word	0x20001154
   8078c:	200010ae 	.word	0x200010ae
   80790:	200011d8 	.word	0x200011d8

00080794 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
   80794:	b508      	push	{r3, lr}
	return udi_cdc_multi_putc(0, value);
   80796:	4601      	mov	r1, r0
   80798:	2000      	movs	r0, #0
   8079a:	4b01      	ldr	r3, [pc, #4]	; (807a0 <udi_cdc_putc+0xc>)
   8079c:	4798      	blx	r3
}
   8079e:	bd08      	pop	{r3, pc}
   807a0:	00080705 	.word	0x00080705

000807a4 <readFabricationZone>:
*   \brief  Read the fabrication zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readFabricationZone(uint8_t* buffer)
{
   807a4:	b510      	push	{r4, lr}
   807a6:	4604      	mov	r4, r0
    readSMC(2, 0, buffer);
   807a8:	4602      	mov	r2, r0
   807aa:	2100      	movs	r1, #0
   807ac:	2002      	movs	r0, #2
   807ae:	4b02      	ldr	r3, [pc, #8]	; (807b8 <readFabricationZone+0x14>)
   807b0:	4798      	blx	r3
    return buffer;
}
   807b2:	4620      	mov	r0, r4
   807b4:	bd10      	pop	{r4, pc}
   807b6:	bf00      	nop
   807b8:	00080e69 	.word	0x00080e69

000807bc <writeIssuerZone>:
/*! \fn     writeIssuerZone(uint8_t* buffer)
*   \brief  Write in the issuer zone (security mode 1 - Authenticated!)
*   \param  buffer  Pointer to a buffer (8 bytes required)
*/
void writeIssuerZone(uint8_t* buffer)
{
   807bc:	b508      	push	{r3, lr}
    writeSMC(16, 64, buffer);
   807be:	4602      	mov	r2, r0
   807c0:	2140      	movs	r1, #64	; 0x40
   807c2:	2010      	movs	r0, #16
   807c4:	4b01      	ldr	r3, [pc, #4]	; (807cc <writeIssuerZone+0x10>)
   807c6:	4798      	blx	r3
   807c8:	bd08      	pop	{r3, pc}
   807ca:	bf00      	nop
   807cc:	00080d9d 	.word	0x00080d9d

000807d0 <readSecurityCodeAttemptsCounters>:
*   \brief  Read the number of code attempts left (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readSecurityCodeAttemptsCounters(uint8_t* buffer)
{
   807d0:	b510      	push	{r4, lr}
   807d2:	4604      	mov	r4, r0
    readSMC(14, 12, buffer);
   807d4:	4602      	mov	r2, r0
   807d6:	210c      	movs	r1, #12
   807d8:	200e      	movs	r0, #14
   807da:	4b02      	ldr	r3, [pc, #8]	; (807e4 <readSecurityCodeAttemptsCounters+0x14>)
   807dc:	4798      	blx	r3
    return buffer;
}
   807de:	4620      	mov	r0, r4
   807e0:	bd10      	pop	{r4, pc}
   807e2:	bf00      	nop
   807e4:	00080e69 	.word	0x00080e69

000807e8 <readMemoryTestZone>:
*   \brief  Read the Test zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readMemoryTestZone(uint8_t* buffer)
{
   807e8:	b510      	push	{r4, lr}
   807ea:	4604      	mov	r4, r0
    readSMC(178, 176, buffer);
   807ec:	4602      	mov	r2, r0
   807ee:	21b0      	movs	r1, #176	; 0xb0
   807f0:	20b2      	movs	r0, #178	; 0xb2
   807f2:	4b02      	ldr	r3, [pc, #8]	; (807fc <readMemoryTestZone+0x14>)
   807f4:	4798      	blx	r3
    return buffer;
}
   807f6:	4620      	mov	r0, r4
   807f8:	bd10      	pop	{r4, pc}
   807fa:	bf00      	nop
   807fc:	00080e69 	.word	0x00080e69

00080800 <writeMemoryTestZone>:
/*! \fn     writeMemoryTestZone(uint8_t* buffer)
*   \brief  Write in the Test zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*/
void writeMemoryTestZone(uint8_t* buffer)
{
   80800:	b508      	push	{r3, lr}
    writeSMC(1408, 16, buffer);
   80802:	4602      	mov	r2, r0
   80804:	2110      	movs	r1, #16
   80806:	f44f 60b0 	mov.w	r0, #1408	; 0x580
   8080a:	4b01      	ldr	r3, [pc, #4]	; (80810 <writeMemoryTestZone+0x10>)
   8080c:	4798      	blx	r3
   8080e:	bd08      	pop	{r3, pc}
   80810:	00080d9d 	.word	0x00080d9d

00080814 <readManufacturerZone>:
*   \brief  Read the manufacturer zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readManufacturerZone(uint8_t* buffer)
{
   80814:	b510      	push	{r4, lr}
   80816:	4604      	mov	r4, r0
    readSMC(180, 178, buffer);
   80818:	4602      	mov	r2, r0
   8081a:	21b2      	movs	r1, #178	; 0xb2
   8081c:	20b4      	movs	r0, #180	; 0xb4
   8081e:	4b02      	ldr	r3, [pc, #8]	; (80828 <readManufacturerZone+0x14>)
   80820:	4798      	blx	r3
    return buffer;
}
   80822:	4620      	mov	r0, r4
   80824:	bd10      	pop	{r4, pc}
   80826:	bf00      	nop
   80828:	00080e69 	.word	0x00080e69

0008082c <writeManufacturerZone>:
/*! \fn     writeManufacturerZone(uint8_t* buffer)
*   \brief  Write in the manufacturer zone (security mode 1 - Authenticated!)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*/
void writeManufacturerZone(uint8_t* buffer)
{
   8082c:	b508      	push	{r3, lr}
    writeSMC(1424, 16, buffer);
   8082e:	4602      	mov	r2, r0
   80830:	2110      	movs	r1, #16
   80832:	f44f 60b2 	mov.w	r0, #1424	; 0x590
   80836:	4b01      	ldr	r3, [pc, #4]	; (8083c <writeManufacturerZone+0x10>)
   80838:	4798      	blx	r3
   8083a:	bd08      	pop	{r3, pc}
   8083c:	00080d9d 	.word	0x00080d9d

00080840 <writeManufacturerFuse>:

/*! \fn     writeManufacturerFuse(void)
*   \brief  Write manufacturer fuse, controlling access to the MFZ
*/
void writeManufacturerFuse(void)
{
   80840:	b508      	push	{r3, lr}
    blowFuse(MAN_FUSE);
   80842:	2000      	movs	r0, #0
   80844:	4b01      	ldr	r3, [pc, #4]	; (8084c <writeManufacturerFuse+0xc>)
   80846:	4798      	blx	r3
   80848:	bd08      	pop	{r3, pc}
   8084a:	bf00      	nop
   8084c:	00080bc1 	.word	0x00080bc1

00080850 <write_issuers_fuse>:

/*! \fn     write_issuers_fuse(void)
*   \brief  Write issuers fuse, setting the AT88SC102 into Security Mode 2, we need to be authenticated here
*/
void write_issuers_fuse(void)
{
   80850:	b508      	push	{r3, lr}
    blowFuse(ISSUER_FUSE);
   80852:	2002      	movs	r0, #2
   80854:	4b01      	ldr	r3, [pc, #4]	; (8085c <write_issuers_fuse+0xc>)
   80856:	4798      	blx	r3
   80858:	bd08      	pop	{r3, pc}
   8085a:	bf00      	nop
   8085c:	00080bc1 	.word	0x00080bc1

00080860 <write_ec2en_fuse>:

/*! \fn     write_ec2en_fuse(void)
*   \brief  Write ec2en fuse, to be done before blowing issuer fuse
*/
void write_ec2en_fuse(void)
{
   80860:	b508      	push	{r3, lr}
    blowFuse(EC2EN_FUSE);
   80862:	2001      	movs	r0, #1
   80864:	4b01      	ldr	r3, [pc, #4]	; (8086c <write_ec2en_fuse+0xc>)
   80866:	4798      	blx	r3
   80868:	bd08      	pop	{r3, pc}
   8086a:	bf00      	nop
   8086c:	00080bc1 	.word	0x00080bc1

00080870 <checkSecurityMode2>:
/*! \fn     checkSecurityMode2(void)
*   \brief  Check that the smartcard is in mode two by trying to write his manufacturer zone
*   \return Success status
*/
RET_TYPE checkSecurityMode2(void)
{
   80870:	b510      	push	{r4, lr}
   80872:	b082      	sub	sp, #8
    uint16_t manZoneRead, temp_uint;
    
    // Read manufacturer zone, set temp_uint to its opposite
    readManufacturerZone((uint8_t*)&manZoneRead);
   80874:	f10d 0006 	add.w	r0, sp, #6
   80878:	4c0b      	ldr	r4, [pc, #44]	; (808a8 <checkSecurityMode2+0x38>)
   8087a:	47a0      	blx	r4
    temp_uint = ~manZoneRead;
   8087c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80880:	43db      	mvns	r3, r3
   80882:	a802      	add	r0, sp, #8
   80884:	f820 3d04 	strh.w	r3, [r0, #-4]!
    
    // Perform test write
    writeManufacturerZone((uint8_t*)&temp_uint);
   80888:	4b08      	ldr	r3, [pc, #32]	; (808ac <checkSecurityMode2+0x3c>)
   8088a:	4798      	blx	r3
    readManufacturerZone((uint8_t*)&manZoneRead);
   8088c:	f10d 0006 	add.w	r0, sp, #6
   80890:	47a0      	blx	r4
    
    if (temp_uint != manZoneRead)
   80892:	f8bd 0004 	ldrh.w	r0, [sp, #4]
   80896:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    } 
    else
    {
        return RETURN_NOK;
    }
}
   8089a:	4298      	cmp	r0, r3
   8089c:	f04f 30ff 	mov.w	r0, #4294967295
   808a0:	bf18      	it	ne
   808a2:	2000      	movne	r0, #0
   808a4:	b002      	add	sp, #8
   808a6:	bd10      	pop	{r4, pc}
   808a8:	00080815 	.word	0x00080815
   808ac:	0008082d 	.word	0x0008082d

000808b0 <writeSecurityCode>:
/*! \fn     writeSecurityCode(uint16_t* code)
*   \brief  Write a new security code (security mode 1&2 - Authenticated!)
*   \param  code  The pin code
*/
void writeSecurityCode(volatile uint16_t* code)
{
   808b0:	b510      	push	{r4, lr}
   808b2:	4604      	mov	r4, r0
    *code = swap16(*code);
   808b4:	8803      	ldrh	r3, [r0, #0]
   808b6:	8802      	ldrh	r2, [r0, #0]
   808b8:	b292      	uxth	r2, r2
   808ba:	f3c3 2307 	ubfx	r3, r3, #8, #8
   808be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   808c2:	b29b      	uxth	r3, r3
   808c4:	8003      	strh	r3, [r0, #0]
    writeSMC(80, 16, (uint8_t*)code);
   808c6:	4602      	mov	r2, r0
   808c8:	2110      	movs	r1, #16
   808ca:	2050      	movs	r0, #80	; 0x50
   808cc:	4b05      	ldr	r3, [pc, #20]	; (808e4 <writeSecurityCode+0x34>)
   808ce:	4798      	blx	r3
    *code = swap16(*code);
   808d0:	8823      	ldrh	r3, [r4, #0]
   808d2:	8822      	ldrh	r2, [r4, #0]
   808d4:	b292      	uxth	r2, r2
   808d6:	f3c3 2307 	ubfx	r3, r3, #8, #8
   808da:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   808de:	b29b      	uxth	r3, r3
   808e0:	8023      	strh	r3, [r4, #0]
   808e2:	bd10      	pop	{r4, pc}
   808e4:	00080d9d 	.word	0x00080d9d

000808e8 <resetBlankCard>:
{
   808e8:	b500      	push	{lr}
   808ea:	b083      	sub	sp, #12
    uint16_t default_pin = SMARTCARD_FACTORY_PIN;
   808ec:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
   808f0:	f8ad 3006 	strh.w	r3, [sp, #6]
    uint8_t data_buffer[2] = {0xFF, 0xFF};
   808f4:	4b08      	ldr	r3, [pc, #32]	; (80918 <resetBlankCard+0x30>)
   808f6:	881b      	ldrh	r3, [r3, #0]
   808f8:	aa02      	add	r2, sp, #8
   808fa:	f822 3d04 	strh.w	r3, [r2, #-4]!
    writeSMC(1441, 1, data_buffer);
   808fe:	2101      	movs	r1, #1
   80900:	f240 50a1 	movw	r0, #1441	; 0x5a1
   80904:	4b05      	ldr	r3, [pc, #20]	; (8091c <resetBlankCard+0x34>)
   80906:	4798      	blx	r3
    writeSecurityCode(&default_pin);
   80908:	f10d 0006 	add.w	r0, sp, #6
   8090c:	4b04      	ldr	r3, [pc, #16]	; (80920 <resetBlankCard+0x38>)
   8090e:	4798      	blx	r3
}
   80910:	b003      	add	sp, #12
   80912:	f85d fb04 	ldr.w	pc, [sp], #4
   80916:	bf00      	nop
   80918:	0008d7bc 	.word	0x0008d7bc
   8091c:	00080d9d 	.word	0x00080d9d
   80920:	000808b1 	.word	0x000808b1

00080924 <setAuthenticatedReadWriteAccessToZone1and2>:

/*! \fn     setAuthenticatedReadWriteAccessToZone1and2(void)
*   \brief  Function called to only allow reads and writes to the application zone 1 & 2 when authenticated
*/
void setAuthenticatedReadWriteAccessToZone1and2(void)
{
   80924:	b510      	push	{r4, lr}
   80926:	b082      	sub	sp, #8
    uint8_t temp_buffer[2] = {0x80, 0x00};
   80928:	2380      	movs	r3, #128	; 0x80
   8092a:	f88d 3004 	strb.w	r3, [sp, #4]
   8092e:	2300      	movs	r3, #0
   80930:	f88d 3005 	strb.w	r3, [sp, #5]
    // Set P1 to 1 to allow write, remove R1 to prevent non authenticated reads
    writeSMC(176, 16, temp_buffer);
   80934:	aa01      	add	r2, sp, #4
   80936:	2110      	movs	r1, #16
   80938:	20b0      	movs	r0, #176	; 0xb0
   8093a:	4c04      	ldr	r4, [pc, #16]	; (8094c <setAuthenticatedReadWriteAccessToZone1and2+0x28>)
   8093c:	47a0      	blx	r4
    // Set P2 to 1 to allow write, remove R2 to prevent non authenticated reads
    writeSMC(736, 16, temp_buffer);
   8093e:	aa01      	add	r2, sp, #4
   80940:	2110      	movs	r1, #16
   80942:	f44f 7038 	mov.w	r0, #736	; 0x2e0
   80946:	47a0      	blx	r4
}
   80948:	b002      	add	sp, #8
   8094a:	bd10      	pop	{r4, pc}
   8094c:	00080d9d 	.word	0x00080d9d

00080950 <transformBlankCardIntoMooltipass>:
{
   80950:	b510      	push	{r4, lr}
   80952:	b086      	sub	sp, #24
    uint16_t default_pin = SMARTCARD_DEFAULT_PIN;
   80954:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
   80958:	f8ad 3002 	strh.w	r3, [sp, #2]
    if (checkSecurityMode2() == RETURN_OK)
   8095c:	4b13      	ldr	r3, [pc, #76]	; (809ac <transformBlankCardIntoMooltipass+0x5c>)
   8095e:	4798      	blx	r3
   80960:	b300      	cbz	r0, 809a4 <transformBlankCardIntoMooltipass+0x54>
    resetBlankCard();
   80962:	4b13      	ldr	r3, [pc, #76]	; (809b0 <transformBlankCardIntoMooltipass+0x60>)
   80964:	4798      	blx	r3
    writeSecurityCode(&default_pin);
   80966:	f10d 0002 	add.w	r0, sp, #2
   8096a:	4b12      	ldr	r3, [pc, #72]	; (809b4 <transformBlankCardIntoMooltipass+0x64>)
   8096c:	4798      	blx	r3
    strcpy((char*)temp_buffer, "limpkin");
   8096e:	ac01      	add	r4, sp, #4
   80970:	4b11      	ldr	r3, [pc, #68]	; (809b8 <transformBlankCardIntoMooltipass+0x68>)
   80972:	e893 0003 	ldmia.w	r3, {r0, r1}
   80976:	e884 0003 	stmia.w	r4, {r0, r1}
    writeIssuerZone(temp_buffer);
   8097a:	4620      	mov	r0, r4
   8097c:	4b0f      	ldr	r3, [pc, #60]	; (809bc <transformBlankCardIntoMooltipass+0x6c>)
   8097e:	4798      	blx	r3
    *temp_buf16 = swap16(2014);
   80980:	f64d 6307 	movw	r3, #56839	; 0xde07
   80984:	f8ad 3004 	strh.w	r3, [sp, #4]
    writeManufacturerZone(temp_buffer);
   80988:	4620      	mov	r0, r4
   8098a:	4b0d      	ldr	r3, [pc, #52]	; (809c0 <transformBlankCardIntoMooltipass+0x70>)
   8098c:	4798      	blx	r3
    setAuthenticatedReadWriteAccessToZone1and2();
   8098e:	4b0d      	ldr	r3, [pc, #52]	; (809c4 <transformBlankCardIntoMooltipass+0x74>)
   80990:	4798      	blx	r3
    writeManufacturerFuse();
   80992:	4b0d      	ldr	r3, [pc, #52]	; (809c8 <transformBlankCardIntoMooltipass+0x78>)
   80994:	4798      	blx	r3
    write_ec2en_fuse();
   80996:	4b0d      	ldr	r3, [pc, #52]	; (809cc <transformBlankCardIntoMooltipass+0x7c>)
   80998:	4798      	blx	r3
    write_issuers_fuse();
   8099a:	4b0d      	ldr	r3, [pc, #52]	; (809d0 <transformBlankCardIntoMooltipass+0x80>)
   8099c:	4798      	blx	r3
    return RETURN_OK;
   8099e:	2000      	movs	r0, #0
}
   809a0:	b006      	add	sp, #24
   809a2:	bd10      	pop	{r4, pc}
        return RETURN_NOK;
   809a4:	f04f 30ff 	mov.w	r0, #4294967295
   809a8:	e7fa      	b.n	809a0 <transformBlankCardIntoMooltipass+0x50>
   809aa:	bf00      	nop
   809ac:	00080871 	.word	0x00080871
   809b0:	000808e9 	.word	0x000808e9
   809b4:	000808b1 	.word	0x000808b1
   809b8:	0008d7c0 	.word	0x0008d7c0
   809bc:	000807bd 	.word	0x000807bd
   809c0:	0008082d 	.word	0x0008082d
   809c4:	00080925 	.word	0x00080925
   809c8:	00080841 	.word	0x00080841
   809cc:	00080861 	.word	0x00080861
   809d0:	00080851 	.word	0x00080851

000809d4 <getNumberOfSecurityCodeTriesLeft>:
/*! \fn     getNumberOfSecurityCodeTriesLeft(void)
*   \brief  Get the number of security code tries left
*   \return Number of tries left
*/
uint8_t getNumberOfSecurityCodeTriesLeft(void)
{
   809d4:	b500      	push	{lr}
   809d6:	b083      	sub	sp, #12
    uint8_t temp_buffer[2];
    uint8_t return_val = 0;
    uint8_t i;

    readSecurityCodeAttemptsCounters(temp_buffer);
   809d8:	a801      	add	r0, sp, #4
   809da:	4b09      	ldr	r3, [pc, #36]	; (80a00 <getNumberOfSecurityCodeTriesLeft+0x2c>)
   809dc:	4798      	blx	r3
    for(i = 0; i < 4; i++)
    {
        if ((temp_buffer[0] >> (4+i)) & 0x01)
   809de:	f89d 1004 	ldrb.w	r1, [sp, #4]
   809e2:	2304      	movs	r3, #4
    uint8_t return_val = 0;
   809e4:	2000      	movs	r0, #0
        if ((temp_buffer[0] >> (4+i)) & 0x01)
   809e6:	fa41 f203 	asr.w	r2, r1, r3
   809ea:	f012 0f01 	tst.w	r2, #1
        {
            return_val++;
   809ee:	bf1c      	itt	ne
   809f0:	3001      	addne	r0, #1
   809f2:	b2c0      	uxtbne	r0, r0
   809f4:	3301      	adds	r3, #1
    for(i = 0; i < 4; i++)
   809f6:	2b08      	cmp	r3, #8
   809f8:	d1f5      	bne.n	809e6 <getNumberOfSecurityCodeTriesLeft+0x12>
        }
    }

    return return_val;
}
   809fa:	b003      	add	sp, #12
   809fc:	f85d fb04 	ldr.w	pc, [sp], #4
   80a00:	000807d1 	.word	0x000807d1

00080a04 <smartcardHPulseDelay>:

/*! \fn     smartcardHPulseDelay(void)
*   \brief  2us half pulse delay, specified by datasheet (min 3.3us/2)
*/
void smartcardHPulseDelay(void)
{
   80a04:	b508      	push	{r3, lr}
    delay_us(2);
   80a06:	200e      	movs	r0, #14
   80a08:	4b01      	ldr	r3, [pc, #4]	; (80a10 <smartcardHPulseDelay+0xc>)
   80a0a:	4798      	blx	r3
   80a0c:	bd08      	pop	{r3, pc}
   80a0e:	bf00      	nop
   80a10:	20000089 	.word	0x20000089

00080a14 <smartcardPowerDelay>:

/*! \fn     smartcardPowerDelay(void)
*   \brief  Delay to let the card come online/offline
*/
void smartcardPowerDelay(void)
{
   80a14:	b508      	push	{r3, lr}
    delay_ms(130);
   80a16:	4802      	ldr	r0, [pc, #8]	; (80a20 <smartcardPowerDelay+0xc>)
   80a18:	4b02      	ldr	r3, [pc, #8]	; (80a24 <smartcardPowerDelay+0x10>)
   80a1a:	4798      	blx	r3
   80a1c:	bd08      	pop	{r3, pc}
   80a1e:	bf00      	nop
   80a20:	000d9a25 	.word	0x000d9a25
   80a24:	20000089 	.word	0x20000089

00080a28 <clockPulseSMC>:

/*! \fn     clockPulseSMC(void)
*   \brief  Send a 4us H->L clock pulse (datasheet: min 3.3us)
*/
void clockPulseSMC(void)
{
   80a28:	b570      	push	{r4, r5, r6, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a2a:	4d04      	ldr	r5, [pc, #16]	; (80a3c <clockPulseSMC+0x14>)
   80a2c:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
   80a30:	632e      	str	r6, [r5, #48]	; 0x30
	scard_sck_high();
	smartcardHPulseDelay();
   80a32:	4c03      	ldr	r4, [pc, #12]	; (80a40 <clockPulseSMC+0x18>)
   80a34:	47a0      	blx	r4
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80a36:	636e      	str	r6, [r5, #52]	; 0x34
	scard_sck_low();
	smartcardHPulseDelay();
   80a38:	47a0      	blx	r4
   80a3a:	bd70      	pop	{r4, r5, r6, pc}
   80a3c:	400e0c00 	.word	0x400e0c00
   80a40:	00080a05 	.word	0x00080a05

00080a44 <invertedClockPulseSMC>:

/*! \fn     invertedClockPulseSMC(void)
*   \brief  Send a 4us L->H clock pulse (datasheet: min 3.3us)
*/
void invertedClockPulseSMC(void)
{
   80a44:	b570      	push	{r4, r5, r6, lr}
   80a46:	4d04      	ldr	r5, [pc, #16]	; (80a58 <invertedClockPulseSMC+0x14>)
   80a48:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
   80a4c:	636e      	str	r6, [r5, #52]	; 0x34
	scard_sck_low();
	smartcardHPulseDelay();
   80a4e:	4c03      	ldr	r4, [pc, #12]	; (80a5c <invertedClockPulseSMC+0x18>)
   80a50:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a52:	632e      	str	r6, [r5, #48]	; 0x30
	scard_sck_high();
	smartcardHPulseDelay();
   80a54:	47a0      	blx	r4
   80a56:	bd70      	pop	{r4, r5, r6, pc}
   80a58:	400e0c00 	.word	0x400e0c00
   80a5c:	00080a05 	.word	0x00080a05

00080a60 <clearPgmRstSignals>:

/*! \fn     clearPgmRstSignals(void)
*   \brief  Clear PGM / RST signal for normal operation mode
*/
void clearPgmRstSignals(void)
{
   80a60:	b510      	push	{r4, lr}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80a62:	4b04      	ldr	r3, [pc, #16]	; (80a74 <clearPgmRstSignals+0x14>)
   80a64:	2220      	movs	r2, #32
   80a66:	635a      	str	r2, [r3, #52]	; 0x34
   80a68:	2208      	movs	r2, #8
   80a6a:	635a      	str	r2, [r3, #52]	; 0x34
	scard_pgm_low();
	scard_rst_low();
    smartcardHPulseDelay();
   80a6c:	4c02      	ldr	r4, [pc, #8]	; (80a78 <clearPgmRstSignals+0x18>)
   80a6e:	47a0      	blx	r4
	smartcardHPulseDelay();
   80a70:	47a0      	blx	r4
   80a72:	bd10      	pop	{r4, pc}
   80a74:	400e0c00 	.word	0x400e0c00
   80a78:	00080a05 	.word	0x00080a05

00080a7c <setPgmRstSignals>:

/*! \fn     setPgmRstSignals(void)
*   \brief  Set PGM / RST signal for standby mode
*/
void setPgmRstSignals(void)
{
   80a7c:	b508      	push	{r3, lr}
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a7e:	4b04      	ldr	r3, [pc, #16]	; (80a90 <setPgmRstSignals+0x14>)
   80a80:	2208      	movs	r2, #8
   80a82:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80a84:	2220      	movs	r2, #32
   80a86:	635a      	str	r2, [r3, #52]	; 0x34
	scard_rst_high();
	scard_pgm_low();
    smartcardHPulseDelay();
   80a88:	4b02      	ldr	r3, [pc, #8]	; (80a94 <setPgmRstSignals+0x18>)
   80a8a:	4798      	blx	r3
   80a8c:	bd08      	pop	{r3, pc}
   80a8e:	bf00      	nop
   80a90:	400e0c00 	.word	0x400e0c00
   80a94:	00080a05 	.word	0x00080a05

00080a98 <performLowLevelWriteNErase>:
/*! \fn     performLowLevelWriteNErase(uint8_t is_write)
*   \brief  Perform a write or erase operation on the smart card
*   \param  is_write    Boolean to indicate if it is a write
*/
void performLowLevelWriteNErase(uint8_t is_write)
{
   80a98:	b570      	push	{r4, r5, r6, lr}
   80a9a:	4604      	mov	r4, r0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a9c:	2220      	movs	r2, #32
   80a9e:	4b11      	ldr	r3, [pc, #68]	; (80ae4 <performLowLevelWriteNErase+0x4c>)
   80aa0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Set programming control signal */
	scard_pgm_high();
    smartcardHPulseDelay();
   80aa2:	4b11      	ldr	r3, [pc, #68]	; (80ae8 <performLowLevelWriteNErase+0x50>)
   80aa4:	4798      	blx	r3

    /* Set data according to write / erase */
    if (is_write != FALSE)
   80aa6:	b9bc      	cbnz	r4, 80ad8 <performLowLevelWriteNErase+0x40>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80aa8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80aac:	4b0d      	ldr	r3, [pc, #52]	; (80ae4 <performLowLevelWriteNErase+0x4c>)
   80aae:	635a      	str	r2, [r3, #52]	; 0x34
    }
    else
    {
		scard_io_low();
    }
    smartcardHPulseDelay();
   80ab0:	4c0d      	ldr	r4, [pc, #52]	; (80ae8 <performLowLevelWriteNErase+0x50>)
   80ab2:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80ab4:	4d0b      	ldr	r5, [pc, #44]	; (80ae4 <performLowLevelWriteNErase+0x4c>)
   80ab6:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
   80aba:	632e      	str	r6, [r5, #48]	; 0x30

    /* Set clock */
	scard_sck_high();
    smartcardHPulseDelay();
   80abc:	47a0      	blx	r4
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80abe:	2320      	movs	r3, #32
   80ac0:	636b      	str	r3, [r5, #52]	; 0x34
    delay_ms(4);
   80ac2:	f646 3025 	movw	r0, #27429	; 0x6b25
   80ac6:	4b09      	ldr	r3, [pc, #36]	; (80aec <performLowLevelWriteNErase+0x54>)
   80ac8:	4798      	blx	r3
   80aca:	636e      	str	r6, [r5, #52]	; 0x34
    scard_pgm_low();
    smartcardTchpDelay();

    /* Release clock */
    scard_sck_low();
    smartcardHPulseDelay();
   80acc:	47a0      	blx	r4
   80ace:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80ad2:	636b      	str	r3, [r5, #52]	; 0x34

    /* Release data */
    scard_io_low();
    smartcardHPulseDelay();
   80ad4:	47a0      	blx	r4
   80ad6:	bd70      	pop	{r4, r5, r6, pc}
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80ad8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80adc:	4b01      	ldr	r3, [pc, #4]	; (80ae4 <performLowLevelWriteNErase+0x4c>)
   80ade:	631a      	str	r2, [r3, #48]	; 0x30
   80ae0:	e7e6      	b.n	80ab0 <performLowLevelWriteNErase+0x18>
   80ae2:	bf00      	nop
   80ae4:	400e0c00 	.word	0x400e0c00
   80ae8:	00080a05 	.word	0x00080a05
   80aec:	20000089 	.word	0x20000089

00080af0 <setSPIModeSMC>:

/*! \fn     setSPIModeSMC(void)
*   \brief  Activate SPI controller for the SMC
*/
void setSPIModeSMC(void)
{
   80af0:	b530      	push	{r4, r5, lr}
   80af2:	b085      	sub	sp, #20
	usart_spi_opt_t opts;
	
	opts.baudrate = 125000;
   80af4:	4b12      	ldr	r3, [pc, #72]	; (80b40 <setSPIModeSMC+0x50>)
   80af6:	9300      	str	r3, [sp, #0]
	opts.char_length = US_MR_CHRL_8_BIT;
   80af8:	23c0      	movs	r3, #192	; 0xc0
   80afa:	9301      	str	r3, [sp, #4]
	opts.channel_mode = US_MR_CHMODE_NORMAL;
   80afc:	2300      	movs	r3, #0
   80afe:	9303      	str	r3, [sp, #12]
	opts.spi_mode = SPI_MODE_0;
   80b00:	9302      	str	r3, [sp, #8]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80b02:	200f      	movs	r0, #15
   80b04:	4b0f      	ldr	r3, [pc, #60]	; (80b44 <setSPIModeSMC+0x54>)
   80b06:	4798      	blx	r3
	
	sysclk_enable_peripheral_clock(SCARD_USART_ID);
	usart_init_spi_master(SCARD_USART, &opts ,sysclk_get_cpu_hz());
   80b08:	4c0f      	ldr	r4, [pc, #60]	; (80b48 <setSPIModeSMC+0x58>)
   80b0a:	4a10      	ldr	r2, [pc, #64]	; (80b4c <setSPIModeSMC+0x5c>)
   80b0c:	4669      	mov	r1, sp
   80b0e:	4620      	mov	r0, r4
   80b10:	4b0f      	ldr	r3, [pc, #60]	; (80b50 <setSPIModeSMC+0x60>)
   80b12:	4798      	blx	r3
	gpio_configure_pin(SCARD_IOTX_IDX, PIO_PERIPH_A);
   80b14:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b18:	2016      	movs	r0, #22
   80b1a:	4d0e      	ldr	r5, [pc, #56]	; (80b54 <setSPIModeSMC+0x64>)
   80b1c:	47a8      	blx	r5
	gpio_configure_pin(SCARD_IORX_IDX, PIO_PERIPH_A);
   80b1e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b22:	2017      	movs	r0, #23
   80b24:	47a8      	blx	r5
	gpio_configure_pin(SCARD_SCK_IDX, SCK_PERIPH);
   80b26:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b2a:	2019      	movs	r0, #25
   80b2c:	47a8      	blx	r5
	
	usart_enable_rx(SCARD_USART);
   80b2e:	4620      	mov	r0, r4
   80b30:	4b09      	ldr	r3, [pc, #36]	; (80b58 <setSPIModeSMC+0x68>)
   80b32:	4798      	blx	r3
	usart_enable_tx(SCARD_USART);
   80b34:	4620      	mov	r0, r4
   80b36:	4b09      	ldr	r3, [pc, #36]	; (80b5c <setSPIModeSMC+0x6c>)
   80b38:	4798      	blx	r3
	
}
   80b3a:	b005      	add	sp, #20
   80b3c:	bd30      	pop	{r4, r5, pc}
   80b3e:	bf00      	nop
   80b40:	0001e848 	.word	0x0001e848
   80b44:	00085249 	.word	0x00085249
   80b48:	40098000 	.word	0x40098000
   80b4c:	05b8d800 	.word	0x05b8d800
   80b50:	00086b9d 	.word	0x00086b9d
   80b54:	00084ef5 	.word	0x00084ef5
   80b58:	00086d11 	.word	0x00086d11
   80b5c:	00086d01 	.word	0x00086d01

00080b60 <setBBModeAndPgmRstSMC>:

/*! \fn     setBBModeAndPgmRstSMC(void)
*   \brief  Switch to big banging, and clear pgm/rst signal for normal operation
*/
void setBBModeAndPgmRstSMC(void)
{
   80b60:	b510      	push	{r4, lr}
    /* Deactivate SPI port */
    usart_disable_rx(SCARD_USART);
   80b62:	4c10      	ldr	r4, [pc, #64]	; (80ba4 <setBBModeAndPgmRstSMC+0x44>)
   80b64:	4620      	mov	r0, r4
   80b66:	4b10      	ldr	r3, [pc, #64]	; (80ba8 <setBBModeAndPgmRstSMC+0x48>)
   80b68:	4798      	blx	r3
	usart_disable_tx(SCARD_USART);
   80b6a:	4620      	mov	r0, r4
   80b6c:	4b0f      	ldr	r3, [pc, #60]	; (80bac <setBBModeAndPgmRstSMC+0x4c>)
   80b6e:	4798      	blx	r3

    /* Clock & data low */
	gpio_configure_pin(SCARD_IOTX_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80b70:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80b74:	2016      	movs	r0, #22
   80b76:	4c0e      	ldr	r4, [pc, #56]	; (80bb0 <setBBModeAndPgmRstSMC+0x50>)
   80b78:	47a0      	blx	r4
	gpio_configure_pin(SCARD_IORX_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80b7a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80b7e:	2017      	movs	r0, #23
   80b80:	47a0      	blx	r4
	gpio_configure_pin(SCARD_SCK_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80b82:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80b86:	2019      	movs	r0, #25
   80b88:	47a0      	blx	r4
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80b8a:	4b0a      	ldr	r3, [pc, #40]	; (80bb4 <setBBModeAndPgmRstSMC+0x54>)
   80b8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80b90:	635a      	str	r2, [r3, #52]	; 0x34
   80b92:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80b96:	635a      	str	r2, [r3, #52]	; 0x34
    scard_sck_low();
    scard_io_low();
	
    smartcardHPulseDelay();
   80b98:	4b07      	ldr	r3, [pc, #28]	; (80bb8 <setBBModeAndPgmRstSMC+0x58>)
   80b9a:	4798      	blx	r3

    /* Clear PGM and RST signals */
    clearPgmRstSignals();
   80b9c:	4b07      	ldr	r3, [pc, #28]	; (80bbc <setBBModeAndPgmRstSMC+0x5c>)
   80b9e:	4798      	blx	r3
   80ba0:	bd10      	pop	{r4, pc}
   80ba2:	bf00      	nop
   80ba4:	40098000 	.word	0x40098000
   80ba8:	00086d17 	.word	0x00086d17
   80bac:	00086d07 	.word	0x00086d07
   80bb0:	00084ef5 	.word	0x00084ef5
   80bb4:	400e0c00 	.word	0x400e0c00
   80bb8:	00080a05 	.word	0x00080a05
   80bbc:	00080a61 	.word	0x00080a61

00080bc0 <blowFuse>:
/*! \fn     blowFuse(uint8_t fuse_name)
*   \brief  Blow the manufacturer or issuer fuse
*   \param  fuse_name    Which fuse to blow
*/
void blowFuse(uint8_t fuse_name)
{
   80bc0:	b538      	push	{r3, r4, r5, lr}
    uint16_t i;

    /* Set the index to write */
    if (fuse_name == MAN_FUSE)
   80bc2:	b130      	cbz	r0, 80bd2 <blowFuse+0x12>
    {
        i = 1460;
    }
    else if (fuse_name == ISSUER_FUSE)
   80bc4:	2802      	cmp	r0, #2
   80bc6:	d019      	beq.n	80bfc <blowFuse+0x3c>
    {
        i = 1560;
    }
    else if (fuse_name == EC2EN_FUSE)
   80bc8:	2801      	cmp	r0, #1
   80bca:	d01a      	beq.n	80c02 <blowFuse+0x42>
    {
        i = 0;
    }

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   80bcc:	4b0e      	ldr	r3, [pc, #56]	; (80c08 <blowFuse+0x48>)
   80bce:	4798      	blx	r3
   80bd0:	e009      	b.n	80be6 <blowFuse+0x26>
        i = 1460;
   80bd2:	f240 54b4 	movw	r4, #1460	; 0x5b4
    setBBModeAndPgmRstSMC();
   80bd6:	4b0c      	ldr	r3, [pc, #48]	; (80c08 <blowFuse+0x48>)
   80bd8:	4798      	blx	r3

    /* Get to the good index */
    while(i--)clockPulseSMC();
   80bda:	4d0c      	ldr	r5, [pc, #48]	; (80c0c <blowFuse+0x4c>)
   80bdc:	47a8      	blx	r5
   80bde:	3c01      	subs	r4, #1
   80be0:	b2a4      	uxth	r4, r4
   80be2:	2c00      	cmp	r4, #0
   80be4:	d1fa      	bne.n	80bdc <blowFuse+0x1c>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80be6:	2208      	movs	r2, #8
   80be8:	4b09      	ldr	r3, [pc, #36]	; (80c10 <blowFuse+0x50>)
   80bea:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set RST signal */
	scard_rst_high();

    /* Perform a write */
    performLowLevelWriteNErase(TRUE);
   80bec:	2001      	movs	r0, #1
   80bee:	4b09      	ldr	r3, [pc, #36]	; (80c14 <blowFuse+0x54>)
   80bf0:	4798      	blx	r3

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80bf2:	4b09      	ldr	r3, [pc, #36]	; (80c18 <blowFuse+0x58>)
   80bf4:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   80bf6:	4b09      	ldr	r3, [pc, #36]	; (80c1c <blowFuse+0x5c>)
   80bf8:	4798      	blx	r3
}
   80bfa:	bd38      	pop	{r3, r4, r5, pc}
        i = 1560;
   80bfc:	f44f 64c3 	mov.w	r4, #1560	; 0x618
   80c00:	e7e9      	b.n	80bd6 <blowFuse+0x16>
        i = 1529;
   80c02:	f240 54f9 	movw	r4, #1529	; 0x5f9
   80c06:	e7e6      	b.n	80bd6 <blowFuse+0x16>
   80c08:	00080b61 	.word	0x00080b61
   80c0c:	00080a29 	.word	0x00080a29
   80c10:	400e0c00 	.word	0x400e0c00
   80c14:	00080a99 	.word	0x00080a99
   80c18:	00080a7d 	.word	0x00080a7d
   80c1c:	00080af1 	.word	0x00080af1

00080c20 <securityValidationSMC>:
*   \brief  Check security code
*   \param  code    The code
*   \return success_status (see card_detect_return_t)
*/
RET_TYPE securityValidationSMC(uint16_t code, uint8_t reset_after_send)
{
   80c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80c24:	4607      	mov	r7, r0
   80c26:	460e      	mov	r6, r1
    RET_TYPE return_val = RETURN_PIN_NOK_0;
    uint8_t temp_bool;
    uint16_t i;

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   80c28:	4b53      	ldr	r3, [pc, #332]	; (80d78 <securityValidationSMC+0x158>)
   80c2a:	4798      	blx	r3
   80c2c:	2450      	movs	r4, #80	; 0x50

    /* Get to the SC */
    for(i = 0; i < 80; i++)
        invertedClockPulseSMC();
   80c2e:	4d53      	ldr	r5, [pc, #332]	; (80d7c <securityValidationSMC+0x15c>)
   80c30:	47a8      	blx	r5
   80c32:	3c01      	subs	r4, #1
   80c34:	b2a4      	uxth	r4, r4
    for(i = 0; i < 80; i++)
   80c36:	2c00      	cmp	r4, #0
   80c38:	d1fa      	bne.n	80c30 <securityValidationSMC+0x10>
   80c3a:	2210      	movs	r2, #16
   80c3c:	4b50      	ldr	r3, [pc, #320]	; (80d80 <securityValidationSMC+0x160>)
   80c3e:	631a      	str	r2, [r3, #48]	; 0x30

	scard_aux1_high();	

    /* Clock is at high level now, as input must be switched during this time */
    /* Enter the SC */
    smartcardHPulseDelay();
   80c40:	4b50      	ldr	r3, [pc, #320]	; (80d84 <securityValidationSMC+0x164>)
   80c42:	4798      	blx	r3
   80c44:	240f      	movs	r4, #15
   80c46:	f8df 9138 	ldr.w	r9, [pc, #312]	; 80d80 <securityValidationSMC+0x160>
        }
        else
        {
            scard_io_high();
        }
        smartcardHPulseDelay();
   80c4a:	f8df 8138 	ldr.w	r8, [pc, #312]	; 80d84 <securityValidationSMC+0x164>

        /* Inverted clock pulse */
        invertedClockPulseSMC();
   80c4e:	4d4b      	ldr	r5, [pc, #300]	; (80d7c <securityValidationSMC+0x15c>)
        if (((code >> (15-i)) & 0x0001) != 0x0000)
   80c50:	fa47 f304 	asr.w	r3, r7, r4
   80c54:	f013 0f01 	tst.w	r3, #1
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80c58:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80c5c:	bf14      	ite	ne
   80c5e:	f8c9 3034 	strne.w	r3, [r9, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80c62:	f8c9 3030 	streq.w	r3, [r9, #48]	; 0x30
        smartcardHPulseDelay();
   80c66:	47c0      	blx	r8
        invertedClockPulseSMC();
   80c68:	47a8      	blx	r5
   80c6a:	3c01      	subs	r4, #1
    for(i = 0; i < 16; i++)
   80c6c:	f1b4 3fff 	cmp.w	r4, #4294967295
   80c70:	d1ee      	bne.n	80c50 <securityValidationSMC+0x30>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80c72:	4d43      	ldr	r5, [pc, #268]	; (80d80 <securityValidationSMC+0x160>)
   80c74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80c78:	636b      	str	r3, [r5, #52]	; 0x34
    }

    /* Bring clock and data low */
    scard_sck_low();
    smartcardHPulseDelay();
   80c7a:	4c42      	ldr	r4, [pc, #264]	; (80d84 <securityValidationSMC+0x164>)
   80c7c:	47a0      	blx	r4
	smartcardHPulseDelay();
   80c7e:	47a0      	blx	r4
   80c80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80c84:	636b      	str	r3, [r5, #52]	; 0x34
    scard_io_low();
    smartcardHPulseDelay();	
   80c86:	47a0      	blx	r4
	smartcardHPulseDelay();
   80c88:	47a0      	blx	r4
	
	if (reset_after_send == 1){
   80c8a:	2e01      	cmp	r6, #1
   80c8c:	d003      	beq.n	80c96 <securityValidationSMC+0x76>
   80c8e:	2400      	movs	r4, #0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80c90:	4d3b      	ldr	r5, [pc, #236]	; (80d80 <securityValidationSMC+0x160>)
            temp_bool = FALSE;
        }
        else
        {
            /* Clock pulse */
            clockPulseSMC();
   80c92:	4f3d      	ldr	r7, [pc, #244]	; (80d88 <securityValidationSMC+0x168>)
   80c94:	e050      	b.n	80d38 <securityValidationSMC+0x118>
		delay_us(10);
   80c96:	2045      	movs	r0, #69	; 0x45
   80c98:	4b3c      	ldr	r3, [pc, #240]	; (80d8c <securityValidationSMC+0x16c>)
   80c9a:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80c9c:	2210      	movs	r2, #16
   80c9e:	636a      	str	r2, [r5, #52]	; 0x34
		setPgmRstSignals();
   80ca0:	4b3b      	ldr	r3, [pc, #236]	; (80d90 <securityValidationSMC+0x170>)
   80ca2:	4798      	blx	r3
		setSPIModeSMC();
   80ca4:	4b3b      	ldr	r3, [pc, #236]	; (80d94 <securityValidationSMC+0x174>)
   80ca6:	4798      	blx	r3
		return RETURN_PIN_NOK_0;
   80ca8:	2520      	movs	r5, #32
   80caa:	e060      	b.n	80d6e <securityValidationSMC+0x14e>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80cac:	4c34      	ldr	r4, [pc, #208]	; (80d80 <securityValidationSMC+0x160>)
   80cae:	2520      	movs	r5, #32
   80cb0:	6325      	str	r5, [r4, #48]	; 0x30
			    smartcardHPulseDelay();
   80cb2:	4e34      	ldr	r6, [pc, #208]	; (80d84 <securityValidationSMC+0x164>)
   80cb4:	47b0      	blx	r6
   80cb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80cba:	6323      	str	r3, [r4, #48]	; 0x30
			    smartcardHPulseDelay();
   80cbc:	47b0      	blx	r6
   80cbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80cc2:	6323      	str	r3, [r4, #48]	; 0x30
			    smartcardHPulseDelay();
   80cc4:	47b0      	blx	r6
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80cc6:	2310      	movs	r3, #16
   80cc8:	6363      	str	r3, [r4, #52]	; 0x34
				setPgmRstSignals();
   80cca:	4b31      	ldr	r3, [pc, #196]	; (80d90 <securityValidationSMC+0x170>)
   80ccc:	4798      	blx	r3
				setSPIModeSMC();
   80cce:	4b31      	ldr	r3, [pc, #196]	; (80d94 <securityValidationSMC+0x174>)
   80cd0:	4798      	blx	r3
				return RETURN_PIN_NOK_0;
   80cd2:	e04c      	b.n	80d6e <securityValidationSMC+0x14e>
			if (reset_after_send == 3){			
   80cd4:	2e03      	cmp	r6, #3
   80cd6:	d00f      	beq.n	80cf8 <securityValidationSMC+0xd8>
            performLowLevelWriteNErase(FALSE);
   80cd8:	2000      	movs	r0, #0
   80cda:	4b2f      	ldr	r3, [pc, #188]	; (80d98 <securityValidationSMC+0x178>)
   80cdc:	4798      	blx	r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80cde:	4b28      	ldr	r3, [pc, #160]	; (80d80 <securityValidationSMC+0x160>)
   80ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
            if (scard_io_read())
   80ce2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80ce6:	d110      	bne.n	80d0a <securityValidationSMC+0xea>
                if (i == 0)
   80ce8:	b1ec      	cbz	r4, 80d26 <securityValidationSMC+0x106>
                else if (i == 1)
   80cea:	2c01      	cmp	r4, #1
   80cec:	d01d      	beq.n	80d2a <securityValidationSMC+0x10a>
                else if (i == 2)
   80cee:	2c02      	cmp	r4, #2
   80cf0:	bf0c      	ite	eq
   80cf2:	2521      	moveq	r5, #33	; 0x21
   80cf4:	2520      	movne	r5, #32
   80cf6:	e009      	b.n	80d0c <securityValidationSMC+0xec>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80cf8:	2210      	movs	r2, #16
   80cfa:	4b21      	ldr	r3, [pc, #132]	; (80d80 <securityValidationSMC+0x160>)
   80cfc:	635a      	str	r2, [r3, #52]	; 0x34
				setPgmRstSignals();
   80cfe:	4b24      	ldr	r3, [pc, #144]	; (80d90 <securityValidationSMC+0x170>)
   80d00:	4798      	blx	r3
				setSPIModeSMC();
   80d02:	4b24      	ldr	r3, [pc, #144]	; (80d94 <securityValidationSMC+0x174>)
   80d04:	4798      	blx	r3
				return RETURN_PIN_NOK_0;
   80d06:	2520      	movs	r5, #32
   80d08:	e031      	b.n	80d6e <securityValidationSMC+0x14e>
                return_val = RETURN_PIN_OK;
   80d0a:	2524      	movs	r5, #36	; 0x24
            clockPulseSMC();
   80d0c:	4b1e      	ldr	r3, [pc, #120]	; (80d88 <securityValidationSMC+0x168>)
   80d0e:	4798      	blx	r3
    }

    /* If we couldn't find a spot to write, no tries left */
    if (i == 4)
    {
        return_val = RETURN_PIN_NOK_0;
   80d10:	2c04      	cmp	r4, #4
   80d12:	bf08      	it	eq
   80d14:	2520      	moveq	r5, #32
   80d16:	2210      	movs	r2, #16
   80d18:	4b19      	ldr	r3, [pc, #100]	; (80d80 <securityValidationSMC+0x160>)
   80d1a:	635a      	str	r2, [r3, #52]	; 0x34


	scard_aux1_low();

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80d1c:	4b1c      	ldr	r3, [pc, #112]	; (80d90 <securityValidationSMC+0x170>)
   80d1e:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   80d20:	4b1c      	ldr	r3, [pc, #112]	; (80d94 <securityValidationSMC+0x174>)
   80d22:	4798      	blx	r3

    return return_val;
   80d24:	e023      	b.n	80d6e <securityValidationSMC+0x14e>
                    return_val = RETURN_PIN_NOK_3;
   80d26:	2523      	movs	r5, #35	; 0x23
   80d28:	e7f0      	b.n	80d0c <securityValidationSMC+0xec>
                    return_val = RETURN_PIN_NOK_2;
   80d2a:	2522      	movs	r5, #34	; 0x22
   80d2c:	e7ee      	b.n	80d0c <securityValidationSMC+0xec>
            clockPulseSMC();
   80d2e:	47b8      	blx	r7
            i++;
   80d30:	3401      	adds	r4, #1
   80d32:	b2a4      	uxth	r4, r4
    while((temp_bool == TRUE) && (i < 4))
   80d34:	2c04      	cmp	r4, #4
   80d36:	d01d      	beq.n	80d74 <securityValidationSMC+0x154>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80d38:	6beb      	ldr	r3, [r5, #60]	; 0x3c
        if (scard_io_read())
   80d3a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80d3e:	d0f6      	beq.n	80d2e <securityValidationSMC+0x10e>
			if (reset_after_send == 2){			
   80d40:	2e02      	cmp	r6, #2
   80d42:	d0b3      	beq.n	80cac <securityValidationSMC+0x8c>
            performLowLevelWriteNErase(TRUE);
   80d44:	2001      	movs	r0, #1
   80d46:	4b14      	ldr	r3, [pc, #80]	; (80d98 <securityValidationSMC+0x178>)
   80d48:	4798      	blx	r3
            while(scard_io_read())
   80d4a:	2320      	movs	r3, #32
   80d4c:	490c      	ldr	r1, [pc, #48]	; (80d80 <securityValidationSMC+0x160>)
   80d4e:	6bca      	ldr	r2, [r1, #60]	; 0x3c
   80d50:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
   80d54:	d0be      	beq.n	80cd4 <securityValidationSMC+0xb4>
   80d56:	3b01      	subs	r3, #1
   80d58:	b29b      	uxth	r3, r3
				if(timeout == 0)
   80d5a:	2b00      	cmp	r3, #0
   80d5c:	d1f7      	bne.n	80d4e <securityValidationSMC+0x12e>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80d5e:	2210      	movs	r2, #16
   80d60:	4b07      	ldr	r3, [pc, #28]	; (80d80 <securityValidationSMC+0x160>)
   80d62:	635a      	str	r2, [r3, #52]	; 0x34
					setPgmRstSignals();
   80d64:	4b0a      	ldr	r3, [pc, #40]	; (80d90 <securityValidationSMC+0x170>)
   80d66:	4798      	blx	r3
					setSPIModeSMC();
   80d68:	4b0a      	ldr	r3, [pc, #40]	; (80d94 <securityValidationSMC+0x174>)
   80d6a:	4798      	blx	r3
					return RETURN_PIN_TIMEOUT;
   80d6c:	2525      	movs	r5, #37	; 0x25
}
   80d6e:	4628      	mov	r0, r5
   80d70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return_val = RETURN_PIN_NOK_0;
   80d74:	2520      	movs	r5, #32
   80d76:	e7ce      	b.n	80d16 <securityValidationSMC+0xf6>
   80d78:	00080b61 	.word	0x00080b61
   80d7c:	00080a45 	.word	0x00080a45
   80d80:	400e0c00 	.word	0x400e0c00
   80d84:	00080a05 	.word	0x00080a05
   80d88:	00080a29 	.word	0x00080a29
   80d8c:	20000089 	.word	0x20000089
   80d90:	00080a7d 	.word	0x00080a7d
   80d94:	00080af1 	.word	0x00080af1
   80d98:	00080a99 	.word	0x00080a99

00080d9c <writeSMC>:
*   \param  start_index_bit         Where to start writing bits
*   \param  nb_bits                 Number of bits to write
*   \param  data_to_write           Pointer to the buffer
*/
void writeSMC(uint16_t start_index_bit, uint16_t nb_bits, uint8_t* data_to_write)
{
   80d9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80da0:	4606      	mov	r6, r0
   80da2:	460f      	mov	r7, r1
   80da4:	4690      	mov	r8, r2
    uint16_t current_written_bit = 0;
    uint8_t masked_bit_to_write = 0;
    uint16_t i;

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   80da6:	4b2a      	ldr	r3, [pc, #168]	; (80e50 <writeSMC+0xb4>)
   80da8:	4798      	blx	r3

    /* Try to not erase AZ1 if EZ1 is 0xFFFFFFF... and we're writing the first bit of the AZ2 */
    if (start_index_bit >= SMARTCARD_AZ2_BIT_START)
   80daa:	f5b6 7f38 	cmp.w	r6, #736	; 0x2e0
   80dae:	d208      	bcs.n	80dc2 <writeSMC+0x26>
        }                
    }
    else
    {
        /* Get to the good index, clock pulses */
        for(i = 0; i < start_index_bit; i++)
   80db0:	b316      	cbz	r6, 80df8 <writeSMC+0x5c>
   80db2:	2400      	movs	r4, #0
        {
            clockPulseSMC();
   80db4:	4d27      	ldr	r5, [pc, #156]	; (80e54 <writeSMC+0xb8>)
   80db6:	47a8      	blx	r5
        for(i = 0; i < start_index_bit; i++)
   80db8:	3401      	adds	r4, #1
   80dba:	b2a4      	uxth	r4, r4
   80dbc:	42a6      	cmp	r6, r4
   80dbe:	d1fa      	bne.n	80db6 <writeSMC+0x1a>
   80dc0:	e01a      	b.n	80df8 <writeSMC+0x5c>
   80dc2:	f240 24df 	movw	r4, #735	; 0x2df
            clockPulseSMC();            
   80dc6:	4d23      	ldr	r5, [pc, #140]	; (80e54 <writeSMC+0xb8>)
   80dc8:	47a8      	blx	r5
   80dca:	3c01      	subs	r4, #1
   80dcc:	b2a4      	uxth	r4, r4
        for(i = 0; i < SMARTCARD_AZ2_BIT_START - 1; i++)
   80dce:	2c00      	cmp	r4, #0
   80dd0:	d1fa      	bne.n	80dc8 <writeSMC+0x2c>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80dd2:	4c21      	ldr	r4, [pc, #132]	; (80e58 <writeSMC+0xbc>)
   80dd4:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
   80dd8:	6325      	str	r5, [r4, #48]	; 0x30
        clockPulseSMC();
   80dda:	4b1e      	ldr	r3, [pc, #120]	; (80e54 <writeSMC+0xb8>)
   80ddc:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80dde:	6365      	str	r5, [r4, #52]	; 0x34
        for(i = 0; i < (start_index_bit - SMARTCARD_AZ2_BIT_START); i++)
   80de0:	f5a6 7538 	sub.w	r5, r6, #736	; 0x2e0
   80de4:	2d00      	cmp	r5, #0
   80de6:	dd07      	ble.n	80df8 <writeSMC+0x5c>
   80de8:	2400      	movs	r4, #0
            clockPulseSMC();            
   80dea:	f8df 9068 	ldr.w	r9, [pc, #104]	; 80e54 <writeSMC+0xb8>
   80dee:	47c8      	blx	r9
        for(i = 0; i < (start_index_bit - SMARTCARD_AZ2_BIT_START); i++)
   80df0:	3401      	adds	r4, #1
   80df2:	b2a4      	uxth	r4, r4
   80df4:	42ac      	cmp	r4, r5
   80df6:	dbfa      	blt.n	80dee <writeSMC+0x52>
        }                
    }

    /* Start writing */
    for(current_written_bit = 0; current_written_bit < nb_bits; current_written_bit++)
   80df8:	b327      	cbz	r7, 80e44 <writeSMC+0xa8>
   80dfa:	3f01      	subs	r7, #1
   80dfc:	b2bf      	uxth	r7, r7
   80dfe:	3701      	adds	r7, #1
   80e00:	2500      	movs	r5, #0
    {
        /* If we are at the start of a 16bits word or writing our first bit, erase the word */
        if ((((start_index_bit+current_written_bit) & 0x000F) == 0) || (current_written_bit == 0))
        {
            performLowLevelWriteNErase(FALSE);
   80e02:	46ab      	mov	fp, r5
   80e04:	f8df a05c 	ldr.w	sl, [pc, #92]	; 80e64 <writeSMC+0xc8>
        {
            performLowLevelWriteNErase(TRUE);
        }

        /* Go to next address */
        clockPulseSMC();
   80e08:	f8df 9048 	ldr.w	r9, [pc, #72]	; 80e54 <writeSMC+0xb8>
   80e0c:	e00f      	b.n	80e2e <writeSMC+0x92>
            performLowLevelWriteNErase(FALSE);
   80e0e:	4658      	mov	r0, fp
   80e10:	47d0      	blx	sl
        masked_bit_to_write = (data_to_write[(current_written_bit>>3)] >> (7 - (current_written_bit & 0x0007))) & 0x01;
   80e12:	08e4      	lsrs	r4, r4, #3
   80e14:	f818 3004 	ldrb.w	r3, [r8, r4]
   80e18:	43ea      	mvns	r2, r5
   80e1a:	f002 0207 	and.w	r2, r2, #7
   80e1e:	4113      	asrs	r3, r2
        if (masked_bit_to_write == 0x00)
   80e20:	f013 0f01 	tst.w	r3, #1
   80e24:	d00b      	beq.n	80e3e <writeSMC+0xa2>
        clockPulseSMC();
   80e26:	47c8      	blx	r9
   80e28:	3501      	adds	r5, #1
    for(current_written_bit = 0; current_written_bit < nb_bits; current_written_bit++)
   80e2a:	42bd      	cmp	r5, r7
   80e2c:	d00a      	beq.n	80e44 <writeSMC+0xa8>
   80e2e:	b2ac      	uxth	r4, r5
        if ((((start_index_bit+current_written_bit) & 0x000F) == 0) || (current_written_bit == 0))
   80e30:	1933      	adds	r3, r6, r4
   80e32:	f013 0f0f 	tst.w	r3, #15
   80e36:	d0ea      	beq.n	80e0e <writeSMC+0x72>
   80e38:	2c00      	cmp	r4, #0
   80e3a:	d1ea      	bne.n	80e12 <writeSMC+0x76>
   80e3c:	e7e7      	b.n	80e0e <writeSMC+0x72>
            performLowLevelWriteNErase(TRUE);
   80e3e:	2001      	movs	r0, #1
   80e40:	47d0      	blx	sl
   80e42:	e7f0      	b.n	80e26 <writeSMC+0x8a>
    }

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80e44:	4b05      	ldr	r3, [pc, #20]	; (80e5c <writeSMC+0xc0>)
   80e46:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   80e48:	4b05      	ldr	r3, [pc, #20]	; (80e60 <writeSMC+0xc4>)
   80e4a:	4798      	blx	r3
   80e4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e50:	00080b61 	.word	0x00080b61
   80e54:	00080a29 	.word	0x00080a29
   80e58:	400e0c00 	.word	0x400e0c00
   80e5c:	00080a7d 	.word	0x00080a7d
   80e60:	00080af1 	.word	0x00080af1
   80e64:	00080a99 	.word	0x00080a99

00080e68 <readSMC>:
*   \param  start_record_index      The index at which we start recording the answer
*   \param  data_to_receive        Pointer to the buffer
*   \return The buffer
*/
uint8_t* readSMC(uint8_t nb_bytes_total_read, uint8_t start_record_index, uint8_t* data_to_receive)
{
   80e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e6c:	b083      	sub	sp, #12
   80e6e:	4607      	mov	r7, r0
   80e70:	468a      	mov	sl, r1
   80e72:	4693      	mov	fp, r2
    uint8_t* return_val = data_to_receive;
    uint8_t i;

    /* Set PGM / RST signals for operation */
    clearPgmRstSignals();
   80e74:	4b12      	ldr	r3, [pc, #72]	; (80ec0 <readSMC+0x58>)
   80e76:	4798      	blx	r3
	
	/* Read */
	uint32_t temp;
    for(i = 0; i < nb_bytes_total_read; i++)
   80e78:	b1df      	cbz	r7, 80eb2 <readSMC+0x4a>
   80e7a:	465e      	mov	r6, fp
   80e7c:	2500      	movs	r5, #0
    {
        /* Start transmission */
		usart_putchar(SCARD_USART, 0x00);
   80e7e:	4c11      	ldr	r4, [pc, #68]	; (80ec4 <readSMC+0x5c>)
   80e80:	f8df 9048 	ldr.w	r9, [pc, #72]	; 80ecc <readSMC+0x64>
        /* Store data in buffer or discard it*/
		while (!(SCARD_USART->US_CSR & US_CSR_TXRDY));
				
		usart_getchar(SCARD_USART, &temp);
   80e84:	f8df 8048 	ldr.w	r8, [pc, #72]	; 80ed0 <readSMC+0x68>
   80e88:	e003      	b.n	80e92 <readSMC+0x2a>
    for(i = 0; i < nb_bytes_total_read; i++)
   80e8a:	3501      	adds	r5, #1
   80e8c:	b2ed      	uxtb	r5, r5
   80e8e:	42af      	cmp	r7, r5
   80e90:	d00f      	beq.n	80eb2 <readSMC+0x4a>
		usart_putchar(SCARD_USART, 0x00);
   80e92:	2100      	movs	r1, #0
   80e94:	4620      	mov	r0, r4
   80e96:	47c8      	blx	r9
		while (!(SCARD_USART->US_CSR & US_CSR_TXRDY));
   80e98:	6963      	ldr	r3, [r4, #20]
   80e9a:	f013 0f02 	tst.w	r3, #2
   80e9e:	d0fb      	beq.n	80e98 <readSMC+0x30>
		usart_getchar(SCARD_USART, &temp);
   80ea0:	a901      	add	r1, sp, #4
   80ea2:	4620      	mov	r0, r4
   80ea4:	47c0      	blx	r8
		
        if (i >= start_record_index)
   80ea6:	45aa      	cmp	sl, r5
   80ea8:	d8ef      	bhi.n	80e8a <readSMC+0x22>
        {			
			*(data_to_receive++) = (uint8_t)temp;
   80eaa:	9b01      	ldr	r3, [sp, #4]
   80eac:	7033      	strb	r3, [r6, #0]
   80eae:	3601      	adds	r6, #1
   80eb0:	e7eb      	b.n	80e8a <readSMC+0x22>
        }
    }

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80eb2:	4b05      	ldr	r3, [pc, #20]	; (80ec8 <readSMC+0x60>)
   80eb4:	4798      	blx	r3

    return return_val;
}
   80eb6:	4658      	mov	r0, fp
   80eb8:	b003      	add	sp, #12
   80eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80ebe:	bf00      	nop
   80ec0:	00080a61 	.word	0x00080a61
   80ec4:	40098000 	.word	0x40098000
   80ec8:	00080a7d 	.word	0x00080a7d
   80ecc:	00086d61 	.word	0x00086d61
   80ed0:	00086d8b 	.word	0x00086d8b

00080ed4 <firstDetectFunctionSMC>:
/*! \fn     firstDetectFunctionSMC(void)
*   \brief  functions performed once the smart card is detected
*   \return The detection result (see card_detect_return_t)
*/
RET_TYPE firstDetectFunctionSMC(void)
{
   80ed4:	b510      	push	{r4, lr}
   80ed6:	b082      	sub	sp, #8
    uint8_t data_buffer[2];
    uint16_t *data_buf16 = (uint16_t*)data_buffer;
    uint16_t temp_uint;

	/* Fuse pin low */
	gpio_configure_pin(SCARD_AUX1_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80ed8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80edc:	2004      	movs	r0, #4
   80ede:	4c27      	ldr	r4, [pc, #156]	; (80f7c <firstDetectFunctionSMC+0xa8>)
   80ee0:	47a0      	blx	r4

    /* Default state: PGM to 0 and RST to 1 */
	gpio_configure_pin(SCARD_PGM_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80ee2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80ee6:	2005      	movs	r0, #5
   80ee8:	47a0      	blx	r4
	gpio_configure_pin(SCARD_RST_IDX, (PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT));
   80eea:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80eee:	2003      	movs	r0, #3
   80ef0:	47a0      	blx	r4
   80ef2:	4b23      	ldr	r3, [pc, #140]	; (80f80 <firstDetectFunctionSMC+0xac>)
   80ef4:	2220      	movs	r2, #32
   80ef6:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80ef8:	2208      	movs	r2, #8
   80efa:	631a      	str	r2, [r3, #48]	; 0x30
    scard_pgm_low();
	scard_rst_high();

    /* Activate SPI port */
    setSPIModeSMC();
   80efc:	4b21      	ldr	r3, [pc, #132]	; (80f84 <firstDetectFunctionSMC+0xb0>)
   80efe:	4798      	blx	r3
    
    /* Let the card come online */
    smartcardPowerDelay();
   80f00:	4b21      	ldr	r3, [pc, #132]	; (80f88 <firstDetectFunctionSMC+0xb4>)
   80f02:	4798      	blx	r3

    /* Check smart card FZ */
    readFabricationZone(data_buffer);
   80f04:	a801      	add	r0, sp, #4
   80f06:	4b21      	ldr	r3, [pc, #132]	; (80f8c <firstDetectFunctionSMC+0xb8>)
   80f08:	4798      	blx	r3
    if ((swap16(*data_buf16)) != SMARTCARD_FABRICATION_ZONE)
   80f0a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   80f0e:	0213      	lsls	r3, r2, #8
   80f10:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
   80f14:	b21b      	sxth	r3, r3
   80f16:	f640 720f 	movw	r2, #3855	; 0xf0f
   80f1a:	4293      	cmp	r3, r2
   80f1c:	d002      	beq.n	80f24 <firstDetectFunctionSMC+0x50>
    {
        return RETURN_CARD_NDET;
   80f1e:	2001      	movs	r0, #1
        case 2: return RETURN_CARD_2_TRIES_LEFT;
        case 1: return RETURN_CARD_1_TRIES_LEFT;
        case 0: return RETURN_CARD_0_TRIES_LEFT;
        default: return RETURN_CARD_0_TRIES_LEFT;
    }
}
   80f20:	b002      	add	sp, #8
   80f22:	bd10      	pop	{r4, pc}
    readMemoryTestZone((uint8_t*)&temp_uint);
   80f24:	f10d 0002 	add.w	r0, sp, #2
   80f28:	4c19      	ldr	r4, [pc, #100]	; (80f90 <firstDetectFunctionSMC+0xbc>)
   80f2a:	47a0      	blx	r4
    temp_uint = temp_uint + 5;
   80f2c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
   80f30:	3305      	adds	r3, #5
   80f32:	f8ad 3002 	strh.w	r3, [sp, #2]
    writeMemoryTestZone((uint8_t*)&temp_uint);
   80f36:	f10d 0002 	add.w	r0, sp, #2
   80f3a:	4b16      	ldr	r3, [pc, #88]	; (80f94 <firstDetectFunctionSMC+0xc0>)
   80f3c:	4798      	blx	r3
    if (*(uint16_t*)readMemoryTestZone(data_buffer) != temp_uint)
   80f3e:	a801      	add	r0, sp, #4
   80f40:	47a0      	blx	r4
   80f42:	8802      	ldrh	r2, [r0, #0]
   80f44:	f8bd 3002 	ldrh.w	r3, [sp, #2]
   80f48:	429a      	cmp	r2, r3
        return RETURN_CARD_TEST_PB;
   80f4a:	bf18      	it	ne
   80f4c:	2002      	movne	r0, #2
    if (*(uint16_t*)readMemoryTestZone(data_buffer) != temp_uint)
   80f4e:	d1e7      	bne.n	80f20 <firstDetectFunctionSMC+0x4c>
    switch(getNumberOfSecurityCodeTriesLeft())
   80f50:	4b11      	ldr	r3, [pc, #68]	; (80f98 <firstDetectFunctionSMC+0xc4>)
   80f52:	4798      	blx	r3
   80f54:	2804      	cmp	r0, #4
   80f56:	d80c      	bhi.n	80f72 <firstDetectFunctionSMC+0x9e>
   80f58:	e8df f000 	tbb	[pc, r0]
   80f5c:	03050709 	.word	0x03050709
   80f60:	0d          	.byte	0x0d
   80f61:	00          	.byte	0x00
        case 3: return RETURN_CARD_3_TRIES_LEFT;
   80f62:	2013      	movs	r0, #19
   80f64:	e7dc      	b.n	80f20 <firstDetectFunctionSMC+0x4c>
        case 2: return RETURN_CARD_2_TRIES_LEFT;
   80f66:	2012      	movs	r0, #18
   80f68:	e7da      	b.n	80f20 <firstDetectFunctionSMC+0x4c>
        case 1: return RETURN_CARD_1_TRIES_LEFT;
   80f6a:	2011      	movs	r0, #17
   80f6c:	e7d8      	b.n	80f20 <firstDetectFunctionSMC+0x4c>
        case 0: return RETURN_CARD_0_TRIES_LEFT;
   80f6e:	2010      	movs	r0, #16
   80f70:	e7d6      	b.n	80f20 <firstDetectFunctionSMC+0x4c>
        default: return RETURN_CARD_0_TRIES_LEFT;
   80f72:	2010      	movs	r0, #16
   80f74:	e7d4      	b.n	80f20 <firstDetectFunctionSMC+0x4c>
        case 4: return RETURN_CARD_4_TRIES_LEFT;
   80f76:	2014      	movs	r0, #20
   80f78:	e7d2      	b.n	80f20 <firstDetectFunctionSMC+0x4c>
   80f7a:	bf00      	nop
   80f7c:	00084ef5 	.word	0x00084ef5
   80f80:	400e0c00 	.word	0x400e0c00
   80f84:	00080af1 	.word	0x00080af1
   80f88:	00080a15 	.word	0x00080a15
   80f8c:	000807a5 	.word	0x000807a5
   80f90:	000807e9 	.word	0x000807e9
   80f94:	00080801 	.word	0x00080801
   80f98:	000809d5 	.word	0x000809d5

00080f9c <removeFunctionSMC>:

/*! \fn     removeFunctionSMC(void)
*   \brief  functions performed once the smart card is removed
*/
void removeFunctionSMC(void)
{
   80f9c:	b510      	push	{r4, lr}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80f9e:	2220      	movs	r2, #32
   80fa0:	4b11      	ldr	r3, [pc, #68]	; (80fe8 <removeFunctionSMC+0x4c>)
   80fa2:	635a      	str	r2, [r3, #52]	; 0x34
    /* Setup all output pins as tri-state */
    scard_pgm_low();
	gpio_configure_pin(SCARD_AUX1_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fa4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fa8:	2004      	movs	r0, #4
   80faa:	4c10      	ldr	r4, [pc, #64]	; (80fec <removeFunctionSMC+0x50>)
   80fac:	47a0      	blx	r4
	gpio_configure_pin(SCARD_AUX2_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fae:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fb2:	2005      	movs	r0, #5
   80fb4:	47a0      	blx	r4
	gpio_configure_pin(SCARD_RST_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fb6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fba:	2003      	movs	r0, #3
   80fbc:	47a0      	blx	r4
	gpio_configure_pin(SCARD_IOTX_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fbe:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fc2:	2016      	movs	r0, #22
   80fc4:	47a0      	blx	r4
	gpio_configure_pin(SCARD_IORX_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fc6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fca:	2017      	movs	r0, #23
   80fcc:	47a0      	blx	r4
	gpio_configure_pin(SCARD_SCK_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fce:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fd2:	2019      	movs	r0, #25
   80fd4:	47a0      	blx	r4
	
    /* Deactivate port */
	usart_disable_rx(SCARD_USART);
   80fd6:	4c06      	ldr	r4, [pc, #24]	; (80ff0 <removeFunctionSMC+0x54>)
   80fd8:	4620      	mov	r0, r4
   80fda:	4b06      	ldr	r3, [pc, #24]	; (80ff4 <removeFunctionSMC+0x58>)
   80fdc:	4798      	blx	r3
	usart_disable_tx(SCARD_USART);
   80fde:	4620      	mov	r0, r4
   80fe0:	4b05      	ldr	r3, [pc, #20]	; (80ff8 <removeFunctionSMC+0x5c>)
   80fe2:	4798      	blx	r3
   80fe4:	bd10      	pop	{r4, pc}
   80fe6:	bf00      	nop
   80fe8:	400e0c00 	.word	0x400e0c00
   80fec:	00084ef5 	.word	0x00084ef5
   80ff0:	40098000 	.word	0x40098000
   80ff4:	00086d17 	.word	0x00086d17
   80ff8:	00086d07 	.word	0x00086d07

00080ffc <initPortSMC>:

/*! \fn     initPortSMC(void)
*   \brief  Initialize smart card port
*/
void initPortSMC(void)
{
   80ffc:	b508      	push	{r3, lr}
    /* Setup card detection input with pull-up */
	gpio_configure_pin(SCARD_PRESENT_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT | PIO_PULLUP));
   80ffe:	4904      	ldr	r1, [pc, #16]	; (81010 <initPortSMC+0x14>)
   81000:	2002      	movs	r0, #2
   81002:	4b04      	ldr	r3, [pc, #16]	; (81014 <initPortSMC+0x18>)
   81004:	4798      	blx	r3
        PORT_SPI_NATIVE &= ~(1 << MISO_SPI_NATIVE);
        PORT_SPI_NATIVE |= (1 << SS_SPI_NATIVE);
    #endif

    /* Set all output pins as tri-state */
    removeFunctionSMC();
   81006:	4b04      	ldr	r3, [pc, #16]	; (81018 <initPortSMC+0x1c>)
   81008:	4798      	blx	r3
	setPgmRstSignals();
   8100a:	4b04      	ldr	r3, [pc, #16]	; (8101c <initPortSMC+0x20>)
   8100c:	4798      	blx	r3
   8100e:	bd08      	pop	{r3, pc}
   81010:	28000001 	.word	0x28000001
   81014:	00084ef5 	.word	0x00084ef5
   81018:	00080f9d 	.word	0x00080f9d
   8101c:	00080a7d 	.word	0x00080a7d

00081020 <compareBit>:


// Greg's function
// Walk up to the security code register, enter a bit in the right place, then reset.
void compareBit(uint16_t bit, uint16_t value)
{
   81020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81022:	4605      	mov	r5, r0
   81024:	460f      	mov	r7, r1
    uint16_t i;

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   81026:	4b18      	ldr	r3, [pc, #96]	; (81088 <compareBit+0x68>)
   81028:	4798      	blx	r3

    /* Get to the SC */
    for(i = 0; i < 80 + bit; i++)
   8102a:	3550      	adds	r5, #80	; 0x50
   8102c:	2400      	movs	r4, #0
		invertedClockPulseSMC();
   8102e:	4e17      	ldr	r6, [pc, #92]	; (8108c <compareBit+0x6c>)
   81030:	47b0      	blx	r6
    for(i = 0; i < 80 + bit; i++)
   81032:	3401      	adds	r4, #1
   81034:	b2a4      	uxth	r4, r4
   81036:	42ac      	cmp	r4, r5
   81038:	dbfa      	blt.n	81030 <compareBit+0x10>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8103a:	2210      	movs	r2, #16
   8103c:	4b14      	ldr	r3, [pc, #80]	; (81090 <compareBit+0x70>)
   8103e:	631a      	str	r2, [r3, #48]	; 0x30

    scard_aux1_high();

    // Clock is at high level now, as input must be switched during this time */
    // Enter test value
    smartcardHPulseDelay();
   81040:	4b14      	ldr	r3, [pc, #80]	; (81094 <compareBit+0x74>)
   81042:	4798      	blx	r3
	if (value)
   81044:	b9df      	cbnz	r7, 8107e <compareBit+0x5e>
   81046:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   8104a:	4b11      	ldr	r3, [pc, #68]	; (81090 <compareBit+0x70>)
   8104c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    else
    {
	    scard_io_high();
    }
    smartcardHPulseDelay();
   8104e:	4c11      	ldr	r4, [pc, #68]	; (81094 <compareBit+0x74>)
   81050:	47a0      	blx	r4
    invertedClockPulseSMC();
   81052:	4b0e      	ldr	r3, [pc, #56]	; (8108c <compareBit+0x6c>)
   81054:	4798      	blx	r3
   81056:	4d0e      	ldr	r5, [pc, #56]	; (81090 <compareBit+0x70>)
   81058:	2308      	movs	r3, #8
   8105a:	632b      	str	r3, [r5, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8105c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   81060:	636b      	str	r3, [r5, #52]	; 0x34
	// Bring reset high
	scard_rst_high();

    /* Bring clock and data low */
    scard_sck_low();
    smartcardHPulseDelay();
   81062:	47a0      	blx	r4
    smartcardHPulseDelay();
   81064:	47a0      	blx	r4
   81066:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   8106a:	636b      	str	r3, [r5, #52]	; 0x34
    scard_io_low();
    smartcardHPulseDelay();
   8106c:	47a0      	blx	r4
    smartcardHPulseDelay();
   8106e:	47a0      	blx	r4
   81070:	2310      	movs	r3, #16
   81072:	636b      	str	r3, [r5, #52]	; 0x34
    
	// Cleanup
    scard_aux1_low();

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   81074:	4b08      	ldr	r3, [pc, #32]	; (81098 <compareBit+0x78>)
   81076:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   81078:	4b08      	ldr	r3, [pc, #32]	; (8109c <compareBit+0x7c>)
   8107a:	4798      	blx	r3
   8107c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8107e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   81082:	4b03      	ldr	r3, [pc, #12]	; (81090 <compareBit+0x70>)
   81084:	635a      	str	r2, [r3, #52]	; 0x34
   81086:	e7e2      	b.n	8104e <compareBit+0x2e>
   81088:	00080b61 	.word	0x00080b61
   8108c:	00080a45 	.word	0x00080a45
   81090:	400e0c00 	.word	0x400e0c00
   81094:	00080a05 	.word	0x00080a05
   81098:	00080a7d 	.word	0x00080a7d
   8109c:	00080af1 	.word	0x00080af1

000810a0 <iso7816_update_crc>:
 * \param crc CRC result.
 *
 * \return CRC value.
 */
static uint16_t iso7816_update_crc(uint8_t data, uint16_t crc)
{
   810a0:	b410      	push	{r4}
	uint8_t idx;
	uint16_t tmp = (uint16_t)data << 8;
   810a2:	0200      	lsls	r0, r0, #8
   810a4:	2308      	movs	r3, #8

	for (idx = 0; idx < 8; idx++) {
		if ((crc ^ tmp) & 0x8000) {
			crc <<= 1;
			crc ^= (uint16_t)0x1021; /* X^12 + X^5 + 1 */
   810a6:	f241 0421 	movw	r4, #4129	; 0x1021
		if ((crc ^ tmp) & 0x8000) {
   810aa:	ea81 0200 	eor.w	r2, r1, r0
   810ae:	f412 4f00 	tst.w	r2, #32768	; 0x8000
			crc <<= 1;
   810b2:	ea4f 0141 	mov.w	r1, r1, lsl #1
   810b6:	b289      	uxth	r1, r1
			crc ^= (uint16_t)0x1021; /* X^12 + X^5 + 1 */
   810b8:	bf18      	it	ne
   810ba:	4061      	eorne	r1, r4
		} else {
			crc <<= 1;
		}

		tmp <<= 1;
   810bc:	0040      	lsls	r0, r0, #1
   810be:	b280      	uxth	r0, r0
   810c0:	3b01      	subs	r3, #1
	for (idx = 0; idx < 8; idx++) {
   810c2:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
   810c6:	d1f0      	bne.n	810aa <iso7816_update_crc+0xa>
	}

	return crc;
}
   810c8:	4608      	mov	r0, r1
   810ca:	bc10      	pop	{r4}
   810cc:	4770      	bx	lr
	...

000810d0 <iso7816_icc_power_off>:
{
   810d0:	b508      	push	{r3, lr}
	gpio_set_pin_low(gs_ul_rst_pin_idx);
   810d2:	4b02      	ldr	r3, [pc, #8]	; (810dc <iso7816_icc_power_off+0xc>)
   810d4:	6818      	ldr	r0, [r3, #0]
   810d6:	4b02      	ldr	r3, [pc, #8]	; (810e0 <iso7816_icc_power_off+0x10>)
   810d8:	4798      	blx	r3
   810da:	bd08      	pop	{r3, pc}
   810dc:	20001b3c 	.word	0x20001b3c
   810e0:	00084ed9 	.word	0x00084ed9

000810e4 <iso7816_get_char>:
 * \param p_char_received Pointer for store the received char.
 *
 * \return 0xff: if timeout else status of US_CSR.
 */
uint32_t iso7816_get_char(Usart* p_usart, uint8_t *p_char_received)
{
   810e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   810e8:	b083      	sub	sp, #12
   810ea:	4605      	mov	r5, r0
   810ec:	4689      	mov	r9, r1
	uint32_t ul_data;
	uint32_t ul_status;
	uint32_t ul_timeout = 0;

	if (gs_uc_state == USART_SEND) {		
   810ee:	4b1d      	ldr	r3, [pc, #116]	; (81164 <iso7816_get_char+0x80>)
   810f0:	781b      	ldrb	r3, [r3, #0]
   810f2:	b943      	cbnz	r3, 81106 <iso7816_get_char+0x22>
		while ((usart_get_status(p_usart) & US_CSR_TXEMPTY) ==
   810f4:	4c1c      	ldr	r4, [pc, #112]	; (81168 <iso7816_get_char+0x84>)
   810f6:	4628      	mov	r0, r5
   810f8:	47a0      	blx	r4
   810fa:	f410 7f00 	tst.w	r0, #512	; 0x200
   810fe:	d0fa      	beq.n	810f6 <iso7816_get_char+0x12>
		/*
		usart_reset_status(p_usart);
		usart_reset_iterations(p_usart);
		usart_reset_nack(p_usart);
		*/
		gs_uc_state = USART_RCV;
   81100:	2201      	movs	r2, #1
   81102:	4b18      	ldr	r3, [pc, #96]	; (81164 <iso7816_get_char+0x80>)
   81104:	701a      	strb	r2, [r3, #0]
{
   81106:	2400      	movs	r4, #0
		//iso7816_icc_power_off();
		//iso7816_icc_power_on();	
	}

	/* Wait USART ready for reception. */
	while (((usart_get_status(p_usart) & US_CSR_RXRDY) == 0)) {
   81108:	4e17      	ldr	r6, [pc, #92]	; (81168 <iso7816_get_char+0x84>)
		if (ul_timeout++ > RX_TIMEOUT * (g_ul_clk / 1000000)) {
   8110a:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81178 <iso7816_get_char+0x94>
   8110e:	4f17      	ldr	r7, [pc, #92]	; (8116c <iso7816_get_char+0x88>)
	while (((usart_get_status(p_usart) & US_CSR_RXRDY) == 0)) {
   81110:	4628      	mov	r0, r5
   81112:	47b0      	blx	r6
   81114:	f010 0f01 	tst.w	r0, #1
   81118:	d10d      	bne.n	81136 <iso7816_get_char+0x52>
		if (ul_timeout++ > RX_TIMEOUT * (g_ul_clk / 1000000)) {
   8111a:	1c61      	adds	r1, r4, #1
   8111c:	f8d8 3000 	ldr.w	r3, [r8]
   81120:	fba7 2303 	umull	r2, r3, r7, r3
   81124:	0c9b      	lsrs	r3, r3, #18
   81126:	f642 62e0 	movw	r2, #12000	; 0x2ee0
   8112a:	fb02 f303 	mul.w	r3, r2, r3
   8112e:	429c      	cmp	r4, r3
   81130:	d813      	bhi.n	8115a <iso7816_get_char+0x76>
   81132:	460c      	mov	r4, r1
   81134:	e7ec      	b.n	81110 <iso7816_get_char+0x2c>
		}
	}

	/* At least one complete character has been received and US_RHR has not
	 * yet been read. */
	usart_read(p_usart, &ul_data);
   81136:	a901      	add	r1, sp, #4
   81138:	4628      	mov	r0, r5
   8113a:	4b0d      	ldr	r3, [pc, #52]	; (81170 <iso7816_get_char+0x8c>)
   8113c:	4798      	blx	r3
	/* ISO7816 only has 8 bits data. */
	*p_char_received = 0xFF & ul_data;
   8113e:	9b01      	ldr	r3, [sp, #4]
   81140:	f889 3000 	strb.w	r3, [r9]

	ul_status = usart_get_status(p_usart) & (US_CSR_OVRE |
   81144:	4628      	mov	r0, r5
   81146:	4b08      	ldr	r3, [pc, #32]	; (81168 <iso7816_get_char+0x84>)
   81148:	4798      	blx	r3
   8114a:	f242 54e0 	movw	r4, #9696	; 0x25e0
			US_CSR_FRAME | US_CSR_PARE | US_CSR_TIMEOUT |
			US_CSR_NACK | US_CSR_ITER);

	if (ul_status != 0) {
   8114e:	4004      	ands	r4, r0
   81150:	d004      	beq.n	8115c <iso7816_get_char+0x78>
		usart_reset_status(p_usart);
   81152:	4628      	mov	r0, r5
   81154:	4b07      	ldr	r3, [pc, #28]	; (81174 <iso7816_get_char+0x90>)
   81156:	4798      	blx	r3
   81158:	e000      	b.n	8115c <iso7816_get_char+0x78>
			return (0xff);
   8115a:	24ff      	movs	r4, #255	; 0xff
	}

	/* Return status. */
	return (ul_status);
}
   8115c:	4620      	mov	r0, r4
   8115e:	b003      	add	sp, #12
   81160:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81164:	2000026c 	.word	0x2000026c
   81168:	00086d29 	.word	0x00086d29
   8116c:	431bde83 	.word	0x431bde83
   81170:	00086d73 	.word	0x00086d73
   81174:	00086d2d 	.word	0x00086d2d
   81178:	20001b38 	.word	0x20001b38

0008117c <iso7816_send_char>:
 * \param uc_char Char to be sent.
 *
 * \return status of US_CSR.
 */
uint32_t iso7816_send_char(Usart* p_usart, uint8_t uc_char)
{
   8117c:	b570      	push	{r4, r5, r6, lr}
   8117e:	4604      	mov	r4, r0
   81180:	460e      	mov	r6, r1
	uint32_t ul_status;

	if (USART_RCV == gs_uc_state) {
   81182:	4b14      	ldr	r3, [pc, #80]	; (811d4 <iso7816_send_char+0x58>)
   81184:	781b      	ldrb	r3, [r3, #0]
   81186:	2b01      	cmp	r3, #1
   81188:	d013      	beq.n	811b2 <iso7816_send_char+0x36>
		usart_reset_nack(p_usart);
		gs_uc_state = USART_SEND;
	}

	/* Wait USART ready for transmit. */
	while ((usart_get_status(p_usart) & US_CSR_TXRDY) == 0) {
   8118a:	4d13      	ldr	r5, [pc, #76]	; (811d8 <iso7816_send_char+0x5c>)
   8118c:	4620      	mov	r0, r4
   8118e:	47a8      	blx	r5
   81190:	f010 0f02 	tst.w	r0, #2
   81194:	d0fa      	beq.n	8118c <iso7816_send_char+0x10>
	}

	/* There is no character in the US_THR, transmit a char. */
	usart_write(p_usart, uc_char);
   81196:	4631      	mov	r1, r6
   81198:	4620      	mov	r0, r4
   8119a:	4b10      	ldr	r3, [pc, #64]	; (811dc <iso7816_send_char+0x60>)
   8119c:	4798      	blx	r3

	ul_status = usart_get_status(p_usart) & (US_CSR_OVRE |
   8119e:	4620      	mov	r0, r4
   811a0:	4b0d      	ldr	r3, [pc, #52]	; (811d8 <iso7816_send_char+0x5c>)
   811a2:	4798      	blx	r3
   811a4:	f242 53e0 	movw	r3, #9696	; 0x25e0
			US_CSR_FRAME | US_CSR_PARE | US_CSR_TIMEOUT |
			US_CSR_NACK | US_CSR_ITER);

	if (ul_status != 0) {
   811a8:	ea10 0503 	ands.w	r5, r0, r3
   811ac:	d10d      	bne.n	811ca <iso7816_send_char+0x4e>
		usart_reset_status(p_usart);
	}

	/* Return status. */
	return (ul_status);
}
   811ae:	4628      	mov	r0, r5
   811b0:	bd70      	pop	{r4, r5, r6, pc}
		usart_reset_status(p_usart);
   811b2:	4b0b      	ldr	r3, [pc, #44]	; (811e0 <iso7816_send_char+0x64>)
   811b4:	4798      	blx	r3
		usart_reset_iterations(p_usart);
   811b6:	4620      	mov	r0, r4
   811b8:	4b0a      	ldr	r3, [pc, #40]	; (811e4 <iso7816_send_char+0x68>)
   811ba:	4798      	blx	r3
		usart_reset_nack(p_usart);
   811bc:	4620      	mov	r0, r4
   811be:	4b0a      	ldr	r3, [pc, #40]	; (811e8 <iso7816_send_char+0x6c>)
   811c0:	4798      	blx	r3
		gs_uc_state = USART_SEND;
   811c2:	2200      	movs	r2, #0
   811c4:	4b03      	ldr	r3, [pc, #12]	; (811d4 <iso7816_send_char+0x58>)
   811c6:	701a      	strb	r2, [r3, #0]
   811c8:	e7df      	b.n	8118a <iso7816_send_char+0xe>
		usart_reset_status(p_usart);
   811ca:	4620      	mov	r0, r4
   811cc:	4b04      	ldr	r3, [pc, #16]	; (811e0 <iso7816_send_char+0x64>)
   811ce:	4798      	blx	r3
	return (ul_status);
   811d0:	e7ed      	b.n	811ae <iso7816_send_char+0x32>
   811d2:	bf00      	nop
   811d4:	2000026c 	.word	0x2000026c
   811d8:	00086d29 	.word	0x00086d29
   811dc:	00086d4d 	.word	0x00086d4d
   811e0:	00086d2d 	.word	0x00086d2d
   811e4:	00086d35 	.word	0x00086d35
   811e8:	00086d3d 	.word	0x00086d3d

000811ec <iso7816_xfr_block_apdu_t0>:
 *
 * \return           Message index.
 */
uint16_t iso7816_xfr_block_apdu_t0(Usart* p_usart, const uint8_t *p_apdu,
		uint8_t *p_message, uint16_t us_length)
{
   811ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   811f0:	b087      	sub	sp, #28
   811f2:	4607      	mov	r7, r0
   811f4:	9001      	str	r0, [sp, #4]
   811f6:	4689      	mov	r9, r1
   811f8:	4692      	mov	sl, r2
   811fa:	461c      	mov	r4, r3
	uint8_t uc_proc_byte;
	uint8_t uc_cmd_case;
	
	uint32_t status = 0;

	status |= iso7816_send_char(p_usart, p_apdu[0]); /* CLA */
   811fc:	7809      	ldrb	r1, [r1, #0]
   811fe:	4e6e      	ldr	r6, [pc, #440]	; (813b8 <iso7816_xfr_block_apdu_t0+0x1cc>)
   81200:	47b0      	blx	r6
   81202:	4605      	mov	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[1]); /* INS */	
   81204:	f899 1001 	ldrb.w	r1, [r9, #1]
   81208:	4638      	mov	r0, r7
   8120a:	47b0      	blx	r6
   8120c:	4305      	orrs	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[2]); /* P1 */
   8120e:	f899 1002 	ldrb.w	r1, [r9, #2]
   81212:	4638      	mov	r0, r7
   81214:	47b0      	blx	r6
   81216:	4305      	orrs	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[3]); /* P2 */
   81218:	f899 1003 	ldrb.w	r1, [r9, #3]
   8121c:	4638      	mov	r0, r7
   8121e:	47b0      	blx	r6
   81220:	4305      	orrs	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[4]); /* P3 */
   81222:	f899 1004 	ldrb.w	r1, [r9, #4]
   81226:	4638      	mov	r0, r7
   81228:	47b0      	blx	r6
   8122a:	4305      	orrs	r5, r0

	/* Handle the four structures of command APDU. */
	us_apdu_index = 5;

	/* Check transfer cases */
	if (us_length == 4) {
   8122c:	2c04      	cmp	r4, #4
   8122e:	d02c      	beq.n	8128a <iso7816_xfr_block_apdu_t0+0x9e>
		uc_cmd_case = CASE1;
		us_ne_nc = 0;
	} else if (us_length == 5) {
   81230:	2c05      	cmp	r4, #5
   81232:	d010      	beq.n	81256 <iso7816_xfr_block_apdu_t0+0x6a>
		uc_cmd_case = CASE2;
		us_ne_nc = p_apdu[4];
		if (us_ne_nc == 0) {
			us_ne_nc = 256;
		}
	} else if (us_length == 6) {
   81234:	2c06      	cmp	r4, #6
   81236:	d016      	beq.n	81266 <iso7816_xfr_block_apdu_t0+0x7a>
		us_ne_nc = p_apdu[4];
		uc_cmd_case = CASE3;
	} else if (us_length == 7) {
   81238:	2c07      	cmp	r4, #7
   8123a:	d019      	beq.n	81270 <iso7816_xfr_block_apdu_t0+0x84>
			us_ne_nc = (p_apdu[5] << 8) + p_apdu[6];
		} else {
			uc_cmd_case = CASE3;
		}
	} else {
		us_ne_nc = p_apdu[4];
   8123c:	f899 4004 	ldrb.w	r4, [r9, #4]
		if (us_ne_nc == 0) {
   81240:	bb94      	cbnz	r4, 812a8 <iso7816_xfr_block_apdu_t0+0xbc>
			uc_cmd_case = CASE3;
			us_ne_nc = (p_apdu[5] << 8) + p_apdu[6];
   81242:	f899 3005 	ldrb.w	r3, [r9, #5]
   81246:	f899 4006 	ldrb.w	r4, [r9, #6]
   8124a:	eb04 2403 	add.w	r4, r4, r3, lsl #8
   8124e:	b2a4      	uxth	r4, r4
			uc_cmd_case = CASE3;
   81250:	f04f 0803 	mov.w	r8, #3
   81254:	e01c      	b.n	81290 <iso7816_xfr_block_apdu_t0+0xa4>
		us_ne_nc = p_apdu[4];
   81256:	f899 4004 	ldrb.w	r4, [r9, #4]
		if (us_ne_nc == 0) {
   8125a:	b9fc      	cbnz	r4, 8129c <iso7816_xfr_block_apdu_t0+0xb0>
		uc_cmd_case = CASE2;
   8125c:	f04f 0802 	mov.w	r8, #2
			us_ne_nc = 256;
   81260:	f44f 7480 	mov.w	r4, #256	; 0x100
   81264:	e014      	b.n	81290 <iso7816_xfr_block_apdu_t0+0xa4>
		us_ne_nc = p_apdu[4];
   81266:	f899 4004 	ldrb.w	r4, [r9, #4]
		uc_cmd_case = CASE3;
   8126a:	f04f 0803 	mov.w	r8, #3
   8126e:	e00f      	b.n	81290 <iso7816_xfr_block_apdu_t0+0xa4>
		us_ne_nc = p_apdu[4];
   81270:	f899 4004 	ldrb.w	r4, [r9, #4]
		if (us_ne_nc == 0) {
   81274:	b9ac      	cbnz	r4, 812a2 <iso7816_xfr_block_apdu_t0+0xb6>
			us_ne_nc = (p_apdu[5] << 8) + p_apdu[6];
   81276:	f899 3005 	ldrb.w	r3, [r9, #5]
   8127a:	f899 4006 	ldrb.w	r4, [r9, #6]
   8127e:	eb04 2403 	add.w	r4, r4, r3, lsl #8
   81282:	b2a4      	uxth	r4, r4
			uc_cmd_case = CASE2;
   81284:	f04f 0802 	mov.w	r8, #2
   81288:	e002      	b.n	81290 <iso7816_xfr_block_apdu_t0+0xa4>
		uc_cmd_case = CASE1;
   8128a:	f04f 0801 	mov.w	r8, #1
		us_ne_nc = 0;
   8128e:	2400      	movs	r4, #0
		uc_cmd_case = CASE2;
   81290:	2300      	movs	r3, #0
   81292:	9302      	str	r3, [sp, #8]
   81294:	9303      	str	r3, [sp, #12]
   81296:	2705      	movs	r7, #5
		}
	}

	/* Handle procedure bytes. */
	do {
		status |= iso7816_get_char(p_usart, &uc_proc_byte);
   81298:	4e48      	ldr	r6, [pc, #288]	; (813bc <iso7816_xfr_block_apdu_t0+0x1d0>)
   8129a:	e056      	b.n	8134a <iso7816_xfr_block_apdu_t0+0x15e>
		uc_cmd_case = CASE2;
   8129c:	f04f 0802 	mov.w	r8, #2
   812a0:	e7f6      	b.n	81290 <iso7816_xfr_block_apdu_t0+0xa4>
			uc_cmd_case = CASE3;
   812a2:	f04f 0803 	mov.w	r8, #3
   812a6:	e7f3      	b.n	81290 <iso7816_xfr_block_apdu_t0+0xa4>
			uc_cmd_case = CASE3;
   812a8:	f04f 0803 	mov.w	r8, #3
   812ac:	e7f0      	b.n	81290 <iso7816_xfr_block_apdu_t0+0xa4>
				((uc_proc_byte & 0xF0) == 0x90)) {
			uc_sw1 = 1;
		}
		/* Handle INS. */
		else if (p_apdu[1] == uc_proc_byte) {
			if (uc_cmd_case == CASE2) {
   812ae:	f1b8 0f02 	cmp.w	r8, #2
   812b2:	d026      	beq.n	81302 <iso7816_xfr_block_apdu_t0+0x116>
					status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
				} while (0 != --us_ne_nc);
			} else {
				/* Send data. */
				do {
					status |= iso7816_send_char(p_usart,
   812b4:	f8df b100 	ldr.w	fp, [pc, #256]	; 813b8 <iso7816_xfr_block_apdu_t0+0x1cc>
							p_apdu[us_apdu_index++]);
   812b8:	1c7e      	adds	r6, r7, #1
   812ba:	b2b6      	uxth	r6, r6
					status |= iso7816_send_char(p_usart,
   812bc:	f819 1007 	ldrb.w	r1, [r9, r7]
   812c0:	9801      	ldr	r0, [sp, #4]
   812c2:	47d8      	blx	fp
   812c4:	4305      	orrs	r5, r0
				} while (0 != --us_ne_nc);
   812c6:	3c01      	subs	r4, #1
   812c8:	b2a4      	uxth	r4, r4
							p_apdu[us_apdu_index++]);
   812ca:	4637      	mov	r7, r6
				} while (0 != --us_ne_nc);
   812cc:	2c00      	cmp	r4, #0
   812ce:	d1f3      	bne.n	812b8 <iso7816_xfr_block_apdu_t0+0xcc>
			break;
		}
	} while (us_ne_nc != 0);

	/* Status Bytes. */
	if (uc_sw1 == 0) {
   812d0:	9b02      	ldr	r3, [sp, #8]
   812d2:	2b00      	cmp	r3, #0
   812d4:	d065      	beq.n	813a2 <iso7816_xfr_block_apdu_t0+0x1b6>
		status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW1 */
	} else {
		p_message[us_message_index++] = uc_proc_byte;
   812d6:	9a03      	ldr	r2, [sp, #12]
   812d8:	1c54      	adds	r4, r2, #1
   812da:	b2a4      	uxth	r4, r4
   812dc:	f89d 3017 	ldrb.w	r3, [sp, #23]
   812e0:	f80a 3002 	strb.w	r3, [sl, r2]
	}

	status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW2 */
   812e4:	eb0a 0104 	add.w	r1, sl, r4
   812e8:	9801      	ldr	r0, [sp, #4]
   812ea:	4b34      	ldr	r3, [pc, #208]	; (813bc <iso7816_xfr_block_apdu_t0+0x1d0>)
   812ec:	4798      	blx	r3
	
	printf("%x\n", (unsigned int)status);
   812ee:	ea45 0100 	orr.w	r1, r5, r0
   812f2:	4833      	ldr	r0, [pc, #204]	; (813c0 <iso7816_xfr_block_apdu_t0+0x1d4>)
   812f4:	4b33      	ldr	r3, [pc, #204]	; (813c4 <iso7816_xfr_block_apdu_t0+0x1d8>)
   812f6:	4798      	blx	r3
	status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW2 */
   812f8:	1c60      	adds	r0, r4, #1

	return (us_message_index);
   812fa:	b280      	uxth	r0, r0
}
   812fc:	b007      	add	sp, #28
   812fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81302:	9903      	ldr	r1, [sp, #12]
   81304:	4626      	mov	r6, r4
					status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
   81306:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 813bc <iso7816_xfr_block_apdu_t0+0x1d0>
   8130a:	1c4f      	adds	r7, r1, #1
   8130c:	b2bf      	uxth	r7, r7
   8130e:	4451      	add	r1, sl
   81310:	9801      	ldr	r0, [sp, #4]
   81312:	47c8      	blx	r9
   81314:	4305      	orrs	r5, r0
				} while (0 != --us_ne_nc);
   81316:	3e01      	subs	r6, #1
   81318:	b2b6      	uxth	r6, r6
					status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
   8131a:	4639      	mov	r1, r7
				} while (0 != --us_ne_nc);
   8131c:	2e00      	cmp	r6, #0
   8131e:	d1f4      	bne.n	8130a <iso7816_xfr_block_apdu_t0+0x11e>
   81320:	9b03      	ldr	r3, [sp, #12]
   81322:	441c      	add	r4, r3
   81324:	b2a3      	uxth	r3, r4
   81326:	9303      	str	r3, [sp, #12]
   81328:	e7d2      	b.n	812d0 <iso7816_xfr_block_apdu_t0+0xe4>
				status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
   8132a:	9a03      	ldr	r2, [sp, #12]
   8132c:	f102 0b01 	add.w	fp, r2, #1
   81330:	fa1f fb8b 	uxth.w	fp, fp
   81334:	eb0a 0102 	add.w	r1, sl, r2
   81338:	9801      	ldr	r0, [sp, #4]
   8133a:	47b0      	blx	r6
   8133c:	4305      	orrs	r5, r0
   8133e:	f8cd b00c 	str.w	fp, [sp, #12]
			us_ne_nc--;
   81342:	3c01      	subs	r4, #1
   81344:	b2a4      	uxth	r4, r4
	} while (us_ne_nc != 0);
   81346:	2c00      	cmp	r4, #0
   81348:	d0c2      	beq.n	812d0 <iso7816_xfr_block_apdu_t0+0xe4>
		status |= iso7816_get_char(p_usart, &uc_proc_byte);
   8134a:	f10d 0117 	add.w	r1, sp, #23
   8134e:	9801      	ldr	r0, [sp, #4]
   81350:	47b0      	blx	r6
   81352:	4305      	orrs	r5, r0
		uint8_t uc_proc_byte_x = (uc_proc_byte ^ 0xff);
   81354:	f89d 3017 	ldrb.w	r3, [sp, #23]
		if (ISO_NULL_VAL == uc_proc_byte) {
   81358:	2b60      	cmp	r3, #96	; 0x60
   8135a:	d0f4      	beq.n	81346 <iso7816_xfr_block_apdu_t0+0x15a>
   8135c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
		else if (((uc_proc_byte & 0xF0) == 0x60) ||
   81360:	2a60      	cmp	r2, #96	; 0x60
   81362:	d018      	beq.n	81396 <iso7816_xfr_block_apdu_t0+0x1aa>
   81364:	2a90      	cmp	r2, #144	; 0x90
   81366:	d019      	beq.n	8139c <iso7816_xfr_block_apdu_t0+0x1b0>
		else if (p_apdu[1] == uc_proc_byte) {
   81368:	f899 2001 	ldrb.w	r2, [r9, #1]
   8136c:	4293      	cmp	r3, r2
   8136e:	d09e      	beq.n	812ae <iso7816_xfr_block_apdu_t0+0xc2>
		uint8_t uc_proc_byte_x = (uc_proc_byte ^ 0xff);
   81370:	43db      	mvns	r3, r3
		else if (p_apdu[1] == uc_proc_byte_x) {
   81372:	b2db      	uxtb	r3, r3
   81374:	4293      	cmp	r3, r2
   81376:	d1ab      	bne.n	812d0 <iso7816_xfr_block_apdu_t0+0xe4>
			if (uc_cmd_case == CASE2) {
   81378:	f1b8 0f02 	cmp.w	r8, #2
   8137c:	d0d5      	beq.n	8132a <iso7816_xfr_block_apdu_t0+0x13e>
				status |= iso7816_send_char(p_usart, p_apdu[us_apdu_index++]);
   8137e:	f107 0b01 	add.w	fp, r7, #1
   81382:	fa1f fb8b 	uxth.w	fp, fp
   81386:	f819 1007 	ldrb.w	r1, [r9, r7]
   8138a:	9801      	ldr	r0, [sp, #4]
   8138c:	4b0a      	ldr	r3, [pc, #40]	; (813b8 <iso7816_xfr_block_apdu_t0+0x1cc>)
   8138e:	4798      	blx	r3
   81390:	4305      	orrs	r5, r0
   81392:	465f      	mov	r7, fp
   81394:	e7d5      	b.n	81342 <iso7816_xfr_block_apdu_t0+0x156>
			uc_sw1 = 1;
   81396:	2301      	movs	r3, #1
   81398:	9302      	str	r3, [sp, #8]
   8139a:	e7d4      	b.n	81346 <iso7816_xfr_block_apdu_t0+0x15a>
   8139c:	2301      	movs	r3, #1
   8139e:	9302      	str	r3, [sp, #8]
   813a0:	e7d1      	b.n	81346 <iso7816_xfr_block_apdu_t0+0x15a>
		status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW1 */
   813a2:	9b03      	ldr	r3, [sp, #12]
   813a4:	1c5c      	adds	r4, r3, #1
   813a6:	b2a4      	uxth	r4, r4
   813a8:	eb0a 0103 	add.w	r1, sl, r3
   813ac:	9801      	ldr	r0, [sp, #4]
   813ae:	4b03      	ldr	r3, [pc, #12]	; (813bc <iso7816_xfr_block_apdu_t0+0x1d0>)
   813b0:	4798      	blx	r3
   813b2:	4305      	orrs	r5, r0
   813b4:	e796      	b.n	812e4 <iso7816_xfr_block_apdu_t0+0xf8>
   813b6:	bf00      	nop
   813b8:	0008117d 	.word	0x0008117d
   813bc:	000810e5 	.word	0x000810e5
   813c0:	0008d830 	.word	0x0008d830
   813c4:	00087755 	.word	0x00087755

000813c8 <iso7816_xfr_block_apdu_t1>:
 *
 * \return           Message index.
 */
uint16_t iso7816_xfr_block_apdu_t1(Usart* p_usart, const uint8_t *p_apdu,
		uint8_t *p_message, uint16_t us_length)
{
   813c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t index;
	uint16_t edc;
	uint32_t rx_len;
	uint16_t us_message_index = 0;

	if (us_length <= 0) {
   813cc:	2b00      	cmp	r3, #0
   813ce:	f000 80a4 	beq.w	8151a <iso7816_xfr_block_apdu_t1+0x152>
   813d2:	4690      	mov	r8, r2
   813d4:	460d      	mov	r5, r1
   813d6:	4683      	mov	fp, r0
		return false;
	}

	if (tc3 & 0x1) {
   813d8:	4b72      	ldr	r3, [pc, #456]	; (815a4 <iso7816_xfr_block_apdu_t1+0x1dc>)
   813da:	781e      	ldrb	r6, [r3, #0]
   813dc:	f006 0a01 	and.w	sl, r6, #1
   813e0:	f346 0600 	sbfx	r6, r6, #0, #1
   813e4:	b2b6      	uxth	r6, r6
	} else {
		edc = 0;
	}

	/* Update the edc for the data to be transmitted */
	for (index = 0; index < (p_apdu[2] + 3); index++) {
   813e6:	f891 9002 	ldrb.w	r9, [r1, #2]
   813ea:	f109 0903 	add.w	r9, r9, #3
   813ee:	2400      	movs	r4, #0
		*edc = iso7816_update_crc(data, *edc);
   813f0:	4f6d      	ldr	r7, [pc, #436]	; (815a8 <iso7816_xfr_block_apdu_t1+0x1e0>)
   813f2:	e006      	b.n	81402 <iso7816_xfr_block_apdu_t1+0x3a>
   813f4:	4631      	mov	r1, r6
   813f6:	47b8      	blx	r7
   813f8:	4606      	mov	r6, r0
	for (index = 0; index < (p_apdu[2] + 3); index++) {
   813fa:	3401      	adds	r4, #1
   813fc:	b2e4      	uxtb	r4, r4
   813fe:	454c      	cmp	r4, r9
   81400:	da06      	bge.n	81410 <iso7816_xfr_block_apdu_t1+0x48>
		iso7816_update_edc(p_apdu[index], &edc);
   81402:	5d28      	ldrb	r0, [r5, r4]
	if (tc3 & 0x1) {  /* type = CRC */
   81404:	f1ba 0f00 	cmp.w	sl, #0
   81408:	d1f4      	bne.n	813f4 <iso7816_xfr_block_apdu_t1+0x2c>
		*edc = *edc ^ data;
   8140a:	4046      	eors	r6, r0
   8140c:	b2b6      	uxth	r6, r6
   8140e:	e7f4      	b.n	813fa <iso7816_xfr_block_apdu_t1+0x32>
   81410:	2400      	movs	r4, #0
	}

	/* Transmit Data Bytes */
	for (index = 0; index < (p_apdu[2] + 3); index++) {
		iso7816_send_char(p_usart, p_apdu[index]);
   81412:	4f66      	ldr	r7, [pc, #408]	; (815ac <iso7816_xfr_block_apdu_t1+0x1e4>)
   81414:	5d29      	ldrb	r1, [r5, r4]
   81416:	4658      	mov	r0, fp
   81418:	47b8      	blx	r7
	for (index = 0; index < (p_apdu[2] + 3); index++) {
   8141a:	3401      	adds	r4, #1
   8141c:	b2e4      	uxtb	r4, r4
   8141e:	78ab      	ldrb	r3, [r5, #2]
   81420:	3303      	adds	r3, #3
   81422:	429c      	cmp	r4, r3
   81424:	dbf6      	blt.n	81414 <iso7816_xfr_block_apdu_t1+0x4c>
	}

	/* Transmit EDC */
	iso7816_send_char(p_usart, (uint8_t)edc);
   81426:	b2f1      	uxtb	r1, r6
   81428:	4658      	mov	r0, fp
   8142a:	4b60      	ldr	r3, [pc, #384]	; (815ac <iso7816_xfr_block_apdu_t1+0x1e4>)
   8142c:	4798      	blx	r3

	if (tc3 & 0x1) {
   8142e:	4b5d      	ldr	r3, [pc, #372]	; (815a4 <iso7816_xfr_block_apdu_t1+0x1dc>)
   81430:	781b      	ldrb	r3, [r3, #0]
   81432:	f013 0f01 	tst.w	r3, #1
   81436:	d14f      	bne.n	814d8 <iso7816_xfr_block_apdu_t1+0x110>
		iso7816_send_char(p_usart, (uint8_t)edc >> 8);
	}

	if (iso7816_get_char(p_usart, &p_message[0]) == 0xff) {
   81438:	4641      	mov	r1, r8
   8143a:	4658      	mov	r0, fp
   8143c:	4b5c      	ldr	r3, [pc, #368]	; (815b0 <iso7816_xfr_block_apdu_t1+0x1e8>)
   8143e:	4798      	blx	r3
   81440:	28ff      	cmp	r0, #255	; 0xff
   81442:	d06d      	beq.n	81520 <iso7816_xfr_block_apdu_t1+0x158>
		return us_message_index;
	}

	us_message_index++;

	if (iso7816_get_char(p_usart, &p_message[1]) == 0xff) {
   81444:	f108 0101 	add.w	r1, r8, #1
   81448:	4658      	mov	r0, fp
   8144a:	4b59      	ldr	r3, [pc, #356]	; (815b0 <iso7816_xfr_block_apdu_t1+0x1e8>)
   8144c:	4798      	blx	r3
   8144e:	28ff      	cmp	r0, #255	; 0xff
   81450:	d069      	beq.n	81526 <iso7816_xfr_block_apdu_t1+0x15e>
		return us_message_index;
	}

	us_message_index++;

	if (iso7816_get_char(p_usart, &p_message[2]) == 0xff) {
   81452:	f108 0102 	add.w	r1, r8, #2
   81456:	4658      	mov	r0, fp
   81458:	4b55      	ldr	r3, [pc, #340]	; (815b0 <iso7816_xfr_block_apdu_t1+0x1e8>)
   8145a:	4798      	blx	r3
   8145c:	28ff      	cmp	r0, #255	; 0xff
   8145e:	d065      	beq.n	8152c <iso7816_xfr_block_apdu_t1+0x164>
		return us_message_index;
	}

	us_message_index++;

	rx_len = p_message[2] + 1;
   81460:	f898 4002 	ldrb.w	r4, [r8, #2]
   81464:	1c65      	adds	r5, r4, #1

	if (tc3 & 0x1) {
   81466:	4b4f      	ldr	r3, [pc, #316]	; (815a4 <iso7816_xfr_block_apdu_t1+0x1dc>)
   81468:	781b      	ldrb	r3, [r3, #0]
   8146a:	f013 0301 	ands.w	r3, r3, #1
   8146e:	d038      	beq.n	814e2 <iso7816_xfr_block_apdu_t1+0x11a>
		rx_len++;
   81470:	f105 0901 	add.w	r9, r5, #1
	}

	for (index = 3; index < (rx_len + 3); index++) {
   81474:	1d2e      	adds	r6, r5, #4
   81476:	2e03      	cmp	r6, #3
		rx_len++;
   81478:	bf88      	it	hi
   8147a:	464d      	movhi	r5, r9
	for (index = 3; index < (rx_len + 3); index++) {
   8147c:	f240 8082 	bls.w	81584 <iso7816_xfr_block_apdu_t1+0x1bc>
		rx_len++;
   81480:	2103      	movs	r1, #3
   81482:	460c      	mov	r4, r1
		if (iso7816_get_char(p_usart, &p_message[index]) == 0xff) {
   81484:	f8df 9128 	ldr.w	r9, [pc, #296]	; 815b0 <iso7816_xfr_block_apdu_t1+0x1e8>
   81488:	4441      	add	r1, r8
   8148a:	4658      	mov	r0, fp
   8148c:	47c8      	blx	r9
   8148e:	28ff      	cmp	r0, #255	; 0xff
   81490:	d04f      	beq.n	81532 <iso7816_xfr_block_apdu_t1+0x16a>
	for (index = 3; index < (rx_len + 3); index++) {
   81492:	3401      	adds	r4, #1
   81494:	b2e4      	uxtb	r4, r4
   81496:	4621      	mov	r1, r4
   81498:	42b4      	cmp	r4, r6
   8149a:	d3f5      	bcc.n	81488 <iso7816_xfr_block_apdu_t1+0xc0>
			return us_message_index;
		}
	}

	/* Check for the CRC Error */
	if (tc3 & 0x1) {
   8149c:	4b41      	ldr	r3, [pc, #260]	; (815a4 <iso7816_xfr_block_apdu_t1+0x1dc>)
   8149e:	781b      	ldrb	r3, [r3, #0]
   814a0:	f013 0f01 	tst.w	r3, #1
   814a4:	d148      	bne.n	81538 <iso7816_xfr_block_apdu_t1+0x170>
		}
	} else {
		edc = 0;
		edc = edc ^ p_message[0];
		edc = edc ^ p_message[1];
		edc = edc ^ p_message[2];
   814a6:	f898 2001 	ldrb.w	r2, [r8, #1]
   814aa:	f898 3000 	ldrb.w	r3, [r8]
   814ae:	405a      	eors	r2, r3
   814b0:	f898 3002 	ldrb.w	r3, [r8, #2]
   814b4:	405a      	eors	r2, r3
   814b6:	2103      	movs	r1, #3
   814b8:	460b      	mov	r3, r1

		for (index = 3; index < (rx_len + 3); index++) {
			edc = edc ^ p_message[index];
   814ba:	f818 1001 	ldrb.w	r1, [r8, r1]
   814be:	404a      	eors	r2, r1
		for (index = 3; index < (rx_len + 3); index++) {
   814c0:	3301      	adds	r3, #1
   814c2:	b2db      	uxtb	r3, r3
   814c4:	4619      	mov	r1, r3
   814c6:	42b3      	cmp	r3, r6
   814c8:	d3f7      	bcc.n	814ba <iso7816_xfr_block_apdu_t1+0xf2>
		}

		if (edc != p_message[index + 1]) {
   814ca:	4441      	add	r1, r8
   814cc:	784b      	ldrb	r3, [r1, #1]
   814ce:	4293      	cmp	r3, r2
   814d0:	d01f      	beq.n	81512 <iso7816_xfr_block_apdu_t1+0x14a>
			return us_message_index;
   814d2:	2003      	movs	r0, #3
   814d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		iso7816_send_char(p_usart, (uint8_t)edc >> 8);
   814d8:	2100      	movs	r1, #0
   814da:	4658      	mov	r0, fp
   814dc:	4b33      	ldr	r3, [pc, #204]	; (815ac <iso7816_xfr_block_apdu_t1+0x1e4>)
   814de:	4798      	blx	r3
   814e0:	e7aa      	b.n	81438 <iso7816_xfr_block_apdu_t1+0x70>
	for (index = 3; index < (rx_len + 3); index++) {
   814e2:	1cee      	adds	r6, r5, #3
   814e4:	2e03      	cmp	r6, #3
   814e6:	d8cb      	bhi.n	81480 <iso7816_xfr_block_apdu_t1+0xb8>
	if (tc3 & 0x1) {
   814e8:	2b00      	cmp	r3, #0
   814ea:	d14a      	bne.n	81582 <iso7816_xfr_block_apdu_t1+0x1ba>
		edc = edc ^ p_message[2];
   814ec:	f898 2000 	ldrb.w	r2, [r8]
   814f0:	f898 3001 	ldrb.w	r3, [r8, #1]
   814f4:	405a      	eors	r2, r3
   814f6:	f898 3002 	ldrb.w	r3, [r8, #2]
   814fa:	405a      	eors	r2, r3
		for (index = 3; index < (rx_len + 3); index++) {
   814fc:	2103      	movs	r1, #3
   814fe:	e7e4      	b.n	814ca <iso7816_xfr_block_apdu_t1+0x102>
				((edc & 0xFF) != p_message[rx_len - 1])) {
   81500:	44a8      	add	r8, r5
		if (((edc >> 8) != p_message[rx_len - 2]) ||
   81502:	f818 3c01 	ldrb.w	r3, [r8, #-1]
   81506:	b2c0      	uxtb	r0, r0
   81508:	4283      	cmp	r3, r0
   8150a:	d002      	beq.n	81512 <iso7816_xfr_block_apdu_t1+0x14a>
			return us_message_index;
   8150c:	2003      	movs	r0, #3
   8150e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
	}

	us_message_index += rx_len;
   81512:	1ce8      	adds	r0, r5, #3
   81514:	b280      	uxth	r0, r0
	return us_message_index;
   81516:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return false;
   8151a:	4618      	mov	r0, r3
   8151c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return us_message_index;
   81520:	2000      	movs	r0, #0
   81522:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return us_message_index;
   81526:	2001      	movs	r0, #1
   81528:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return us_message_index;
   8152c:	2002      	movs	r0, #2
   8152e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return us_message_index;
   81532:	2003      	movs	r0, #3
   81534:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		edc = iso7816_update_crc(p_message[0], edc);
   81538:	f64f 71ff 	movw	r1, #65535	; 0xffff
   8153c:	f898 0000 	ldrb.w	r0, [r8]
   81540:	4c19      	ldr	r4, [pc, #100]	; (815a8 <iso7816_xfr_block_apdu_t1+0x1e0>)
   81542:	47a0      	blx	r4
		edc = iso7816_update_crc(p_message[1], edc);
   81544:	4601      	mov	r1, r0
   81546:	f898 0001 	ldrb.w	r0, [r8, #1]
   8154a:	47a0      	blx	r4
		edc = iso7816_update_crc(p_message[2], edc);
   8154c:	4601      	mov	r1, r0
   8154e:	f898 0002 	ldrb.w	r0, [r8, #2]
   81552:	47a0      	blx	r4
   81554:	2303      	movs	r3, #3
   81556:	461c      	mov	r4, r3
			edc = iso7816_update_crc(p_message[index], edc);
   81558:	4f13      	ldr	r7, [pc, #76]	; (815a8 <iso7816_xfr_block_apdu_t1+0x1e0>)
   8155a:	4601      	mov	r1, r0
   8155c:	f818 0003 	ldrb.w	r0, [r8, r3]
   81560:	47b8      	blx	r7
		for (index = 3; index < (rx_len + 3); index++) {
   81562:	3401      	adds	r4, #1
   81564:	b2e4      	uxtb	r4, r4
   81566:	4623      	mov	r3, r4
   81568:	42b4      	cmp	r4, r6
   8156a:	d3f6      	bcc.n	8155a <iso7816_xfr_block_apdu_t1+0x192>
		if (((edc >> 8) != p_message[rx_len - 2]) ||
   8156c:	eb08 0305 	add.w	r3, r8, r5
   81570:	f813 2c02 	ldrb.w	r2, [r3, #-2]
   81574:	f3c0 230f 	ubfx	r3, r0, #8, #16
   81578:	429a      	cmp	r2, r3
   8157a:	d0c1      	beq.n	81500 <iso7816_xfr_block_apdu_t1+0x138>
			return us_message_index;
   8157c:	2003      	movs	r0, #3
   8157e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	rx_len = p_message[2] + 1;
   81582:	46a9      	mov	r9, r5
		edc = iso7816_update_crc(p_message[0], edc);
   81584:	f64f 71ff 	movw	r1, #65535	; 0xffff
   81588:	f898 0000 	ldrb.w	r0, [r8]
   8158c:	4d06      	ldr	r5, [pc, #24]	; (815a8 <iso7816_xfr_block_apdu_t1+0x1e0>)
   8158e:	47a8      	blx	r5
		edc = iso7816_update_crc(p_message[1], edc);
   81590:	4601      	mov	r1, r0
   81592:	f898 0001 	ldrb.w	r0, [r8, #1]
   81596:	47a8      	blx	r5
		edc = iso7816_update_crc(p_message[2], edc);
   81598:	4601      	mov	r1, r0
   8159a:	4620      	mov	r0, r4
   8159c:	47a8      	blx	r5
   8159e:	464d      	mov	r5, r9
   815a0:	e7e4      	b.n	8156c <iso7816_xfr_block_apdu_t1+0x1a4>
   815a2:	bf00      	nop
   815a4:	200011ef 	.word	0x200011ef
   815a8:	000810a1 	.word	0x000810a1
   815ac:	0008117d 	.word	0x0008117d
   815b0:	000810e5 	.word	0x000810e5

000815b4 <iso7816_data_block_atr>:
 * \param p_usart Pointer to the usart device.
 * \param p_atr    Pointer to ATR buffer.
 * \param p_length Pointer for store the ATR length.
 */
void iso7816_data_block_atr(Usart* p_usart, uint8_t *p_atr, uint8_t *p_length)
{
   815b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   815b8:	4607      	mov	r7, r0
   815ba:	460e      	mov	r6, r1
   815bc:	4690      	mov	r8, r2
	uint32_t i;
	uint32_t j;
	uint8_t uc_value;

	*p_length = 0;
   815be:	2300      	movs	r3, #0
   815c0:	7013      	strb	r3, [r2, #0]

	ta1=0;
   815c2:	4a55      	ldr	r2, [pc, #340]	; (81718 <iso7816_data_block_atr+0x164>)
   815c4:	7013      	strb	r3, [r2, #0]
	td1=0;
   815c6:	4a55      	ldr	r2, [pc, #340]	; (8171c <iso7816_data_block_atr+0x168>)
   815c8:	7013      	strb	r3, [r2, #0]
	tc3=0;
   815ca:	4a55      	ldr	r2, [pc, #340]	; (81720 <iso7816_data_block_atr+0x16c>)
   815cc:	7013      	strb	r3, [r2, #0]

	/* Read ATR TS. */
	iso7816_get_char(p_usart, &p_atr[0]);
   815ce:	4c55      	ldr	r4, [pc, #340]	; (81724 <iso7816_data_block_atr+0x170>)
   815d0:	47a0      	blx	r4

	/* Read ATR T0. */
	iso7816_get_char(p_usart, &p_atr[1]);
   815d2:	1c71      	adds	r1, r6, #1
   815d4:	4638      	mov	r0, r7
   815d6:	47a0      	blx	r4

	uc_value = p_atr[1] & 0xF0;
   815d8:	7874      	ldrb	r4, [r6, #1]
   815da:	f004 09f0 	and.w	r9, r4, #240	; 0xf0
	i = 2;

	/* Read ATR T1. */
	if (uc_value & 0x10) { /* TA[1] */
   815de:	f014 0f10 	tst.w	r4, #16
   815e2:	d11d      	bne.n	81620 <iso7816_data_block_atr+0x6c>
	i = 2;
   815e4:	2502      	movs	r5, #2
		iso7816_get_char(p_usart, &p_atr[i++]);
		ta1 = p_atr[2];
	}

	if (uc_value & 0x20) { /* TB[1] */
   815e6:	f014 0f20 	tst.w	r4, #32
   815ea:	d122      	bne.n	81632 <iso7816_data_block_atr+0x7e>
		iso7816_get_char(p_usart, &p_atr[i++]);
	}

	if (uc_value & 0x40) { /* TC[1] */
   815ec:	f014 0f40 	tst.w	r4, #64	; 0x40
   815f0:	d127      	bne.n	81642 <iso7816_data_block_atr+0x8e>
		iso7816_get_char(p_usart, &p_atr[i++]);
	}

	if (uc_value & 0x80) { /* TD[1] */
   815f2:	f019 0f80 	tst.w	r9, #128	; 0x80
   815f6:	d12b      	bne.n	81650 <iso7816_data_block_atr+0x9c>
			uc_value = 0;
		}
	}

	/* Historical Bytes. */
	uc_value = p_atr[1] & 0x0F;
   815f8:	7873      	ldrb	r3, [r6, #1]
	for (j = 0; j < uc_value; j++) {
   815fa:	f013 030f 	ands.w	r3, r3, #15
   815fe:	d00b      	beq.n	81618 <iso7816_data_block_atr+0x64>
   81600:	1974      	adds	r4, r6, r5
   81602:	eb05 0903 	add.w	r9, r5, r3
   81606:	444e      	add	r6, r9
		iso7816_get_char(p_usart, &p_atr[i++]);
   81608:	4d46      	ldr	r5, [pc, #280]	; (81724 <iso7816_data_block_atr+0x170>)
   8160a:	4621      	mov	r1, r4
   8160c:	4638      	mov	r0, r7
   8160e:	47a8      	blx	r5
   81610:	3401      	adds	r4, #1
	for (j = 0; j < uc_value; j++) {
   81612:	42b4      	cmp	r4, r6
   81614:	d1f9      	bne.n	8160a <iso7816_data_block_atr+0x56>
		iso7816_get_char(p_usart, &p_atr[i++]);
   81616:	464d      	mov	r5, r9
	}

	*p_length = i;
   81618:	f888 5000 	strb.w	r5, [r8]
}
   8161c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		iso7816_get_char(p_usart, &p_atr[i++]);
   81620:	1cb1      	adds	r1, r6, #2
   81622:	4638      	mov	r0, r7
   81624:	4b3f      	ldr	r3, [pc, #252]	; (81724 <iso7816_data_block_atr+0x170>)
   81626:	4798      	blx	r3
		ta1 = p_atr[2];
   81628:	78b2      	ldrb	r2, [r6, #2]
   8162a:	4b3b      	ldr	r3, [pc, #236]	; (81718 <iso7816_data_block_atr+0x164>)
   8162c:	701a      	strb	r2, [r3, #0]
		iso7816_get_char(p_usart, &p_atr[i++]);
   8162e:	2503      	movs	r5, #3
   81630:	e7d9      	b.n	815e6 <iso7816_data_block_atr+0x32>
		iso7816_get_char(p_usart, &p_atr[i++]);
   81632:	f105 0a01 	add.w	sl, r5, #1
   81636:	1971      	adds	r1, r6, r5
   81638:	4638      	mov	r0, r7
   8163a:	4b3a      	ldr	r3, [pc, #232]	; (81724 <iso7816_data_block_atr+0x170>)
   8163c:	4798      	blx	r3
   8163e:	4655      	mov	r5, sl
   81640:	e7d4      	b.n	815ec <iso7816_data_block_atr+0x38>
		iso7816_get_char(p_usart, &p_atr[i++]);
   81642:	1c6c      	adds	r4, r5, #1
   81644:	1971      	adds	r1, r6, r5
   81646:	4638      	mov	r0, r7
   81648:	4b36      	ldr	r3, [pc, #216]	; (81724 <iso7816_data_block_atr+0x170>)
   8164a:	4798      	blx	r3
   8164c:	4625      	mov	r5, r4
   8164e:	e7d0      	b.n	815f2 <iso7816_data_block_atr+0x3e>
		iso7816_get_char(p_usart, &p_atr[i]);
   81650:	1971      	adds	r1, r6, r5
   81652:	4638      	mov	r0, r7
   81654:	4b33      	ldr	r3, [pc, #204]	; (81724 <iso7816_data_block_atr+0x170>)
   81656:	4798      	blx	r3
		td1 = p_atr[i];
   81658:	f816 9005 	ldrb.w	r9, [r6, r5]
   8165c:	4b2f      	ldr	r3, [pc, #188]	; (8171c <iso7816_data_block_atr+0x168>)
   8165e:	f883 9000 	strb.w	r9, [r3]
		uc_value = p_atr[i++] & 0xF0;
   81662:	1c6c      	adds	r4, r5, #1
	if (uc_value) {
   81664:	f019 0af0 	ands.w	sl, r9, #240	; 0xf0
   81668:	d00b      	beq.n	81682 <iso7816_data_block_atr+0xce>
		if (uc_value & 0x10) { /* TA[2] */
   8166a:	f019 0f10 	tst.w	r9, #16
   8166e:	d10a      	bne.n	81686 <iso7816_data_block_atr+0xd2>
		if (uc_value & 0x20) { /* TB[2] */
   81670:	f019 0f20 	tst.w	r9, #32
   81674:	d10e      	bne.n	81694 <iso7816_data_block_atr+0xe0>
		if (uc_value & 0x40) { /* TC[2] */
   81676:	f019 0f40 	tst.w	r9, #64	; 0x40
   8167a:	d112      	bne.n	816a2 <iso7816_data_block_atr+0xee>
		if (uc_value & 0x80) { /* TD[2] */
   8167c:	f01a 0f80 	tst.w	sl, #128	; 0x80
   81680:	d116      	bne.n	816b0 <iso7816_data_block_atr+0xfc>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81682:	4625      	mov	r5, r4
   81684:	e7b8      	b.n	815f8 <iso7816_data_block_atr+0x44>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81686:	3502      	adds	r5, #2
   81688:	1931      	adds	r1, r6, r4
   8168a:	4638      	mov	r0, r7
   8168c:	4b25      	ldr	r3, [pc, #148]	; (81724 <iso7816_data_block_atr+0x170>)
   8168e:	4798      	blx	r3
   81690:	462c      	mov	r4, r5
   81692:	e7ed      	b.n	81670 <iso7816_data_block_atr+0xbc>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81694:	1c65      	adds	r5, r4, #1
   81696:	1931      	adds	r1, r6, r4
   81698:	4638      	mov	r0, r7
   8169a:	4b22      	ldr	r3, [pc, #136]	; (81724 <iso7816_data_block_atr+0x170>)
   8169c:	4798      	blx	r3
   8169e:	462c      	mov	r4, r5
   816a0:	e7e9      	b.n	81676 <iso7816_data_block_atr+0xc2>
			iso7816_get_char(p_usart, &p_atr[i++]);
   816a2:	1c65      	adds	r5, r4, #1
   816a4:	1931      	adds	r1, r6, r4
   816a6:	4638      	mov	r0, r7
   816a8:	4b1e      	ldr	r3, [pc, #120]	; (81724 <iso7816_data_block_atr+0x170>)
   816aa:	4798      	blx	r3
   816ac:	462c      	mov	r4, r5
   816ae:	e7e5      	b.n	8167c <iso7816_data_block_atr+0xc8>
			iso7816_get_char(p_usart, &p_atr[i]);
   816b0:	1931      	adds	r1, r6, r4
   816b2:	4638      	mov	r0, r7
   816b4:	4b1b      	ldr	r3, [pc, #108]	; (81724 <iso7816_data_block_atr+0x170>)
   816b6:	4798      	blx	r3
			uc_value = p_atr[i++] & 0xF0;
   816b8:	1c65      	adds	r5, r4, #1
   816ba:	f816 9004 	ldrb.w	r9, [r6, r4]
	if (uc_value) {
   816be:	f019 0af0 	ands.w	sl, r9, #240	; 0xf0
   816c2:	d099      	beq.n	815f8 <iso7816_data_block_atr+0x44>
		if (uc_value & 0x10) { /* TA[3] */
   816c4:	f019 0f10 	tst.w	r9, #16
   816c8:	d10e      	bne.n	816e8 <iso7816_data_block_atr+0x134>
		if (uc_value & 0x20) { /* TB[3] */
   816ca:	f019 0f20 	tst.w	r9, #32
   816ce:	d112      	bne.n	816f6 <iso7816_data_block_atr+0x142>
		if (uc_value & 0x40) { /* TC[3] */
   816d0:	f019 0f40 	tst.w	r9, #64	; 0x40
   816d4:	d116      	bne.n	81704 <iso7816_data_block_atr+0x150>
		if (uc_value & 0x80) { /* TD[3] */
   816d6:	f01a 0f80 	tst.w	sl, #128	; 0x80
   816da:	d08d      	beq.n	815f8 <iso7816_data_block_atr+0x44>
			iso7816_get_char(p_usart, &p_atr[i]);
   816dc:	1971      	adds	r1, r6, r5
   816de:	4638      	mov	r0, r7
   816e0:	4b10      	ldr	r3, [pc, #64]	; (81724 <iso7816_data_block_atr+0x170>)
   816e2:	4798      	blx	r3
			uc_value = p_atr[i++] & 0xF0;
   816e4:	3501      	adds	r5, #1
   816e6:	e787      	b.n	815f8 <iso7816_data_block_atr+0x44>
			iso7816_get_char(p_usart, &p_atr[i++]);
   816e8:	3402      	adds	r4, #2
   816ea:	1971      	adds	r1, r6, r5
   816ec:	4638      	mov	r0, r7
   816ee:	4b0d      	ldr	r3, [pc, #52]	; (81724 <iso7816_data_block_atr+0x170>)
   816f0:	4798      	blx	r3
   816f2:	4625      	mov	r5, r4
   816f4:	e7e9      	b.n	816ca <iso7816_data_block_atr+0x116>
			iso7816_get_char(p_usart, &p_atr[i++]);
   816f6:	1c6c      	adds	r4, r5, #1
   816f8:	1971      	adds	r1, r6, r5
   816fa:	4638      	mov	r0, r7
   816fc:	4b09      	ldr	r3, [pc, #36]	; (81724 <iso7816_data_block_atr+0x170>)
   816fe:	4798      	blx	r3
   81700:	4625      	mov	r5, r4
   81702:	e7e5      	b.n	816d0 <iso7816_data_block_atr+0x11c>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81704:	1c6c      	adds	r4, r5, #1
   81706:	1971      	adds	r1, r6, r5
   81708:	4638      	mov	r0, r7
   8170a:	4b06      	ldr	r3, [pc, #24]	; (81724 <iso7816_data_block_atr+0x170>)
   8170c:	4798      	blx	r3
			tc3 = p_atr[i - 1];
   8170e:	5d72      	ldrb	r2, [r6, r5]
   81710:	4b03      	ldr	r3, [pc, #12]	; (81720 <iso7816_data_block_atr+0x16c>)
   81712:	701a      	strb	r2, [r3, #0]
			iso7816_get_char(p_usart, &p_atr[i++]);
   81714:	4625      	mov	r5, r4
   81716:	e7de      	b.n	816d6 <iso7816_data_block_atr+0x122>
   81718:	200011ee 	.word	0x200011ee
   8171c:	200011f0 	.word	0x200011f0
   81720:	200011ef 	.word	0x200011ef
   81724:	000810e5 	.word	0x000810e5

00081728 <iso7816_warm_reset>:
 * \brief Warm reset.
 *
 * \param p_usart Pointer to the usart device.
 */
void iso7816_warm_reset(Usart* p_usart)
{
   81728:	b510      	push	{r4, lr}
   8172a:	b082      	sub	sp, #8
   8172c:	4604      	mov	r4, r0
	uint32_t i;
	uint32_t ul_data;

	iso7816_icc_power_off();
   8172e:	4b16      	ldr	r3, [pc, #88]	; (81788 <iso7816_warm_reset+0x60>)
   81730:	4798      	blx	r3

	/* tb: wait 400 cycles. */
	for (i = 0; i < (RST_WAIT_TIME * (g_ul_clk / 1000000)); i++) {
   81732:	4b16      	ldr	r3, [pc, #88]	; (8178c <iso7816_warm_reset+0x64>)
   81734:	681b      	ldr	r3, [r3, #0]
   81736:	4a16      	ldr	r2, [pc, #88]	; (81790 <iso7816_warm_reset+0x68>)
   81738:	fba2 2303 	umull	r2, r3, r2, r3
   8173c:	0c9b      	lsrs	r3, r3, #18
   8173e:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   81742:	00db      	lsls	r3, r3, #3
   81744:	d00c      	beq.n	81760 <iso7816_warm_reset+0x38>
   81746:	2200      	movs	r2, #0
   81748:	4810      	ldr	r0, [pc, #64]	; (8178c <iso7816_warm_reset+0x64>)
   8174a:	4911      	ldr	r1, [pc, #68]	; (81790 <iso7816_warm_reset+0x68>)
   8174c:	3201      	adds	r2, #1
   8174e:	6803      	ldr	r3, [r0, #0]
   81750:	fba1 e303 	umull	lr, r3, r1, r3
   81754:	0c9b      	lsrs	r3, r3, #18
   81756:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   8175a:	ebb2 0fc3 	cmp.w	r2, r3, lsl #3
   8175e:	d3f5      	bcc.n	8174c <iso7816_warm_reset+0x24>
	}

	usart_read(p_usart, &ul_data);
   81760:	a901      	add	r1, sp, #4
   81762:	4620      	mov	r0, r4
   81764:	4b0b      	ldr	r3, [pc, #44]	; (81794 <iso7816_warm_reset+0x6c>)
   81766:	4798      	blx	r3
	usart_reset_status(p_usart);
   81768:	4620      	mov	r0, r4
   8176a:	4b0b      	ldr	r3, [pc, #44]	; (81798 <iso7816_warm_reset+0x70>)
   8176c:	4798      	blx	r3
	usart_reset_iterations(p_usart);
   8176e:	4620      	mov	r0, r4
   81770:	4b0a      	ldr	r3, [pc, #40]	; (8179c <iso7816_warm_reset+0x74>)
   81772:	4798      	blx	r3
	usart_reset_nack(p_usart);
   81774:	4620      	mov	r0, r4
   81776:	4b0a      	ldr	r3, [pc, #40]	; (817a0 <iso7816_warm_reset+0x78>)
   81778:	4798      	blx	r3
	gpio_set_pin_high(gs_ul_rst_pin_idx);
   8177a:	4b0a      	ldr	r3, [pc, #40]	; (817a4 <iso7816_warm_reset+0x7c>)
   8177c:	6818      	ldr	r0, [r3, #0]
   8177e:	4b0a      	ldr	r3, [pc, #40]	; (817a8 <iso7816_warm_reset+0x80>)
   81780:	4798      	blx	r3

	iso7816_icc_power_on();
}
   81782:	b002      	add	sp, #8
   81784:	bd10      	pop	{r4, pc}
   81786:	bf00      	nop
   81788:	000810d1 	.word	0x000810d1
   8178c:	20001b38 	.word	0x20001b38
   81790:	431bde83 	.word	0x431bde83
   81794:	00086d73 	.word	0x00086d73
   81798:	00086d2d 	.word	0x00086d2d
   8179c:	00086d35 	.word	0x00086d35
   817a0:	00086d3d 	.word	0x00086d3d
   817a4:	20001b3c 	.word	0x20001b3c
   817a8:	00084ebf 	.word	0x00084ebf

000817ac <iso7816_decode_atr>:
 *
 * \param p_usart Pointer to the usart device.
 * \param p_atr Pinter on ATR buffer.
 */
uint8_t iso7816_decode_atr(Usart* p_usart, uint8_t *p_atr)
{
   817ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   817b0:	b09c      	sub	sp, #112	; 0x70
   817b2:	4686      	mov	lr, r0
   817b4:	4688      	mov	r8, r1
	uint32_t ftable[16] = {0, 372, 558, 744, 1116, 1488, 1860, 0,
   817b6:	4e65      	ldr	r6, [pc, #404]	; (8194c <iso7816_decode_atr+0x1a0>)
   817b8:	ac0c      	add	r4, sp, #48	; 0x30
   817ba:	4635      	mov	r5, r6
   817bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   817be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   817c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   817c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   817c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   817c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   817c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   817cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			       0, 512, 768, 1024, 1536, 2048, 0, 0};
	uint32_t dtable[10] = {0, 1, 2, 4, 8, 16, 32, 64, 12, 20};
   817d0:	ad02      	add	r5, sp, #8
   817d2:	f106 0440 	add.w	r4, r6, #64	; 0x40
   817d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   817d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   817da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   817dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   817de:	e894 0003 	ldmia.w	r4, {r0, r1}
   817e2:	e885 0003 	stmia.w	r5, {r0, r1}
	uint8_t ppss[4] = {0,0,0,0};
   817e6:	2300      	movs	r3, #0
   817e8:	9301      	str	r3, [sp, #4]
	uint32_t y;
	uint8_t uc_offset;
	uint32_t fidi = 0;

	i = 2;
	y = p_atr[1] & 0xF0;
   817ea:	f898 1001 	ldrb.w	r1, [r8, #1]

	/* Read ATR Ti. */
	uc_offset = 1;

	if (y & 0x10) {
   817ee:	f011 0f10 	tst.w	r1, #16
   817f2:	d018      	beq.n	81826 <iso7816_decode_atr+0x7a>
	y = p_atr[1] & 0xF0;
   817f4:	f001 03f0 	and.w	r3, r1, #240	; 0xf0
   817f8:	2202      	movs	r2, #2
   817fa:	e004      	b.n	81806 <iso7816_decode_atr+0x5a>
			if (y & 0x40) { /* TC[i] */
				i++;
			}

			if (y & 0x80) { /* TD[i] */
				y = p_atr[i++] & 0xF0;
   817fc:	f818 3002 	ldrb.w	r3, [r8, r2]
   81800:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
   81804:	3201      	adds	r2, #1
		while (y) {
   81806:	b173      	cbz	r3, 81826 <iso7816_decode_atr+0x7a>
			if (y & 0x10) { /* TA[i] */
   81808:	f013 0f10 	tst.w	r3, #16
				i++;
   8180c:	bf18      	it	ne
   8180e:	3201      	addne	r2, #1
			if (y & 0x20) { /* TB[i] */
   81810:	f013 0f20 	tst.w	r3, #32
				i++;
   81814:	bf18      	it	ne
   81816:	3201      	addne	r2, #1
			if (y & 0x40) { /* TC[i] */
   81818:	f013 0f40 	tst.w	r3, #64	; 0x40
				i++;
   8181c:	bf18      	it	ne
   8181e:	3201      	addne	r2, #1
			if (y & 0x80) { /* TD[i] */
   81820:	f013 0f80 	tst.w	r3, #128	; 0x80
   81824:	d1ea      	bne.n	817fc <iso7816_decode_atr+0x50>
			uc_offset++;
		}
	}

	y = p_atr[1] & 0x0F;
	for (j = 0; j < y; j++) {
   81826:	f011 020f 	ands.w	r2, r1, #15
   8182a:	d003      	beq.n	81834 <iso7816_decode_atr+0x88>
   8182c:	2300      	movs	r3, #0
   8182e:	3301      	adds	r3, #1
   81830:	429a      	cmp	r2, r3
   81832:	d1fc      	bne.n	8182e <iso7816_decode_atr+0x82>
		i++;
	}

	if (td1 & 0x10) {
   81834:	4b46      	ldr	r3, [pc, #280]	; (81950 <iso7816_decode_atr+0x1a4>)
   81836:	7818      	ldrb	r0, [r3, #0]
   81838:	f010 0f10 	tst.w	r0, #16
   8183c:	f040 8081 	bne.w	81942 <iso7816_decode_atr+0x196>
		return 0;
	}

	if (ta1 && ((ta1 & 0xf) != 0)) {
   81840:	4b44      	ldr	r3, [pc, #272]	; (81954 <iso7816_decode_atr+0x1a8>)
   81842:	781b      	ldrb	r3, [r3, #0]
   81844:	b17b      	cbz	r3, 81866 <iso7816_decode_atr+0xba>
   81846:	f013 020f 	ands.w	r2, r3, #15
   8184a:	d044      	beq.n	818d6 <iso7816_decode_atr+0x12a>
		fidi = ftable[(ta1 >> 4) & 0xf] / dtable[ta1 & 0xf];
   8184c:	091b      	lsrs	r3, r3, #4
   8184e:	a91c      	add	r1, sp, #112	; 0x70
   81850:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   81854:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   81858:	f853 6c40 	ldr.w	r6, [r3, #-64]
   8185c:	f852 3c68 	ldr.w	r3, [r2, #-104]
   81860:	fbb6 f6f3 	udiv	r6, r6, r3
   81864:	e000      	b.n	81868 <iso7816_decode_atr+0xbc>
	uint32_t fidi = 0;
   81866:	2600      	movs	r6, #0
	}

	if (td1 & 0xf) {
   81868:	f010 000f 	ands.w	r0, r0, #15
   8186c:	d16a      	bne.n	81944 <iso7816_decode_atr+0x198>
   8186e:	4674      	mov	r4, lr
		return (td1 & 0xf);
	}
	
	// Propose speeds to card
	iso7816_send_char(p_usart, 0xff);
   81870:	21ff      	movs	r1, #255	; 0xff
   81872:	4670      	mov	r0, lr
   81874:	4d38      	ldr	r5, [pc, #224]	; (81958 <iso7816_decode_atr+0x1ac>)
   81876:	47a8      	blx	r5
	iso7816_send_char(p_usart, 0x10);
   81878:	2110      	movs	r1, #16
   8187a:	4620      	mov	r0, r4
   8187c:	47a8      	blx	r5
	iso7816_send_char(p_usart, ta1);
   8187e:	4f35      	ldr	r7, [pc, #212]	; (81954 <iso7816_decode_atr+0x1a8>)
   81880:	7839      	ldrb	r1, [r7, #0]
   81882:	4620      	mov	r0, r4
   81884:	47a8      	blx	r5
	iso7816_send_char(p_usart, 0xff ^ 0x10 ^ ta1);
   81886:	7839      	ldrb	r1, [r7, #0]
   81888:	f081 01ef 	eor.w	r1, r1, #239	; 0xef
   8188c:	4620      	mov	r0, r4
   8188e:	47a8      	blx	r5

	iso7816_get_char(p_usart, &ppss[0]);
   81890:	a901      	add	r1, sp, #4
   81892:	4620      	mov	r0, r4
   81894:	4d31      	ldr	r5, [pc, #196]	; (8195c <iso7816_decode_atr+0x1b0>)
   81896:	47a8      	blx	r5
	iso7816_get_char(p_usart, &ppss[1]);
   81898:	f10d 0105 	add.w	r1, sp, #5
   8189c:	4620      	mov	r0, r4
   8189e:	47a8      	blx	r5
	iso7816_get_char(p_usart, &ppss[2]);
   818a0:	f10d 0106 	add.w	r1, sp, #6
   818a4:	4620      	mov	r0, r4
   818a6:	47a8      	blx	r5
	iso7816_get_char(p_usart, &ppss[3]);
   818a8:	f10d 0107 	add.w	r1, sp, #7
   818ac:	4620      	mov	r0, r4
   818ae:	47a8      	blx	r5

	if ((ppss[0] != 0xff) || (ppss[1] != 0x10)) {
   818b0:	f89d 3004 	ldrb.w	r3, [sp, #4]
   818b4:	2bff      	cmp	r3, #255	; 0xff
   818b6:	d103      	bne.n	818c0 <iso7816_decode_atr+0x114>
   818b8:	f89d 3005 	ldrb.w	r3, [sp, #5]
   818bc:	2b10      	cmp	r3, #16
   818be:	d00c      	beq.n	818da <iso7816_decode_atr+0x12e>
		// Fail - if card doesn't support this we reset card again
		iso7816_warm_reset(p_usart);
   818c0:	4620      	mov	r0, r4
   818c2:	4b27      	ldr	r3, [pc, #156]	; (81960 <iso7816_decode_atr+0x1b4>)
   818c4:	4798      	blx	r3
		// Read ATR to clear buffer
		uint8_t plength;
		iso7816_data_block_atr(p_usart, p_atr, &plength);
   818c6:	f10d 0203 	add.w	r2, sp, #3
   818ca:	4641      	mov	r1, r8
   818cc:	4620      	mov	r0, r4
   818ce:	4b25      	ldr	r3, [pc, #148]	; (81964 <iso7816_decode_atr+0x1b8>)
   818d0:	4798      	blx	r3
		return 0;
   818d2:	2000      	movs	r0, #0
   818d4:	e036      	b.n	81944 <iso7816_decode_atr+0x198>
	uint32_t fidi = 0;
   818d6:	2600      	movs	r6, #0
   818d8:	e7c6      	b.n	81868 <iso7816_decode_atr+0xbc>
	}

	if (ppss[2] != ta1) {
   818da:	f89d 2006 	ldrb.w	r2, [sp, #6]
   818de:	4b1d      	ldr	r3, [pc, #116]	; (81954 <iso7816_decode_atr+0x1a8>)
   818e0:	781b      	ldrb	r3, [r3, #0]
   818e2:	4293      	cmp	r3, r2
   818e4:	d013      	beq.n	8190e <iso7816_decode_atr+0x162>
		if (ppss[3] == (0xff ^ 0x10 ^ ppss[2])) {
   818e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
   818ea:	f082 02ef 	eor.w	r2, r2, #239	; 0xef
   818ee:	4293      	cmp	r3, r2
   818f0:	d11c      	bne.n	8192c <iso7816_decode_atr+0x180>
			fidi = ftable[(ppss[3] >>
					4) & 0xf] / dtable[ppss[3] & 0xf];
   818f2:	091a      	lsrs	r2, r3, #4
			fidi = ftable[(ppss[3] >>
   818f4:	a91c      	add	r1, sp, #112	; 0x70
   818f6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
					4) & 0xf] / dtable[ppss[3] & 0xf];
   818fa:	f003 030f 	and.w	r3, r3, #15
   818fe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
			fidi = ftable[(ppss[3] >>
   81902:	f852 6c40 	ldr.w	r6, [r2, #-64]
   81906:	f853 3c68 	ldr.w	r3, [r3, #-104]
   8190a:	fbb6 f6f3 	udiv	r6, r6, r3
			return 0;
		}
	}

	/* Enable TX and RX. */
	usart_disable_rx(p_usart);
   8190e:	4620      	mov	r0, r4
   81910:	4b15      	ldr	r3, [pc, #84]	; (81968 <iso7816_decode_atr+0x1bc>)
   81912:	4798      	blx	r3
	usart_disable_tx(p_usart);
   81914:	4620      	mov	r0, r4
   81916:	4b15      	ldr	r3, [pc, #84]	; (8196c <iso7816_decode_atr+0x1c0>)
   81918:	4798      	blx	r3

	p_usart->US_FIDI = fidi;
   8191a:	6426      	str	r6, [r4, #64]	; 0x40

	usart_enable_rx(p_usart);
   8191c:	4620      	mov	r0, r4
   8191e:	4b14      	ldr	r3, [pc, #80]	; (81970 <iso7816_decode_atr+0x1c4>)
   81920:	4798      	blx	r3
	usart_enable_tx(p_usart);
   81922:	4620      	mov	r0, r4
   81924:	4b13      	ldr	r3, [pc, #76]	; (81974 <iso7816_decode_atr+0x1c8>)
   81926:	4798      	blx	r3

	return 0;
   81928:	2000      	movs	r0, #0
   8192a:	e00b      	b.n	81944 <iso7816_decode_atr+0x198>
			iso7816_warm_reset(p_usart);
   8192c:	4620      	mov	r0, r4
   8192e:	4b0c      	ldr	r3, [pc, #48]	; (81960 <iso7816_decode_atr+0x1b4>)
   81930:	4798      	blx	r3
			iso7816_data_block_atr(p_usart, p_atr, &plength);
   81932:	f10d 0203 	add.w	r2, sp, #3
   81936:	4641      	mov	r1, r8
   81938:	4620      	mov	r0, r4
   8193a:	4b0a      	ldr	r3, [pc, #40]	; (81964 <iso7816_decode_atr+0x1b8>)
   8193c:	4798      	blx	r3
			return 0;
   8193e:	2000      	movs	r0, #0
   81940:	e000      	b.n	81944 <iso7816_decode_atr+0x198>
		return 0;
   81942:	2000      	movs	r0, #0
}
   81944:	b01c      	add	sp, #112	; 0x70
   81946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8194a:	bf00      	nop
   8194c:	0008d7c8 	.word	0x0008d7c8
   81950:	200011f0 	.word	0x200011f0
   81954:	200011ee 	.word	0x200011ee
   81958:	0008117d 	.word	0x0008117d
   8195c:	000810e5 	.word	0x000810e5
   81960:	00081729 	.word	0x00081729
   81964:	000815b5 	.word	0x000815b5
   81968:	00086d17 	.word	0x00086d17
   8196c:	00086d07 	.word	0x00086d07
   81970:	00086d11 	.word	0x00086d11
   81974:	00086d01 	.word	0x00086d01

00081978 <iso7816_init>:
 * \param ul_mck          USART module input clock frequency.
 * \param ul_rst_pin_idx  Control smart card RST pin index.
 */
void iso7816_init(Usart* p_usart, const usart_iso7816_opt_t *p_usart_opt,
		uint32_t ul_mck, uint32_t ul_rst_pin_idx)
{
   81978:	b570      	push	{r4, r5, r6, lr}
   8197a:	4604      	mov	r4, r0
   8197c:	460d      	mov	r5, r1
   8197e:	4616      	mov	r6, r2
	/* Pin RST of ISO7816 initialize. */
	gs_ul_rst_pin_idx = ul_rst_pin_idx;
   81980:	4a0d      	ldr	r2, [pc, #52]	; (819b8 <iso7816_init+0x40>)
   81982:	6013      	str	r3, [r2, #0]
	gpio_set_pin_low(gs_ul_rst_pin_idx);
   81984:	4618      	mov	r0, r3
   81986:	4b0d      	ldr	r3, [pc, #52]	; (819bc <iso7816_init+0x44>)
   81988:	4798      	blx	r3

	/* Init the global variable for ISO7816. */
	g_ul_clk = ul_mck;
   8198a:	4b0d      	ldr	r3, [pc, #52]	; (819c0 <iso7816_init+0x48>)
   8198c:	601e      	str	r6, [r3, #0]

	usart_init_iso7816(p_usart, p_usart_opt, g_ul_clk);
   8198e:	681a      	ldr	r2, [r3, #0]
   81990:	4629      	mov	r1, r5
   81992:	4620      	mov	r0, r4
   81994:	4b0b      	ldr	r3, [pc, #44]	; (819c4 <iso7816_init+0x4c>)
   81996:	4798      	blx	r3

	/* Disable interrupts. */
	usart_disable_interrupt(p_usart, 0xffffffff);
   81998:	f04f 31ff 	mov.w	r1, #4294967295
   8199c:	4620      	mov	r0, r4
   8199e:	4b0a      	ldr	r3, [pc, #40]	; (819c8 <iso7816_init+0x50>)
   819a0:	4798      	blx	r3

	/* Write the Timeguard Register. */
	usart_set_tx_timeguard(p_usart, 5);
   819a2:	2105      	movs	r1, #5
   819a4:	4620      	mov	r0, r4
   819a6:	4b09      	ldr	r3, [pc, #36]	; (819cc <iso7816_init+0x54>)
   819a8:	4798      	blx	r3

	/* Enable TX and RX. */
	usart_enable_rx(p_usart);
   819aa:	4620      	mov	r0, r4
   819ac:	4b08      	ldr	r3, [pc, #32]	; (819d0 <iso7816_init+0x58>)
   819ae:	4798      	blx	r3
	usart_enable_tx(p_usart);
   819b0:	4620      	mov	r0, r4
   819b2:	4b08      	ldr	r3, [pc, #32]	; (819d4 <iso7816_init+0x5c>)
   819b4:	4798      	blx	r3
   819b6:	bd70      	pop	{r4, r5, r6, pc}
   819b8:	20001b3c 	.word	0x20001b3c
   819bc:	00084ed9 	.word	0x00084ed9
   819c0:	20001b38 	.word	0x20001b38
   819c4:	00086ac9 	.word	0x00086ac9
   819c8:	00086d21 	.word	0x00086d21
   819cc:	00086d0d 	.word	0x00086d0d
   819d0:	00086d11 	.word	0x00086d11
   819d4:	00086d01 	.word	0x00086d01

000819d8 <ctrl_scarddata_req>:
#define SCARD_MODE_AT88SC102_COMPAREBIT 0x08

/* Handle "Smartcard Data" request */
bool ctrl_scarddata_req(void)
{
	uint8_t offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xFF;
   819d8:	4b0b      	ldr	r3, [pc, #44]	; (81a08 <ctrl_scarddata_req+0x30>)
   819da:	885b      	ldrh	r3, [r3, #2]
   819dc:	0a18      	lsrs	r0, r3, #8
	uint8_t datalen = (udd_g_ctrlreq.req.wValue) & 0xFF;
	uint16_t rxlen;
	
	if (offset > scard_rx_buffer_size){
   819de:	4a0b      	ldr	r2, [pc, #44]	; (81a0c <ctrl_scarddata_req+0x34>)
   819e0:	8812      	ldrh	r2, [r2, #0]
   819e2:	4290      	cmp	r0, r2
   819e4:	d80d      	bhi.n	81a02 <ctrl_scarddata_req+0x2a>
	uint8_t offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xFF;
   819e6:	b2c1      	uxtb	r1, r0
		/* No data to send - point our buffer to memory actually used to prevent errors */
		rxlen = 0;
		offset = 0;
	} else {
		rxlen = scard_rx_buffer_size - offset;
   819e8:	1a12      	subs	r2, r2, r0
   819ea:	b2db      	uxtb	r3, r3
   819ec:	b292      	uxth	r2, r2
   819ee:	4293      	cmp	r3, r2
   819f0:	bf28      	it	cs
   819f2:	4613      	movcs	r3, r2
		if (rxlen > datalen){
			rxlen = datalen;
		}
	}
	
	udd_g_ctrlreq.payload = scard_rx_buffer + offset;
   819f4:	4804      	ldr	r0, [pc, #16]	; (81a08 <ctrl_scarddata_req+0x30>)
   819f6:	4a06      	ldr	r2, [pc, #24]	; (81a10 <ctrl_scarddata_req+0x38>)
   819f8:	440a      	add	r2, r1
   819fa:	6082      	str	r2, [r0, #8]
	udd_g_ctrlreq.payload_size = rxlen;
   819fc:	8183      	strh	r3, [r0, #12]
	
	return true;
}
   819fe:	2001      	movs	r0, #1
   81a00:	4770      	bx	lr
		rxlen = 0;
   81a02:	2300      	movs	r3, #0
		offset = 0;
   81a04:	4619      	mov	r1, r3
   81a06:	e7f5      	b.n	819f4 <ctrl_scarddata_req+0x1c>
   81a08:	20002468 	.word	0x20002468
   81a0c:	20001c40 	.word	0x20001c40
   81a10:	20001c44 	.word	0x20001c44

00081a14 <ctrl_scardconfig_req>:
{
	/* Version information, used to indicate to host computer what the firmware in the CW-Lite 
	   supports. */
	static uint8_t scard_protocol_version = 02;
	
	switch(udd_g_ctrlreq.req.wValue & 0xff){
   81a14:	4b0e      	ldr	r3, [pc, #56]	; (81a50 <ctrl_scardconfig_req+0x3c>)
   81a16:	789b      	ldrb	r3, [r3, #2]
   81a18:	2b01      	cmp	r3, #1
   81a1a:	d004      	beq.n	81a26 <ctrl_scardconfig_req+0x12>
   81a1c:	b18b      	cbz	r3, 81a42 <ctrl_scardconfig_req+0x2e>
   81a1e:	2b02      	cmp	r3, #2
   81a20:	d009      	beq.n	81a36 <ctrl_scardconfig_req+0x22>
			udd_g_ctrlreq.payload_size = 1;
			return true;
			break;
			
		default:
			return false;
   81a22:	2000      	movs	r0, #0
			break;
	}
	
}
   81a24:	4770      	bx	lr
			udd_g_ctrlreq.payload = scard_atr;
   81a26:	4b0a      	ldr	r3, [pc, #40]	; (81a50 <ctrl_scardconfig_req+0x3c>)
   81a28:	4a0a      	ldr	r2, [pc, #40]	; (81a54 <ctrl_scardconfig_req+0x40>)
   81a2a:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = scard_atr_size;
   81a2c:	4a0a      	ldr	r2, [pc, #40]	; (81a58 <ctrl_scardconfig_req+0x44>)
   81a2e:	7812      	ldrb	r2, [r2, #0]
   81a30:	819a      	strh	r2, [r3, #12]
			return true;
   81a32:	2001      	movs	r0, #1
   81a34:	4770      	bx	lr
			udd_g_ctrlreq.payload = &scard_protocol;
   81a36:	4b06      	ldr	r3, [pc, #24]	; (81a50 <ctrl_scardconfig_req+0x3c>)
   81a38:	4a08      	ldr	r2, [pc, #32]	; (81a5c <ctrl_scardconfig_req+0x48>)
   81a3a:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = 1;
   81a3c:	2001      	movs	r0, #1
   81a3e:	8198      	strh	r0, [r3, #12]
			return true;
   81a40:	4770      	bx	lr
			udd_g_ctrlreq.payload = &scard_protocol_version;
   81a42:	4b03      	ldr	r3, [pc, #12]	; (81a50 <ctrl_scardconfig_req+0x3c>)
   81a44:	4a06      	ldr	r2, [pc, #24]	; (81a60 <ctrl_scardconfig_req+0x4c>)
   81a46:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = 1;
   81a48:	2001      	movs	r0, #1
   81a4a:	8198      	strh	r0, [r3, #12]
			return true;
   81a4c:	4770      	bx	lr
   81a4e:	bf00      	nop
   81a50:	20002468 	.word	0x20002468
   81a54:	20001d48 	.word	0x20001d48
   81a58:	20001d44 	.word	0x20001d44
   81a5c:	20001d80 	.word	0x20001d80
   81a60:	2000026d 	.word	0x2000026d

00081a64 <ctrl_scardaux_req>:

/* Handle "Smartcard Auxilary" request */
bool ctrl_scardaux_req(void)
{
	if(udd_g_ctrlreq.req.wValue == SCARD_MODE_AT88SC102_IN)
   81a64:	4b05      	ldr	r3, [pc, #20]	; (81a7c <ctrl_scardaux_req+0x18>)
   81a66:	885b      	ldrh	r3, [r3, #2]
   81a68:	2b02      	cmp	r3, #2
   81a6a:	d001      	beq.n	81a70 <ctrl_scardaux_req+0xc>
	{	
		udd_g_ctrlreq.payload = &at88sc102_status;
		udd_g_ctrlreq.payload_size = 1;
		return true;
	}
	return false;
   81a6c:	2000      	movs	r0, #0
}
   81a6e:	4770      	bx	lr
		udd_g_ctrlreq.payload = &at88sc102_status;
   81a70:	4b02      	ldr	r3, [pc, #8]	; (81a7c <ctrl_scardaux_req+0x18>)
   81a72:	4a03      	ldr	r2, [pc, #12]	; (81a80 <ctrl_scardaux_req+0x1c>)
   81a74:	609a      	str	r2, [r3, #8]
		udd_g_ctrlreq.payload_size = 1;
   81a76:	2001      	movs	r0, #1
   81a78:	8198      	strh	r0, [r3, #12]
		return true;
   81a7a:	4770      	bx	lr
   81a7c:	20002468 	.word	0x20002468
   81a80:	20001d7f 	.word	0x20001d7f

00081a84 <ctrl_scarddata_cb>:

/* Handle "Smartcard Data" Output from Computer */
void ctrl_scarddata_cb(void)
{
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size)	return;
   81a84:	4b11      	ldr	r3, [pc, #68]	; (81acc <ctrl_scarddata_cb+0x48>)
   81a86:	88d8      	ldrh	r0, [r3, #6]
   81a88:	899b      	ldrh	r3, [r3, #12]
   81a8a:	4283      	cmp	r3, r0
   81a8c:	d31d      	bcc.n	81aca <ctrl_scarddata_cb+0x46>
	
	for(uint8_t i = 0; i < udd_g_ctrlreq.req.wLength; i++){		
   81a8e:	b1e0      	cbz	r0, 81aca <ctrl_scarddata_cb+0x46>
{
   81a90:	b5f0      	push	{r4, r5, r6, r7, lr}
		if ((udd_g_ctrlreq.req.wValue + i) < DATA_BUFFER_SIZE){
   81a92:	4b0e      	ldr	r3, [pc, #56]	; (81acc <ctrl_scarddata_cb+0x48>)
   81a94:	885c      	ldrh	r4, [r3, #2]
			scard_tx_buffer[udd_g_ctrlreq.req.wValue + i] = udd_g_ctrlreq.payload[i];
   81a96:	f8d3 c008 	ldr.w	ip, [r3, #8]
   81a9a:	1c66      	adds	r6, r4, #1
   81a9c:	b2b6      	uxth	r6, r6
   81a9e:	2200      	movs	r2, #0
   81aa0:	4613      	mov	r3, r2
   81aa2:	f8df e030 	ldr.w	lr, [pc, #48]	; 81ad4 <ctrl_scarddata_cb+0x50>
			scard_tx_buffer_size = udd_g_ctrlreq.req.wValue + i + 1;
   81aa6:	4f0a      	ldr	r7, [pc, #40]	; (81ad0 <ctrl_scarddata_cb+0x4c>)
   81aa8:	e004      	b.n	81ab4 <ctrl_scarddata_cb+0x30>
	for(uint8_t i = 0; i < udd_g_ctrlreq.req.wLength; i++){		
   81aaa:	3301      	adds	r3, #1
   81aac:	b2db      	uxtb	r3, r3
   81aae:	b29a      	uxth	r2, r3
   81ab0:	4290      	cmp	r0, r2
   81ab2:	d909      	bls.n	81ac8 <ctrl_scarddata_cb+0x44>
		if ((udd_g_ctrlreq.req.wValue + i) < DATA_BUFFER_SIZE){
   81ab4:	1919      	adds	r1, r3, r4
   81ab6:	29ff      	cmp	r1, #255	; 0xff
   81ab8:	dcf7      	bgt.n	81aaa <ctrl_scarddata_cb+0x26>
			scard_tx_buffer[udd_g_ctrlreq.req.wValue + i] = udd_g_ctrlreq.payload[i];
   81aba:	f81c 5003 	ldrb.w	r5, [ip, r3]
   81abe:	f80e 5001 	strb.w	r5, [lr, r1]
			scard_tx_buffer_size = udd_g_ctrlreq.req.wValue + i + 1;
   81ac2:	4432      	add	r2, r6
   81ac4:	803a      	strh	r2, [r7, #0]
   81ac6:	e7f0      	b.n	81aaa <ctrl_scarddata_cb+0x26>
   81ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81aca:	4770      	bx	lr
   81acc:	20002468 	.word	0x20002468
   81ad0:	20001d82 	.word	0x20001d82
   81ad4:	20001b40 	.word	0x20001b40

00081ad8 <ctrl_scardaux_cb>:
	}
}

/* Handle "Smartcard Aux" Output from Computer */
void ctrl_scardaux_cb(void)
{
   81ad8:	b508      	push	{r3, lr}
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size)	return;
   81ada:	4b2d      	ldr	r3, [pc, #180]	; (81b90 <ctrl_scardaux_cb+0xb8>)
   81adc:	88da      	ldrh	r2, [r3, #6]
   81ade:	899b      	ldrh	r3, [r3, #12]
   81ae0:	4293      	cmp	r3, r2
   81ae2:	d303      	bcc.n	81aec <ctrl_scardaux_cb+0x14>
	
	if((udd_g_ctrlreq.req.wValue & 0xFF) == SCARD_MODE_AT88SC102_OUT)
   81ae4:	4b2a      	ldr	r3, [pc, #168]	; (81b90 <ctrl_scardaux_cb+0xb8>)
   81ae6:	789b      	ldrb	r3, [r3, #2]
   81ae8:	2b03      	cmp	r3, #3
   81aea:	d000      	beq.n	81aee <ctrl_scardaux_cb+0x16>
   81aec:	bd08      	pop	{r3, pc}
	{
		at88sc102_status = 0;
   81aee:	2100      	movs	r1, #0
   81af0:	4b28      	ldr	r3, [pc, #160]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81af2:	7019      	strb	r1, [r3, #0]
		if (udd_g_ctrlreq.req.wLength < 1) return;
   81af4:	2a00      	cmp	r2, #0
   81af6:	d0f9      	beq.n	81aec <ctrl_scardaux_cb+0x14>
		
		udd_g_ctrlreq.req.wLength--;
   81af8:	3a01      	subs	r2, #1
   81afa:	b292      	uxth	r2, r2
   81afc:	4b24      	ldr	r3, [pc, #144]	; (81b90 <ctrl_scardaux_cb+0xb8>)
   81afe:	80da      	strh	r2, [r3, #6]
		switch(udd_g_ctrlreq.payload[0]) {
   81b00:	6898      	ldr	r0, [r3, #8]
   81b02:	7803      	ldrb	r3, [r0, #0]
   81b04:	3b02      	subs	r3, #2
   81b06:	2b06      	cmp	r3, #6
   81b08:	d8f0      	bhi.n	81aec <ctrl_scardaux_cb+0x14>
   81b0a:	e8df f003 	tbb	[pc, r3]
   81b0e:	0b04      	.short	0x0b04
   81b10:	2f261e15 	.word	0x2f261e15
   81b14:	38          	.byte	0x38
   81b15:	00          	.byte	0x00
			case SCARD_MODE_AT88SC102_INIT:
				/* FPGA must have been switched into proper mode as well */
				initPortSMC();
   81b16:	4b20      	ldr	r3, [pc, #128]	; (81b98 <ctrl_scardaux_cb+0xc0>)
   81b18:	4798      	blx	r3
				at88sc102_status = firstDetectFunctionSMC();
   81b1a:	4b20      	ldr	r3, [pc, #128]	; (81b9c <ctrl_scardaux_cb+0xc4>)
   81b1c:	4798      	blx	r3
   81b1e:	4b1d      	ldr	r3, [pc, #116]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81b20:	7018      	strb	r0, [r3, #0]
				break;
   81b22:	bd08      	pop	{r3, pc}
			
			case SCARD_MODE_AT88SC102_SENDPIN:
				if (udd_g_ctrlreq.req.wLength < 2) return;
   81b24:	2a01      	cmp	r2, #1
   81b26:	d9e1      	bls.n	81aec <ctrl_scardaux_cb+0x14>
				at88sc102_status = securityValidationSMC(*((uint16_t *)(udd_g_ctrlreq.payload+1)), FALSE);
   81b28:	2100      	movs	r1, #0
   81b2a:	f8b0 0001 	ldrh.w	r0, [r0, #1]
   81b2e:	4b1c      	ldr	r3, [pc, #112]	; (81ba0 <ctrl_scardaux_cb+0xc8>)
   81b30:	4798      	blx	r3
   81b32:	4b18      	ldr	r3, [pc, #96]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81b34:	7018      	strb	r0, [r3, #0]
				break;
   81b36:	bd08      	pop	{r3, pc}
			
			case SCARD_MODE_AT88SC102_CHANGEPIN:
				if (udd_g_ctrlreq.req.wLength < 2) return;
   81b38:	2a01      	cmp	r2, #1
   81b3a:	d9d7      	bls.n	81aec <ctrl_scardaux_cb+0x14>
				writeSecurityCode(((uint16_t *)(udd_g_ctrlreq.payload+1)));
   81b3c:	3001      	adds	r0, #1
   81b3e:	4b19      	ldr	r3, [pc, #100]	; (81ba4 <ctrl_scardaux_cb+0xcc>)
   81b40:	4798      	blx	r3
				at88sc102_status = 1;
   81b42:	2201      	movs	r2, #1
   81b44:	4b13      	ldr	r3, [pc, #76]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81b46:	701a      	strb	r2, [r3, #0]
				break;
   81b48:	bd08      	pop	{r3, pc}
			
			case SCARD_MODE_AT88SC102_MOOLTIPASS:
				if (transformBlankCardIntoMooltipass() == RETURN_OK){
   81b4a:	4b17      	ldr	r3, [pc, #92]	; (81ba8 <ctrl_scardaux_cb+0xd0>)
   81b4c:	4798      	blx	r3
   81b4e:	2800      	cmp	r0, #0
   81b50:	d1cc      	bne.n	81aec <ctrl_scardaux_cb+0x14>
					at88sc102_status = 1;
   81b52:	2201      	movs	r2, #1
   81b54:	4b0f      	ldr	r3, [pc, #60]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81b56:	701a      	strb	r2, [r3, #0]
   81b58:	bd08      	pop	{r3, pc}
				}
				break;
			
			case SCARD_MODE_AT88SC102_TESTPIN:
				if (udd_g_ctrlreq.req.wLength < 3) return;
   81b5a:	2a02      	cmp	r2, #2
   81b5c:	d9c6      	bls.n	81aec <ctrl_scardaux_cb+0x14>
				at88sc102_status = securityValidationSMC(*((uint16_t *)(udd_g_ctrlreq.payload+2)), *(udd_g_ctrlreq.payload+1));
   81b5e:	7841      	ldrb	r1, [r0, #1]
   81b60:	8840      	ldrh	r0, [r0, #2]
   81b62:	4b0f      	ldr	r3, [pc, #60]	; (81ba0 <ctrl_scardaux_cb+0xc8>)
   81b64:	4798      	blx	r3
   81b66:	4b0b      	ldr	r3, [pc, #44]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81b68:	7018      	strb	r0, [r3, #0]
				break;
   81b6a:	bd08      	pop	{r3, pc}
				
			case SCARD_MODE_AT88SC102_TRIESLEFT:
				at88sc102_status = getNumberOfSecurityCodeTriesLeft();
   81b6c:	4b0f      	ldr	r3, [pc, #60]	; (81bac <ctrl_scardaux_cb+0xd4>)
   81b6e:	4798      	blx	r3
   81b70:	4a08      	ldr	r2, [pc, #32]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81b72:	7010      	strb	r0, [r2, #0]
				udd_g_ctrlreq.payload = &at88sc102_status;
   81b74:	4b06      	ldr	r3, [pc, #24]	; (81b90 <ctrl_scardaux_cb+0xb8>)
   81b76:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size = 1;
   81b78:	2201      	movs	r2, #1
   81b7a:	819a      	strh	r2, [r3, #12]
				break;
   81b7c:	bd08      	pop	{r3, pc}
				
			case SCARD_MODE_AT88SC102_COMPAREBIT:
				// TODO: put in args
				compareBit(15, 1);
   81b7e:	2101      	movs	r1, #1
   81b80:	200f      	movs	r0, #15
   81b82:	4b0b      	ldr	r3, [pc, #44]	; (81bb0 <ctrl_scardaux_cb+0xd8>)
   81b84:	4798      	blx	r3
				at88sc102_status = 1; 
   81b86:	2201      	movs	r2, #1
   81b88:	4b02      	ldr	r3, [pc, #8]	; (81b94 <ctrl_scardaux_cb+0xbc>)
   81b8a:	701a      	strb	r2, [r3, #0]
				break;
   81b8c:	e7ae      	b.n	81aec <ctrl_scardaux_cb+0x14>
   81b8e:	bf00      	nop
   81b90:	20002468 	.word	0x20002468
   81b94:	20001d7f 	.word	0x20001d7f
   81b98:	00080ffd 	.word	0x00080ffd
   81b9c:	00080ed5 	.word	0x00080ed5
   81ba0:	00080c21 	.word	0x00080c21
   81ba4:	000808b1 	.word	0x000808b1
   81ba8:	00080951 	.word	0x00080951
   81bac:	000809d5 	.word	0x000809d5
   81bb0:	00081021 	.word	0x00081021

00081bb4 <scard_reset_init>:
	return;
}

/* Reset Smart-Card Interface on SAM3U Device */
void scard_reset_init(void)
{
   81bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81bb8:	b088      	sub	sp, #32
	usart_iso7816_opt_t conf_iso7816_t;
	conf_iso7816_t.iso7816_hz = ISO7816_BAUDRATE *ISO7816_FI_DI; //4000000UL;
   81bba:	4b31      	ldr	r3, [pc, #196]	; (81c80 <scard_reset_init+0xcc>)
   81bbc:	9300      	str	r3, [sp, #0]
	conf_iso7816_t.fidi_ratio = ISO7816_FI_DI;
   81bbe:	f44f 73ba 	mov.w	r3, #372	; 0x174
   81bc2:	9301      	str	r3, [sp, #4]
	conf_iso7816_t.parity_type= US_MR_PAR_EVEN;
   81bc4:	2300      	movs	r3, #0
   81bc6:	9302      	str	r3, [sp, #8]
	conf_iso7816_t.inhibit_nack = 0x00;
   81bc8:	9303      	str	r3, [sp, #12]
	conf_iso7816_t.dis_suc_nack = 0x00;
   81bca:	9304      	str	r3, [sp, #16]
	conf_iso7816_t.max_iterations = 0x03;
   81bcc:	2503      	movs	r5, #3
   81bce:	9505      	str	r5, [sp, #20]
	conf_iso7816_t.bit_order = 0x00;
   81bd0:	9306      	str	r3, [sp, #24]
	conf_iso7816_t.protocol_type = 0x00;	/* T=0 Protocol */
   81bd2:	9307      	str	r3, [sp, #28]
   81bd4:	200f      	movs	r0, #15
   81bd6:	4b2b      	ldr	r3, [pc, #172]	; (81c84 <scard_reset_init+0xd0>)
   81bd8:	4798      	blx	r3
	
	sysclk_enable_peripheral_clock(SCARD_USART_ID);
	gpio_configure_pin(PIN_USART2_TXD, PIN_USART2_TXD_FLAGS);
   81bda:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81bde:	2016      	movs	r0, #22
   81be0:	4c29      	ldr	r4, [pc, #164]	; (81c88 <scard_reset_init+0xd4>)
   81be2:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART2_SCK, PIN_USART2_SCK_FLAGS);
   81be4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81be8:	2019      	movs	r0, #25
   81bea:	47a0      	blx	r4
	gpio_configure_pin(PIN_ISO7816_RST_IDX, PIN_ISO7816_RST_FLAG);
   81bec:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81bf0:	4628      	mov	r0, r5
   81bf2:	47a0      	blx	r4
	iso7816_init(SCARD_USART, &conf_iso7816_t, sysclk_get_cpu_hz(), PIN_ISO7816_RST_IDX);
   81bf4:	4c25      	ldr	r4, [pc, #148]	; (81c8c <scard_reset_init+0xd8>)
   81bf6:	462b      	mov	r3, r5
   81bf8:	4a25      	ldr	r2, [pc, #148]	; (81c90 <scard_reset_init+0xdc>)
   81bfa:	4669      	mov	r1, sp
   81bfc:	4620      	mov	r0, r4
   81bfe:	4d25      	ldr	r5, [pc, #148]	; (81c94 <scard_reset_init+0xe0>)
   81c00:	47a8      	blx	r5
	
	/* Reset (includes power off/on */
	iso7816_warm_reset(SCARD_USART);
   81c02:	4620      	mov	r0, r4
   81c04:	4b24      	ldr	r3, [pc, #144]	; (81c98 <scard_reset_init+0xe4>)
   81c06:	4798      	blx	r3
	
	iso7816_data_block_atr(SCARD_USART, scard_atr, &scard_atr_size);
   81c08:	4d24      	ldr	r5, [pc, #144]	; (81c9c <scard_reset_init+0xe8>)
   81c0a:	4e25      	ldr	r6, [pc, #148]	; (81ca0 <scard_reset_init+0xec>)
   81c0c:	462a      	mov	r2, r5
   81c0e:	4631      	mov	r1, r6
   81c10:	4620      	mov	r0, r4
   81c12:	4b24      	ldr	r3, [pc, #144]	; (81ca4 <scard_reset_init+0xf0>)
   81c14:	4798      	blx	r3
	scard_protocol = iso7816_decode_atr(SCARD_USART, scard_atr);
   81c16:	4631      	mov	r1, r6
   81c18:	4620      	mov	r0, r4
   81c1a:	4b23      	ldr	r3, [pc, #140]	; (81ca8 <scard_reset_init+0xf4>)
   81c1c:	4798      	blx	r3
   81c1e:	4b23      	ldr	r3, [pc, #140]	; (81cac <scard_reset_init+0xf8>)
   81c20:	7018      	strb	r0, [r3, #0]
	
	printf("ATR (%d len): ", scard_atr_size);
   81c22:	7829      	ldrb	r1, [r5, #0]
   81c24:	4822      	ldr	r0, [pc, #136]	; (81cb0 <scard_reset_init+0xfc>)
   81c26:	4b23      	ldr	r3, [pc, #140]	; (81cb4 <scard_reset_init+0x100>)
   81c28:	4798      	blx	r3
	for(unsigned int i = 0; i < scard_atr_size; i++){
   81c2a:	782b      	ldrb	r3, [r5, #0]
   81c2c:	b16b      	cbz	r3, 81c4a <scard_reset_init+0x96>
   81c2e:	1e75      	subs	r5, r6, #1
   81c30:	2400      	movs	r4, #0
		printf("%02x ", scard_atr[i]);
   81c32:	f8df 8094 	ldr.w	r8, [pc, #148]	; 81cc8 <scard_reset_init+0x114>
   81c36:	4f1f      	ldr	r7, [pc, #124]	; (81cb4 <scard_reset_init+0x100>)
	for(unsigned int i = 0; i < scard_atr_size; i++){
   81c38:	4e18      	ldr	r6, [pc, #96]	; (81c9c <scard_reset_init+0xe8>)
		printf("%02x ", scard_atr[i]);
   81c3a:	f815 1f01 	ldrb.w	r1, [r5, #1]!
   81c3e:	4640      	mov	r0, r8
   81c40:	47b8      	blx	r7
	for(unsigned int i = 0; i < scard_atr_size; i++){
   81c42:	3401      	adds	r4, #1
   81c44:	7833      	ldrb	r3, [r6, #0]
   81c46:	42a3      	cmp	r3, r4
   81c48:	d8f7      	bhi.n	81c3a <scard_reset_init+0x86>
	}
	printf("\n");
   81c4a:	481b      	ldr	r0, [pc, #108]	; (81cb8 <scard_reset_init+0x104>)
   81c4c:	4b19      	ldr	r3, [pc, #100]	; (81cb4 <scard_reset_init+0x100>)
   81c4e:	4798      	blx	r3
	
	if (scard_protocol == 1) {
   81c50:	4b16      	ldr	r3, [pc, #88]	; (81cac <scard_reset_init+0xf8>)
   81c52:	781b      	ldrb	r3, [r3, #0]
   81c54:	2b01      	cmp	r3, #1
   81c56:	d002      	beq.n	81c5e <scard_reset_init+0xaa>
		/* Enable TX and RX. */
		usart_enable_rx(SCARD_USART);
		usart_enable_tx(SCARD_USART);
	}

}
   81c58:	b008      	add	sp, #32
   81c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		conf_iso7816_t.protocol_type  = 1;
   81c5e:	9307      	str	r3, [sp, #28]
		conf_iso7816_t.max_iterations = 0;
   81c60:	2300      	movs	r3, #0
   81c62:	9305      	str	r3, [sp, #20]
		usart_init_iso7816(SCARD_USART, &conf_iso7816_t, sysclk_get_cpu_hz());
   81c64:	4c09      	ldr	r4, [pc, #36]	; (81c8c <scard_reset_init+0xd8>)
   81c66:	4a0a      	ldr	r2, [pc, #40]	; (81c90 <scard_reset_init+0xdc>)
   81c68:	4669      	mov	r1, sp
   81c6a:	4620      	mov	r0, r4
   81c6c:	4b13      	ldr	r3, [pc, #76]	; (81cbc <scard_reset_init+0x108>)
   81c6e:	4798      	blx	r3
		usart_enable_rx(SCARD_USART);
   81c70:	4620      	mov	r0, r4
   81c72:	4b13      	ldr	r3, [pc, #76]	; (81cc0 <scard_reset_init+0x10c>)
   81c74:	4798      	blx	r3
		usart_enable_tx(SCARD_USART);
   81c76:	4620      	mov	r0, r4
   81c78:	4b12      	ldr	r3, [pc, #72]	; (81cc4 <scard_reset_init+0x110>)
   81c7a:	4798      	blx	r3
}
   81c7c:	e7ec      	b.n	81c58 <scard_reset_init+0xa4>
   81c7e:	bf00      	nop
   81c80:	00367e00 	.word	0x00367e00
   81c84:	00085249 	.word	0x00085249
   81c88:	00084ef5 	.word	0x00084ef5
   81c8c:	40098000 	.word	0x40098000
   81c90:	05b8d800 	.word	0x05b8d800
   81c94:	00081979 	.word	0x00081979
   81c98:	00081729 	.word	0x00081729
   81c9c:	20001d44 	.word	0x20001d44
   81ca0:	20001d48 	.word	0x20001d48
   81ca4:	000815b5 	.word	0x000815b5
   81ca8:	000817ad 	.word	0x000817ad
   81cac:	20001d80 	.word	0x20001d80
   81cb0:	0008d834 	.word	0x0008d834
   81cb4:	00087755 	.word	0x00087755
   81cb8:	0008d928 	.word	0x0008d928
   81cbc:	00086ac9 	.word	0x00086ac9
   81cc0:	00086d11 	.word	0x00086d11
   81cc4:	00086d01 	.word	0x00086d01
   81cc8:	0008d844 	.word	0x0008d844

00081ccc <ctrl_scardconfig_cb>:
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size)	return;
   81ccc:	4b15      	ldr	r3, [pc, #84]	; (81d24 <ctrl_scardconfig_cb+0x58>)
   81cce:	88da      	ldrh	r2, [r3, #6]
   81cd0:	899b      	ldrh	r3, [r3, #12]
   81cd2:	429a      	cmp	r2, r3
   81cd4:	d824      	bhi.n	81d20 <ctrl_scardconfig_cb+0x54>
{
   81cd6:	b510      	push	{r4, lr}
	switch(udd_g_ctrlreq.req.wValue & 0xff){
   81cd8:	4b12      	ldr	r3, [pc, #72]	; (81d24 <ctrl_scardconfig_cb+0x58>)
   81cda:	789b      	ldrb	r3, [r3, #2]
   81cdc:	2b01      	cmp	r3, #1
   81cde:	d002      	beq.n	81ce6 <ctrl_scardconfig_cb+0x1a>
   81ce0:	2b05      	cmp	r3, #5
   81ce2:	d003      	beq.n	81cec <ctrl_scardconfig_cb+0x20>
   81ce4:	bd10      	pop	{r4, pc}
			scard_reset_init();
   81ce6:	4b10      	ldr	r3, [pc, #64]	; (81d28 <ctrl_scardconfig_cb+0x5c>)
   81ce8:	4798      	blx	r3
			break;
   81cea:	bd10      	pop	{r4, pc}
			scard_rx_buffer_size = 0;
   81cec:	2200      	movs	r2, #0
   81cee:	4b0f      	ldr	r3, [pc, #60]	; (81d2c <ctrl_scardconfig_cb+0x60>)
   81cf0:	801a      	strh	r2, [r3, #0]
			if (scard_protocol){
   81cf2:	4b0f      	ldr	r3, [pc, #60]	; (81d30 <ctrl_scardconfig_cb+0x64>)
   81cf4:	781b      	ldrb	r3, [r3, #0]
   81cf6:	b94b      	cbnz	r3, 81d0c <ctrl_scardconfig_cb+0x40>
				scard_rx_buffer_size = iso7816_xfr_block_apdu_t0(SCARD_USART, scard_tx_buffer, scard_rx_buffer, scard_tx_buffer_size);
   81cf8:	4b0e      	ldr	r3, [pc, #56]	; (81d34 <ctrl_scardconfig_cb+0x68>)
   81cfa:	881b      	ldrh	r3, [r3, #0]
   81cfc:	4a0e      	ldr	r2, [pc, #56]	; (81d38 <ctrl_scardconfig_cb+0x6c>)
   81cfe:	490f      	ldr	r1, [pc, #60]	; (81d3c <ctrl_scardconfig_cb+0x70>)
   81d00:	480f      	ldr	r0, [pc, #60]	; (81d40 <ctrl_scardconfig_cb+0x74>)
   81d02:	4c10      	ldr	r4, [pc, #64]	; (81d44 <ctrl_scardconfig_cb+0x78>)
   81d04:	47a0      	blx	r4
   81d06:	4b09      	ldr	r3, [pc, #36]	; (81d2c <ctrl_scardconfig_cb+0x60>)
   81d08:	8018      	strh	r0, [r3, #0]
   81d0a:	bd10      	pop	{r4, pc}
				scard_rx_buffer_size = iso7816_xfr_block_apdu_t1(SCARD_USART, scard_tx_buffer, scard_rx_buffer, scard_tx_buffer_size);
   81d0c:	4b09      	ldr	r3, [pc, #36]	; (81d34 <ctrl_scardconfig_cb+0x68>)
   81d0e:	881b      	ldrh	r3, [r3, #0]
   81d10:	4a09      	ldr	r2, [pc, #36]	; (81d38 <ctrl_scardconfig_cb+0x6c>)
   81d12:	490a      	ldr	r1, [pc, #40]	; (81d3c <ctrl_scardconfig_cb+0x70>)
   81d14:	480a      	ldr	r0, [pc, #40]	; (81d40 <ctrl_scardconfig_cb+0x74>)
   81d16:	4c0c      	ldr	r4, [pc, #48]	; (81d48 <ctrl_scardconfig_cb+0x7c>)
   81d18:	47a0      	blx	r4
   81d1a:	4b04      	ldr	r3, [pc, #16]	; (81d2c <ctrl_scardconfig_cb+0x60>)
   81d1c:	8018      	strh	r0, [r3, #0]
   81d1e:	bd10      	pop	{r4, pc}
   81d20:	4770      	bx	lr
   81d22:	bf00      	nop
   81d24:	20002468 	.word	0x20002468
   81d28:	00081bb5 	.word	0x00081bb5
   81d2c:	20001c40 	.word	0x20001c40
   81d30:	20001d80 	.word	0x20001d80
   81d34:	20001d82 	.word	0x20001d82
   81d38:	20001c44 	.word	0x20001c44
   81d3c:	20001b40 	.word	0x20001b40
   81d40:	40098000 	.word	0x40098000
   81d44:	000811ed 	.word	0x000811ed
   81d48:	000813c9 	.word	0x000813c9

00081d4c <FPGA_setlock>:
uint8_t volatile *xram = (uint8_t *) PSRAM_BASE_ADDRESS;

static volatile fpga_lockstatus_t _fpga_locked = fpga_unlocked;

int FPGA_setlock(fpga_lockstatus_t lockstatus)
{
   81d4c:	b510      	push	{r4, lr}
   81d4e:	4604      	mov	r4, r0
	int ret = 0;
	cpu_irq_enter_critical();
   81d50:	4b06      	ldr	r3, [pc, #24]	; (81d6c <FPGA_setlock+0x20>)
   81d52:	4798      	blx	r3
	if (_fpga_locked == fpga_unlocked)
   81d54:	4b06      	ldr	r3, [pc, #24]	; (81d70 <FPGA_setlock+0x24>)
   81d56:	781b      	ldrb	r3, [r3, #0]
   81d58:	b933      	cbnz	r3, 81d68 <FPGA_setlock+0x1c>
	{
		ret = 1;
		_fpga_locked = lockstatus;	
   81d5a:	4b05      	ldr	r3, [pc, #20]	; (81d70 <FPGA_setlock+0x24>)
   81d5c:	701c      	strb	r4, [r3, #0]
		ret = 1;
   81d5e:	2401      	movs	r4, #1
	}
	cpu_irq_leave_critical();
   81d60:	4b04      	ldr	r3, [pc, #16]	; (81d74 <FPGA_setlock+0x28>)
   81d62:	4798      	blx	r3
	return ret;
}
   81d64:	4620      	mov	r0, r4
   81d66:	bd10      	pop	{r4, pc}
	int ret = 0;
   81d68:	2400      	movs	r4, #0
   81d6a:	e7f9      	b.n	81d60 <FPGA_setlock+0x14>
   81d6c:	00084be1 	.word	0x00084be1
   81d70:	200011f1 	.word	0x200011f1
   81d74:	00084c1d 	.word	0x00084c1d

00081d78 <FPGA_releaselock>:

void FPGA_releaselock(void)
{
	_fpga_locked = fpga_unlocked;
   81d78:	2200      	movs	r2, #0
   81d7a:	4b01      	ldr	r3, [pc, #4]	; (81d80 <FPGA_releaselock+0x8>)
   81d7c:	701a      	strb	r2, [r3, #0]
   81d7e:	4770      	bx	lr
   81d80:	200011f1 	.word	0x200011f1

00081d84 <FPGA_lockstatus>:
}

fpga_lockstatus_t FPGA_lockstatus(void)
{
	return _fpga_locked;
   81d84:	4b01      	ldr	r3, [pc, #4]	; (81d8c <FPGA_lockstatus+0x8>)
   81d86:	7818      	ldrb	r0, [r3, #0]
}
   81d88:	4770      	bx	lr
   81d8a:	bf00      	nop
   81d8c:	200011f1 	.word	0x200011f1

00081d90 <FPGA_setaddr>:
	FPGA_releaselock();
	cpu_irq_leave_critical();
}

void FPGA_setaddr(uint32_t addr)
{
   81d90:	b508      	push	{r3, lr}
	pio_sync_output_write(FPGA_ADDR_PORT, addr);
   81d92:	4601      	mov	r1, r0
   81d94:	4804      	ldr	r0, [pc, #16]	; (81da8 <FPGA_setaddr+0x18>)
   81d96:	4b05      	ldr	r3, [pc, #20]	; (81dac <FPGA_setaddr+0x1c>)
   81d98:	4798      	blx	r3
	gpio_set_pin_low(FPGA_ALE_GPIO);
   81d9a:	2035      	movs	r0, #53	; 0x35
   81d9c:	4b04      	ldr	r3, [pc, #16]	; (81db0 <FPGA_setaddr+0x20>)
   81d9e:	4798      	blx	r3
	gpio_set_pin_high(FPGA_ALE_GPIO);
   81da0:	2035      	movs	r0, #53	; 0x35
   81da2:	4b04      	ldr	r3, [pc, #16]	; (81db4 <FPGA_setaddr+0x24>)
   81da4:	4798      	blx	r3
   81da6:	bd08      	pop	{r3, pc}
   81da8:	400e0e00 	.word	0x400e0e00
   81dac:	00084e97 	.word	0x00084e97
   81db0:	00084ed9 	.word	0x00084ed9
   81db4:	00084ebf 	.word	0x00084ebf

00081db8 <smc_normaltiming>:
		*(xram+i) = data[i];
	}
}

//Set timing for normal mode
void smc_normaltiming(void){
   81db8:	b510      	push	{r4, lr}
	smc_set_setup_timing(SMC, 0,
   81dba:	4c0b      	ldr	r4, [pc, #44]	; (81de8 <smc_normaltiming+0x30>)
   81dbc:	f44f 7280 	mov.w	r2, #256	; 0x100
   81dc0:	2100      	movs	r1, #0
   81dc2:	4620      	mov	r0, r4
   81dc4:	4b09      	ldr	r3, [pc, #36]	; (81dec <smc_normaltiming+0x34>)
   81dc6:	4798      	blx	r3
	SMC_SETUP_NCS_WR_SETUP(1) |
	SMC_SETUP_NRD_SETUP(0) |
	SMC_SETUP_NCS_RD_SETUP(0)
	);
	
	smc_set_pulse_timing(SMC, 0,
   81dc8:	4a09      	ldr	r2, [pc, #36]	; (81df0 <smc_normaltiming+0x38>)
   81dca:	2100      	movs	r1, #0
   81dcc:	4620      	mov	r0, r4
   81dce:	4b09      	ldr	r3, [pc, #36]	; (81df4 <smc_normaltiming+0x3c>)
   81dd0:	4798      	blx	r3
	SMC_PULSE_NCS_WR_PULSE(1) |
	SMC_PULSE_NRD_PULSE(4) |
	SMC_PULSE_NCS_RD_PULSE(4)
	);
	
	smc_set_cycle_timing(SMC, 0,
   81dd2:	4a09      	ldr	r2, [pc, #36]	; (81df8 <smc_normaltiming+0x40>)
   81dd4:	2100      	movs	r1, #0
   81dd6:	4620      	mov	r0, r4
   81dd8:	4b08      	ldr	r3, [pc, #32]	; (81dfc <smc_normaltiming+0x44>)
   81dda:	4798      	blx	r3
	SMC_CYCLE_NWE_CYCLE(2) |
	SMC_CYCLE_NRD_CYCLE(5)
	);
	
	smc_set_mode(SMC, 0,
   81ddc:	2203      	movs	r2, #3
   81dde:	2100      	movs	r1, #0
   81de0:	4620      	mov	r0, r4
   81de2:	4b07      	ldr	r3, [pc, #28]	; (81e00 <smc_normaltiming+0x48>)
   81de4:	4798      	blx	r3
   81de6:	bd10      	pop	{r4, pc}
   81de8:	400e0000 	.word	0x400e0000
   81dec:	00084dc9 	.word	0x00084dc9
   81df0:	04040101 	.word	0x04040101
   81df4:	00084dd5 	.word	0x00084dd5
   81df8:	00050002 	.word	0x00050002
   81dfc:	00084de1 	.word	0x00084de1
   81e00:	00084ded 	.word	0x00084ded

00081e04 <efc_perform_command>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
   81e04:	b538      	push	{r3, r4, r5, lr}
	uint32_t result;
	irqflags_t flags;

	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
   81e06:	f1a1 030e 	sub.w	r3, r1, #14
   81e0a:	2b01      	cmp	r3, #1
   81e0c:	d802      	bhi.n	81e14 <efc_perform_command+0x10>
		return EFC_RC_NOT_SUPPORT;
   81e0e:	f04f 30ff 	mov.w	r0, #4294967295
	result = efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));
	cpu_irq_restore(flags);
	return result;
}
   81e12:	bd38      	pop	{r3, r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81e14:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   81e18:	b672      	cpsid	i
   81e1a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81e1e:	2500      	movs	r5, #0
   81e20:	4b0a      	ldr	r3, [pc, #40]	; (81e4c <efc_perform_command+0x48>)
   81e22:	701d      	strb	r5, [r3, #0]
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
   81e24:	0212      	lsls	r2, r2, #8
   81e26:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
   81e2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
	result = efc_perform_fcr(p_efc,
   81e2e:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
			EEFC_FCR_FCMD(ul_command));
   81e32:	b2c9      	uxtb	r1, r1
	result = efc_perform_fcr(p_efc,
   81e34:	4311      	orrs	r1, r2
   81e36:	4b06      	ldr	r3, [pc, #24]	; (81e50 <efc_perform_command+0x4c>)
   81e38:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   81e3a:	2c00      	cmp	r4, #0
   81e3c:	d1e9      	bne.n	81e12 <efc_perform_command+0xe>
		cpu_irq_enable();
   81e3e:	2201      	movs	r2, #1
   81e40:	4b02      	ldr	r3, [pc, #8]	; (81e4c <efc_perform_command+0x48>)
   81e42:	701a      	strb	r2, [r3, #0]
   81e44:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81e48:	b662      	cpsie	i
   81e4a:	bd38      	pop	{r3, r4, r5, pc}
   81e4c:	200006b4 	.word	0x200006b4
   81e50:	2000006d 	.word	0x2000006d

00081e54 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   81e54:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81e56:	0189      	lsls	r1, r1, #6
   81e58:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   81e5a:	2402      	movs	r4, #2
   81e5c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   81e5e:	f04f 31ff 	mov.w	r1, #4294967295
   81e62:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   81e64:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   81e66:	605a      	str	r2, [r3, #4]
}
   81e68:	bc10      	pop	{r4}
   81e6a:	4770      	bx	lr

00081e6c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   81e6c:	0189      	lsls	r1, r1, #6
   81e6e:	2305      	movs	r3, #5
   81e70:	5043      	str	r3, [r0, r1]
   81e72:	4770      	bx	lr

00081e74 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   81e74:	0189      	lsls	r1, r1, #6
   81e76:	2302      	movs	r3, #2
   81e78:	5043      	str	r3, [r0, r1]
   81e7a:	4770      	bx	lr

00081e7c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   81e7c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   81e80:	61ca      	str	r2, [r1, #28]
   81e82:	4770      	bx	lr

00081e84 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81e84:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   81e88:	624a      	str	r2, [r1, #36]	; 0x24
   81e8a:	4770      	bx	lr

00081e8c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81e8c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   81e90:	6a08      	ldr	r0, [r1, #32]
}
   81e92:	4770      	bx	lr

00081e94 <flash_read_unique_id>:
 * \param ul_size Data buffer size in DWORD.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_read_unique_id(uint32_t *pul_data, uint32_t ul_size)
{
   81e94:	b570      	push	{r4, r5, r6, lr}
   81e96:	b086      	sub	sp, #24
   81e98:	4604      	mov	r4, r0
   81e9a:	460e      	mov	r6, r1
	uint32_t uid_buf[4];
	uint32_t ul_idx;

	if (FLASH_RC_OK != efc_perform_read_sequence(EFC, EFC_FCMD_STUI,
   81e9c:	2304      	movs	r3, #4
   81e9e:	9300      	str	r3, [sp, #0]
   81ea0:	ab02      	add	r3, sp, #8
   81ea2:	220f      	movs	r2, #15
   81ea4:	210e      	movs	r1, #14
   81ea6:	480d      	ldr	r0, [pc, #52]	; (81edc <flash_read_unique_id+0x48>)
   81ea8:	4d0d      	ldr	r5, [pc, #52]	; (81ee0 <flash_read_unique_id+0x4c>)
   81eaa:	47a8      	blx	r5
   81eac:	b118      	cbz	r0, 81eb6 <flash_read_unique_id+0x22>
			EFC_FCMD_SPUI, uid_buf, 4)) {
		return FLASH_RC_ERROR;
   81eae:	2510      	movs	r5, #16
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
		pul_data[ul_idx] = uid_buf[ul_idx];
	}

	return FLASH_RC_OK;
}
   81eb0:	4628      	mov	r0, r5
   81eb2:	b006      	add	sp, #24
   81eb4:	bd70      	pop	{r4, r5, r6, pc}
   81eb6:	4605      	mov	r5, r0
   81eb8:	2e04      	cmp	r6, #4
   81eba:	bf28      	it	cs
   81ebc:	2604      	movcs	r6, #4
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   81ebe:	b156      	cbz	r6, 81ed6 <flash_read_unique_id+0x42>
   81ec0:	aa02      	add	r2, sp, #8
   81ec2:	4623      	mov	r3, r4
   81ec4:	eb04 0186 	add.w	r1, r4, r6, lsl #2
		pul_data[ul_idx] = uid_buf[ul_idx];
   81ec8:	f852 0b04 	ldr.w	r0, [r2], #4
   81ecc:	f843 0b04 	str.w	r0, [r3], #4
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   81ed0:	428b      	cmp	r3, r1
   81ed2:	d1f9      	bne.n	81ec8 <flash_read_unique_id+0x34>
   81ed4:	e7ec      	b.n	81eb0 <flash_read_unique_id+0x1c>
	return FLASH_RC_OK;
   81ed6:	4635      	mov	r5, r6
   81ed8:	e7ea      	b.n	81eb0 <flash_read_unique_id+0x1c>
   81eda:	bf00      	nop
   81edc:	400e0800 	.word	0x400e0800
   81ee0:	20000001 	.word	0x20000001

00081ee4 <init_circ_buf>:

    @param cbuf Points to the structure to be initialized.
*/
void init_circ_buf(tcirc_buf *cbuf)
{
    cbuf->head = cbuf->tail = 0;
   81ee4:	2300      	movs	r3, #0
   81ee6:	6043      	str	r3, [r0, #4]
   81ee8:	6003      	str	r3, [r0, #0]
    cbuf->dropped = 0;
   81eea:	6083      	str	r3, [r0, #8]
   81eec:	4770      	bx	lr
	...

00081ef0 <add_to_circ_buf>:

    @param cbuf Pointer to structure that contains data.
    @param ch Character to add to buffer.
*/
void add_to_circ_buf(tcirc_buf *cbuf, uint8_t ch, bool block)
{
   81ef0:	b410      	push	{r4}
  __ASM volatile ("cpsid i");
   81ef2:	b672      	cpsid	i
   81ef4:	f3bf 8f5f 	dmb	sy
    // Add char to buffer
	cpu_irq_disable();
   81ef8:	2400      	movs	r4, #0
   81efa:	4b11      	ldr	r3, [pc, #68]	; (81f40 <add_to_circ_buf+0x50>)
   81efc:	701c      	strb	r4, [r3, #0]
    unsigned int newhead = cbuf->head;
   81efe:	6804      	ldr	r4, [r0, #0]
    newhead++;
   81f00:	3401      	adds	r4, #1
    if (newhead >= CIRCBUFSIZE)
        newhead = 0;
   81f02:	2cc8      	cmp	r4, #200	; 0xc8
   81f04:	bf28      	it	cs
   81f06:	2400      	movcs	r4, #0
    while (newhead == cbuf->tail)
   81f08:	6843      	ldr	r3, [r0, #4]
   81f0a:	42a3      	cmp	r3, r4
   81f0c:	d10b      	bne.n	81f26 <add_to_circ_buf+0x36>
    {
        if (!block)
   81f0e:	2a00      	cmp	r2, #0
   81f10:	d1fa      	bne.n	81f08 <add_to_circ_buf+0x18>
        {
            cbuf->dropped++;
   81f12:	6883      	ldr	r3, [r0, #8]
   81f14:	3301      	adds	r3, #1
   81f16:	6083      	str	r3, [r0, #8]
			cpu_irq_enable();
   81f18:	2201      	movs	r2, #1
   81f1a:	4b09      	ldr	r3, [pc, #36]	; (81f40 <add_to_circ_buf+0x50>)
   81f1c:	701a      	strb	r2, [r3, #0]
   81f1e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81f22:	b662      	cpsie	i
   81f24:	e009      	b.n	81f3a <add_to_circ_buf+0x4a>
        //TODO: Need to add processing here if you want a blocking
		//      function.
        
    }

    cbuf->buf[cbuf->head] = ch;
   81f26:	6803      	ldr	r3, [r0, #0]
   81f28:	4403      	add	r3, r0
   81f2a:	7319      	strb	r1, [r3, #12]
    cbuf->head = newhead;
   81f2c:	6004      	str	r4, [r0, #0]
	cpu_irq_enable();
   81f2e:	2201      	movs	r2, #1
   81f30:	4b03      	ldr	r3, [pc, #12]	; (81f40 <add_to_circ_buf+0x50>)
   81f32:	701a      	strb	r2, [r3, #0]
   81f34:	f3bf 8f5f 	dmb	sy
   81f38:	b662      	cpsie	i
}
   81f3a:	bc10      	pop	{r4}
   81f3c:	4770      	bx	lr
   81f3e:	bf00      	nop
   81f40:	200006b4 	.word	0x200006b4

00081f44 <get_from_circ_buf>:

    @return retval Character to be returned from buffer.  If no char
    is available, returns SERIAL_ERR.
*/
uint8_t get_from_circ_buf(tcirc_buf *cbuf)
{
   81f44:	4602      	mov	r2, r0
  __ASM volatile ("cpsid i");
   81f46:	b672      	cpsid	i
   81f48:	f3bf 8f5f 	dmb	sy
    // Get char from buffer
    // Be sure to check first that there is a char in buffer
	cpu_irq_disable();
   81f4c:	2100      	movs	r1, #0
   81f4e:	4b0e      	ldr	r3, [pc, #56]	; (81f88 <get_from_circ_buf+0x44>)
   81f50:	7019      	strb	r1, [r3, #0]
    unsigned int newtail = cbuf->tail;
   81f52:	6843      	ldr	r3, [r0, #4]
    uint8_t retval = cbuf->buf[newtail];

    if (newtail == cbuf->head) {
   81f54:	6801      	ldr	r1, [r0, #0]
   81f56:	428b      	cmp	r3, r1
   81f58:	d00d      	beq.n	81f76 <get_from_circ_buf+0x32>
		cpu_irq_enable();
        return SERIAL_ERR;
	}

    newtail++;
   81f5a:	1c59      	adds	r1, r3, #1
    if (newtail >= CIRCBUFSIZE)
        // Rollover
        newtail = 0;
   81f5c:	29c8      	cmp	r1, #200	; 0xc8
   81f5e:	bf28      	it	cs
   81f60:	2100      	movcs	r1, #0
    uint8_t retval = cbuf->buf[newtail];
   81f62:	4403      	add	r3, r0
   81f64:	7b18      	ldrb	r0, [r3, #12]
    cbuf->tail = newtail;
   81f66:	6051      	str	r1, [r2, #4]

	cpu_irq_enable();
   81f68:	2201      	movs	r2, #1
   81f6a:	4b07      	ldr	r3, [pc, #28]	; (81f88 <get_from_circ_buf+0x44>)
   81f6c:	701a      	strb	r2, [r3, #0]
   81f6e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81f72:	b662      	cpsie	i
    return retval;
}
   81f74:	4770      	bx	lr
		cpu_irq_enable();
   81f76:	2201      	movs	r2, #1
   81f78:	4b03      	ldr	r3, [pc, #12]	; (81f88 <get_from_circ_buf+0x44>)
   81f7a:	701a      	strb	r2, [r3, #0]
   81f7c:	f3bf 8f5f 	dmb	sy
   81f80:	b662      	cpsie	i
        return SERIAL_ERR;
   81f82:	20ff      	movs	r0, #255	; 0xff
   81f84:	4770      	bx	lr
   81f86:	bf00      	nop
   81f88:	200006b4 	.word	0x200006b4

00081f8c <circ_buf_has_char>:
    @retval false if buffer is empty.
*/
bool circ_buf_has_char(tcirc_buf *cbuf)
{
    // Return true if buffer empty
    unsigned int head = cbuf->head;
   81f8c:	6802      	ldr	r2, [r0, #0]
    return (head != cbuf->tail);
   81f8e:	6840      	ldr	r0, [r0, #4]
}
   81f90:	1a10      	subs	r0, r2, r0
   81f92:	bf18      	it	ne
   81f94:	2001      	movne	r0, #1
   81f96:	4770      	bx	lr

00081f98 <circ_buf_count>:
  __ASM volatile ("cpsid i");
   81f98:	b672      	cpsid	i
   81f9a:	f3bf 8f5f 	dmb	sy
 */
unsigned int circ_buf_count(tcirc_buf *cbuf)
{
    int count;

	cpu_irq_disable();
   81f9e:	2200      	movs	r2, #0
   81fa0:	4b06      	ldr	r3, [pc, #24]	; (81fbc <circ_buf_count+0x24>)
   81fa2:	701a      	strb	r2, [r3, #0]
    count = cbuf->head;
   81fa4:	6803      	ldr	r3, [r0, #0]
    count -= cbuf->tail;
   81fa6:	6840      	ldr	r0, [r0, #4]
    if (count < 0)
   81fa8:	1a18      	subs	r0, r3, r0
        count += CIRCBUFSIZE;
   81faa:	bf48      	it	mi
   81fac:	30c8      	addmi	r0, #200	; 0xc8
		
	cpu_irq_enable();
   81fae:	2201      	movs	r2, #1
   81fb0:	4b02      	ldr	r3, [pc, #8]	; (81fbc <circ_buf_count+0x24>)
   81fb2:	701a      	strb	r2, [r3, #0]
   81fb4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81fb8:	b662      	cpsie	i
    return (unsigned int)count;
}
   81fba:	4770      	bx	lr
   81fbc:	200006b4 	.word	0x200006b4

00081fc0 <ISPProtocol_ProgramMemory>:
 *  words or pages of data to the attached device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_ProgramMemory(uint8_t V2Command, uint8_t * buffer)
{
   81fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81fc4:	b08d      	sub	sp, #52	; 0x34
   81fc6:	9104      	str	r1, [sp, #16]
		uint8_t  ProgrammingCommands[3];
		uint8_t  PollValue1;
		uint8_t  PollValue2;
	} Write_Memory_Params; 

	if (udd_g_ctrlreq.payload_size != 9){
   81fc8:	4b90      	ldr	r3, [pc, #576]	; (8220c <ISPProtocol_ProgramMemory+0x24c>)
   81fca:	8999      	ldrh	r1, [r3, #12]
   81fcc:	2909      	cmp	r1, #9
   81fce:	d005      	beq.n	81fdc <ISPProtocol_ProgramMemory+0x1c>
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   81fd0:	488f      	ldr	r0, [pc, #572]	; (82210 <ISPProtocol_ProgramMemory+0x250>)
   81fd2:	4b90      	ldr	r3, [pc, #576]	; (82214 <ISPProtocol_ProgramMemory+0x254>)
   81fd4:	4798      	blx	r3
	//printf("AVRPROG: Programming Done: %x\n", ProgrammingStatus);
	avrisp_status_payload[0] = V2Command;
	avrisp_status_payload[1] = ProgrammingStatus;
	avrisp_status_payload_size = 2;

}
   81fd6:	b00d      	add	sp, #52	; 0x34
   81fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81fdc:	4605      	mov	r5, r0
	memcpy(&Write_Memory_Params, udd_g_ctrlreq.payload, sizeof(Write_Memory_Params));
   81fde:	4b8b      	ldr	r3, [pc, #556]	; (8220c <ISPProtocol_ProgramMemory+0x24c>)
   81fe0:	689a      	ldr	r2, [r3, #8]
   81fe2:	ab09      	add	r3, sp, #36	; 0x24
   81fe4:	6810      	ldr	r0, [r2, #0]
   81fe6:	6851      	ldr	r1, [r2, #4]
   81fe8:	c303      	stmia	r3!, {r0, r1}
   81fea:	8912      	ldrh	r2, [r2, #8]
   81fec:	801a      	strh	r2, [r3, #0]
	if (Write_Memory_Params.BytesToWrite > 256)
   81fee:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
   81ff2:	9303      	str	r3, [sp, #12]
   81ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   81ff8:	d907      	bls.n	8200a <ISPProtocol_ProgramMemory+0x4a>
		avrisp_status_payload[0] = V2Command;
   81ffa:	4b87      	ldr	r3, [pc, #540]	; (82218 <ISPProtocol_ProgramMemory+0x258>)
   81ffc:	701d      	strb	r5, [r3, #0]
		avrisp_status_payload[1] = STATUS_CMD_FAILED;
   81ffe:	22c0      	movs	r2, #192	; 0xc0
   82000:	705a      	strb	r2, [r3, #1]
		avrisp_status_payload_size = 2;
   82002:	2202      	movs	r2, #2
   82004:	4b85      	ldr	r3, [pc, #532]	; (8221c <ISPProtocol_ProgramMemory+0x25c>)
   82006:	801a      	strh	r2, [r3, #0]
		return;
   82008:	e7e5      	b.n	81fd6 <ISPProtocol_ProgramMemory+0x16>
	uint8_t  PollValue         = (V2Command == CMD_PROGRAM_FLASH_ISP) ? Write_Memory_Params.PollValue1 :
   8200a:	2d13      	cmp	r5, #19
   8200c:	bf0c      	ite	eq
   8200e:	f89d 302b 	ldrbeq.w	r3, [sp, #43]	; 0x2b
   82012:	f89d 302c 	ldrbne.w	r3, [sp, #44]	; 0x2c
   82016:	9305      	str	r3, [sp, #20]
	uint16_t PageStartAddress  = (CurrentAddress & 0xFFFF);
   82018:	4b81      	ldr	r3, [pc, #516]	; (82220 <ISPProtocol_ProgramMemory+0x260>)
   8201a:	681b      	ldr	r3, [r3, #0]
   8201c:	9307      	str	r3, [sp, #28]
	for (uint16_t CurrentByte = 0; CurrentByte < Write_Memory_Params.BytesToWrite; CurrentByte++)
   8201e:	9b03      	ldr	r3, [sp, #12]
   82020:	2b00      	cmp	r3, #0
   82022:	d03f      	beq.n	820a4 <ISPProtocol_ProgramMemory+0xe4>
   82024:	3b01      	subs	r3, #1
   82026:	b29b      	uxth	r3, r3
   82028:	3301      	adds	r3, #1
   8202a:	9a04      	ldr	r2, [sp, #16]
   8202c:	18d3      	adds	r3, r2, r3
   8202e:	9306      	str	r3, [sp, #24]
   82030:	4617      	mov	r7, r2
   82032:	2300      	movs	r3, #0
   82034:	9303      	str	r3, [sp, #12]
			MustLoadExtendedAddress = false;
   82036:	46ab      	mov	fp, r5
   82038:	e092      	b.n	82160 <ISPProtocol_ProgramMemory+0x1a0>
			ISPTarget_LoadExtendedAddress();
   8203a:	4b7a      	ldr	r3, [pc, #488]	; (82224 <ISPProtocol_ProgramMemory+0x264>)
   8203c:	4798      	blx	r3
			MustLoadExtendedAddress = false;
   8203e:	4b7a      	ldr	r3, [pc, #488]	; (82228 <ISPProtocol_ProgramMemory+0x268>)
   82040:	f04f 0200 	mov.w	r2, #0
   82044:	701a      	strb	r2, [r3, #0]
   82046:	e099      	b.n	8217c <ISPProtocol_ProgramMemory+0x1bc>
			  Write_Memory_Params.ProgrammingCommands[2] |=  READ_WRITE_HIGH_BYTE_MASK;
   82048:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   8204c:	f043 0308 	orr.w	r3, r3, #8
   82050:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
			PollAddress = (CurrentAddress & 0xFFFF);
   82054:	4b72      	ldr	r3, [pc, #456]	; (82220 <ISPProtocol_ProgramMemory+0x260>)
   82056:	881b      	ldrh	r3, [r3, #0]
		if (!(ProgrammingMode & PROG_MODE_PAGED_WRITES_MASK))
   82058:	f019 0f01 	tst.w	r9, #1
   8205c:	f000 80c6 	beq.w	821ec <ISPProtocol_ProgramMemory+0x22c>
			PollAddress = (CurrentAddress & 0xFFFF);
   82060:	9303      	str	r3, [sp, #12]
			CurrentAddress++;
   82062:	4a6f      	ldr	r2, [pc, #444]	; (82220 <ISPProtocol_ProgramMemory+0x260>)
   82064:	6813      	ldr	r3, [r2, #0]
   82066:	3301      	adds	r3, #1
   82068:	6013      	str	r3, [r2, #0]
			if ((V2Command == CMD_PROGRAM_FLASH_ISP) && !(CurrentAddress & 0xFFFF))
   8206a:	f1bb 0f13 	cmp.w	fp, #19
   8206e:	d174      	bne.n	8215a <ISPProtocol_ProgramMemory+0x19a>
   82070:	b29b      	uxth	r3, r3
   82072:	2b00      	cmp	r3, #0
   82074:	d171      	bne.n	8215a <ISPProtocol_ProgramMemory+0x19a>
			  MustLoadExtendedAddress = true;
   82076:	2301      	movs	r3, #1
   82078:	4a6b      	ldr	r2, [pc, #428]	; (82228 <ISPProtocol_ProgramMemory+0x268>)
   8207a:	7013      	strb	r3, [r2, #0]
   8207c:	e06d      	b.n	8215a <ISPProtocol_ProgramMemory+0x19a>
   8207e:	9303      	str	r3, [sp, #12]
   82080:	e056      	b.n	82130 <ISPProtocol_ProgramMemory+0x170>
			PollAddress = (CurrentAddress & 0xFFFF);
   82082:	9303      	str	r3, [sp, #12]
   82084:	e063      	b.n	8214e <ISPProtocol_ProgramMemory+0x18e>
   82086:	465d      	mov	r5, fp
   82088:	2300      	movs	r3, #0
	if (Write_Memory_Params.ProgrammingMode & PROG_MODE_COMMIT_PAGE_MASK)
   8208a:	f89d 8026 	ldrb.w	r8, [sp, #38]	; 0x26
   8208e:	fa4f f488 	sxtb.w	r4, r8
   82092:	2c00      	cmp	r4, #0
   82094:	db0a      	blt.n	820ac <ISPProtocol_ProgramMemory+0xec>
	avrisp_status_payload[0] = V2Command;
   82096:	4a60      	ldr	r2, [pc, #384]	; (82218 <ISPProtocol_ProgramMemory+0x258>)
   82098:	7015      	strb	r5, [r2, #0]
	avrisp_status_payload[1] = ProgrammingStatus;
   8209a:	7053      	strb	r3, [r2, #1]
	avrisp_status_payload_size = 2;
   8209c:	2202      	movs	r2, #2
   8209e:	4b5f      	ldr	r3, [pc, #380]	; (8221c <ISPProtocol_ProgramMemory+0x25c>)
   820a0:	801a      	strh	r2, [r3, #0]
   820a2:	e798      	b.n	81fd6 <ISPProtocol_ProgramMemory+0x16>
	uint8_t  ProgrammingStatus = STATUS_CMD_OK;
   820a4:	2300      	movs	r3, #0
   820a6:	e7f0      	b.n	8208a <ISPProtocol_ProgramMemory+0xca>
   820a8:	465d      	mov	r5, fp
   820aa:	e7ee      	b.n	8208a <ISPProtocol_ProgramMemory+0xca>
		static inline void ISPTarget_SendByte(const uint8_t data)
		{
#if AVRISP_USEUART
		  usart_putchar(AVRISP_USART, data);
#else
		  spi_write(SPI, data, 0, 0);
   820ac:	4f5f      	ldr	r7, [pc, #380]	; (8222c <ISPProtocol_ProgramMemory+0x26c>)
   820ae:	2300      	movs	r3, #0
   820b0:	461a      	mov	r2, r3
   820b2:	f89d 1029 	ldrb.w	r1, [sp, #41]	; 0x29
   820b6:	4638      	mov	r0, r7
   820b8:	4e5d      	ldr	r6, [pc, #372]	; (82230 <ISPProtocol_ProgramMemory+0x270>)
   820ba:	47b0      	blx	r6
   820bc:	2300      	movs	r3, #0
   820be:	461a      	mov	r2, r3
   820c0:	9907      	ldr	r1, [sp, #28]
   820c2:	f3c1 2107 	ubfx	r1, r1, #8, #8
   820c6:	4638      	mov	r0, r7
   820c8:	47b0      	blx	r6
   820ca:	2300      	movs	r3, #0
   820cc:	461a      	mov	r2, r3
   820ce:	f89d 101c 	ldrb.w	r1, [sp, #28]
   820d2:	4638      	mov	r0, r7
   820d4:	47b0      	blx	r6
   820d6:	2300      	movs	r3, #0
   820d8:	461a      	mov	r2, r3
   820da:	4619      	mov	r1, r3
   820dc:	4638      	mov	r0, r7
   820de:	47b0      	blx	r6
		if ((Write_Memory_Params.ProgrammingMode & PROG_MODE_PAGED_VALUE_MASK) && !(PollAddress))
   820e0:	f018 0f20 	tst.w	r8, #32
   820e4:	d007      	beq.n	820f6 <ISPProtocol_ProgramMemory+0x136>
   820e6:	9b03      	ldr	r3, [sp, #12]
   820e8:	b92b      	cbnz	r3, 820f6 <ISPProtocol_ProgramMemory+0x136>
			Write_Memory_Params.ProgrammingMode = (Write_Memory_Params.ProgrammingMode & ~PROG_MODE_PAGED_VALUE_MASK) |
   820ea:	f024 0330 	bic.w	r3, r4, #48	; 0x30
   820ee:	f043 0310 	orr.w	r3, r3, #16
   820f2:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
		ProgrammingStatus = ISPTarget_WaitForProgComplete(Write_Memory_Params.ProgrammingMode, PollAddress, PollValue,
   820f6:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   820fa:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
   820fe:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
   82102:	9200      	str	r2, [sp, #0]
   82104:	9a05      	ldr	r2, [sp, #20]
   82106:	9903      	ldr	r1, [sp, #12]
   82108:	4c4a      	ldr	r4, [pc, #296]	; (82234 <ISPProtocol_ProgramMemory+0x274>)
   8210a:	47a0      	blx	r4
   8210c:	4603      	mov	r3, r0
		if ((V2Command == CMD_PROGRAM_FLASH_ISP) && !(CurrentAddress & 0xFFFF))
   8210e:	2d13      	cmp	r5, #19
   82110:	d1c1      	bne.n	82096 <ISPProtocol_ProgramMemory+0xd6>
   82112:	4a43      	ldr	r2, [pc, #268]	; (82220 <ISPProtocol_ProgramMemory+0x260>)
   82114:	8812      	ldrh	r2, [r2, #0]
   82116:	2a00      	cmp	r2, #0
   82118:	d1bd      	bne.n	82096 <ISPProtocol_ProgramMemory+0xd6>
		  MustLoadExtendedAddress = true;
   8211a:	2101      	movs	r1, #1
   8211c:	4a42      	ldr	r2, [pc, #264]	; (82228 <ISPProtocol_ProgramMemory+0x268>)
   8211e:	7011      	strb	r1, [r2, #0]
   82120:	e7b9      	b.n	82096 <ISPProtocol_ProgramMemory+0xd6>
		if (!(ProgrammingMode & PROG_MODE_PAGED_WRITES_MASK))
   82122:	f019 0f01 	tst.w	r9, #1
   82126:	d064      	beq.n	821f2 <ISPProtocol_ProgramMemory+0x232>
   82128:	e011      	b.n	8214e <ISPProtocol_ProgramMemory+0x18e>
   8212a:	f019 0f01 	tst.w	r9, #1
   8212e:	d10e      	bne.n	8214e <ISPProtocol_ProgramMemory+0x18e>
			ProgrammingStatus = ISPTarget_WaitForProgComplete(ProgrammingMode, PollAddress, PollValue,
   82130:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   82134:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
   82138:	9200      	str	r2, [sp, #0]
   8213a:	9a05      	ldr	r2, [sp, #20]
   8213c:	9903      	ldr	r1, [sp, #12]
   8213e:	4648      	mov	r0, r9
   82140:	4c3c      	ldr	r4, [pc, #240]	; (82234 <ISPProtocol_ProgramMemory+0x274>)
   82142:	47a0      	blx	r4
			if (ProgrammingStatus != STATUS_CMD_OK)
   82144:	4603      	mov	r3, r0
   82146:	2800      	cmp	r0, #0
   82148:	d1ae      	bne.n	820a8 <ISPProtocol_ProgramMemory+0xe8>
			PollAddress = 0;
   8214a:	2300      	movs	r3, #0
   8214c:	9303      	str	r3, [sp, #12]
		if ((CurrentByte & 0x01) || (V2Command == CMD_PROGRAM_EEPROM_ISP))
   8214e:	f018 0f01 	tst.w	r8, #1
   82152:	d186      	bne.n	82062 <ISPProtocol_ProgramMemory+0xa2>
   82154:	f1bb 0f15 	cmp.w	fp, #21
   82158:	d053      	beq.n	82202 <ISPProtocol_ProgramMemory+0x242>
	for (uint16_t CurrentByte = 0; CurrentByte < Write_Memory_Params.BytesToWrite; CurrentByte++)
   8215a:	9b06      	ldr	r3, [sp, #24]
   8215c:	429f      	cmp	r7, r3
   8215e:	d092      	beq.n	82086 <ISPProtocol_ProgramMemory+0xc6>
   82160:	9b04      	ldr	r3, [sp, #16]
   82162:	eba7 0803 	sub.w	r8, r7, r3
   82166:	fa1f f888 	uxth.w	r8, r8
		uint8_t ByteToWrite     = *(NextWriteByte++);
   8216a:	f817 6b01 	ldrb.w	r6, [r7], #1
		uint8_t ProgrammingMode = Write_Memory_Params.ProgrammingMode;
   8216e:	f89d 9026 	ldrb.w	r9, [sp, #38]	; 0x26
		if (MustLoadExtendedAddress)
   82172:	4b2d      	ldr	r3, [pc, #180]	; (82228 <ISPProtocol_ProgramMemory+0x268>)
   82174:	781b      	ldrb	r3, [r3, #0]
   82176:	2b00      	cmp	r3, #0
   82178:	f47f af5f 	bne.w	8203a <ISPProtocol_ProgramMemory+0x7a>
		ISPTarget_SendByte(Write_Memory_Params.ProgrammingCommands[0]);
   8217c:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
   82180:	2300      	movs	r3, #0
   82182:	461a      	mov	r2, r3
   82184:	4651      	mov	r1, sl
   82186:	4829      	ldr	r0, [pc, #164]	; (8222c <ISPProtocol_ProgramMemory+0x26c>)
   82188:	4c29      	ldr	r4, [pc, #164]	; (82230 <ISPProtocol_ProgramMemory+0x270>)
   8218a:	47a0      	blx	r4
		ISPTarget_SendByte(CurrentAddress >> 8);
   8218c:	4d24      	ldr	r5, [pc, #144]	; (82220 <ISPProtocol_ProgramMemory+0x260>)
   8218e:	2300      	movs	r3, #0
   82190:	461a      	mov	r2, r3
   82192:	7869      	ldrb	r1, [r5, #1]
   82194:	4825      	ldr	r0, [pc, #148]	; (8222c <ISPProtocol_ProgramMemory+0x26c>)
   82196:	47a0      	blx	r4
   82198:	2300      	movs	r3, #0
   8219a:	461a      	mov	r2, r3
   8219c:	7829      	ldrb	r1, [r5, #0]
   8219e:	4823      	ldr	r0, [pc, #140]	; (8222c <ISPProtocol_ProgramMemory+0x26c>)
   821a0:	47a0      	blx	r4
   821a2:	2300      	movs	r3, #0
   821a4:	461a      	mov	r2, r3
   821a6:	4631      	mov	r1, r6
   821a8:	4820      	ldr	r0, [pc, #128]	; (8222c <ISPProtocol_ProgramMemory+0x26c>)
   821aa:	47a0      	blx	r4
		if (V2Command == CMD_PROGRAM_FLASH_ISP)
   821ac:	f1bb 0f13 	cmp.w	fp, #19
		  Write_Memory_Params.ProgrammingCommands[0] ^= READ_WRITE_HIGH_BYTE_MASK;
   821b0:	bf04      	itt	eq
   821b2:	f08a 0a08 	eoreq.w	sl, sl, #8
   821b6:	f88d a028 	strbeq.w	sl, [sp, #40]	; 0x28
		if (!(PollAddress) && (ByteToWrite != PollValue))
   821ba:	9b03      	ldr	r3, [sp, #12]
   821bc:	2b00      	cmp	r3, #0
   821be:	d1b4      	bne.n	8212a <ISPProtocol_ProgramMemory+0x16a>
   821c0:	9b05      	ldr	r3, [sp, #20]
   821c2:	42b3      	cmp	r3, r6
   821c4:	d0ad      	beq.n	82122 <ISPProtocol_ProgramMemory+0x162>
			if ((CurrentByte & 0x01) && (V2Command == CMD_PROGRAM_FLASH_ISP))
   821c6:	f018 0f01 	tst.w	r8, #1
   821ca:	d003      	beq.n	821d4 <ISPProtocol_ProgramMemory+0x214>
   821cc:	f1bb 0f13 	cmp.w	fp, #19
   821d0:	f43f af3a 	beq.w	82048 <ISPProtocol_ProgramMemory+0x88>
			  Write_Memory_Params.ProgrammingCommands[2] &= ~READ_WRITE_HIGH_BYTE_MASK;
   821d4:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   821d8:	f023 0308 	bic.w	r3, r3, #8
   821dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
			PollAddress = (CurrentAddress & 0xFFFF);
   821e0:	4b0f      	ldr	r3, [pc, #60]	; (82220 <ISPProtocol_ProgramMemory+0x260>)
   821e2:	881b      	ldrh	r3, [r3, #0]
		if (!(ProgrammingMode & PROG_MODE_PAGED_WRITES_MASK))
   821e4:	f019 0f01 	tst.w	r9, #1
   821e8:	f47f af4b 	bne.w	82082 <ISPProtocol_ProgramMemory+0xc2>
			if (!(PollAddress) && !(ProgrammingMode & PROG_MODE_WORD_READYBUSY_MASK))
   821ec:	2b00      	cmp	r3, #0
   821ee:	f47f af46 	bne.w	8207e <ISPProtocol_ProgramMemory+0xbe>
   821f2:	f019 0f08 	tst.w	r9, #8
   821f6:	d19b      	bne.n	82130 <ISPProtocol_ProgramMemory+0x170>
			  ProgrammingMode = (ProgrammingMode & ~PROG_MODE_WORD_VALUE_MASK) | PROG_MODE_WORD_TIMEDELAY_MASK;
   821f8:	f029 0906 	bic.w	r9, r9, #6
   821fc:	f049 0902 	orr.w	r9, r9, #2
   82200:	e796      	b.n	82130 <ISPProtocol_ProgramMemory+0x170>
			CurrentAddress++;
   82202:	4a07      	ldr	r2, [pc, #28]	; (82220 <ISPProtocol_ProgramMemory+0x260>)
   82204:	6813      	ldr	r3, [r2, #0]
   82206:	3301      	adds	r3, #1
   82208:	6013      	str	r3, [r2, #0]
   8220a:	e7a6      	b.n	8215a <ISPProtocol_ProgramMemory+0x19a>
   8220c:	20002468 	.word	0x20002468
   82210:	0008d85c 	.word	0x0008d85c
   82214:	00087755 	.word	0x00087755
   82218:	20001d88 	.word	0x20001d88
   8221c:	20001d86 	.word	0x20001d86
   82220:	20001da8 	.word	0x20001da8
   82224:	000828a9 	.word	0x000828a9
   82228:	20001d84 	.word	0x20001d84
   8222c:	40008000 	.word	0x40008000
   82230:	00085617 	.word	0x00085617
   82234:	000828e9 	.word	0x000828e9

00082238 <ISPProtocol_ReadMemory>:
 *  words or pages of data from the attached device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_ReadMemory(uint8_t V2Command, uint8_t * buffer)
{
   82238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8223c:	b085      	sub	sp, #20
	{
		uint16_t BytesToRead;
		uint8_t  ReadMemoryCommand;
	} Read_Memory_Params;
	
	if (udd_g_ctrlreq.payload_size != 3){
   8223e:	4b44      	ldr	r3, [pc, #272]	; (82350 <ISPProtocol_ReadMemory+0x118>)
   82240:	899b      	ldrh	r3, [r3, #12]
   82242:	2b03      	cmp	r3, #3
   82244:	d006      	beq.n	82254 <ISPProtocol_ReadMemory+0x1c>
		printf("AVRPROG: Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   82246:	4619      	mov	r1, r3
   82248:	4842      	ldr	r0, [pc, #264]	; (82354 <ISPProtocol_ReadMemory+0x11c>)
   8224a:	4b43      	ldr	r3, [pc, #268]	; (82358 <ISPProtocol_ReadMemory+0x120>)
   8224c:	4798      	blx	r3
	}

	//printf("AVRPROG: Read %d bytes\n", Read_Memory_Params.BytesToRead);
	avrisp_status_payload[1] = STATUS_CMD_OK;
	avrisp_status_payload_size = 2;
}
   8224e:	b005      	add	sp, #20
   82250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82254:	4682      	mov	sl, r0
	memcpy(&Read_Memory_Params, udd_g_ctrlreq.payload, sizeof(Read_Memory_Params));
   82256:	4b3e      	ldr	r3, [pc, #248]	; (82350 <ISPProtocol_ReadMemory+0x118>)
   82258:	689b      	ldr	r3, [r3, #8]
   8225a:	681b      	ldr	r3, [r3, #0]
   8225c:	9303      	str	r3, [sp, #12]
	avrisp_status_payload[0] = V2Command;
   8225e:	4a3f      	ldr	r2, [pc, #252]	; (8235c <ISPProtocol_ReadMemory+0x124>)
   82260:	7010      	strb	r0, [r2, #0]
	avrisp_status_payload[1] = STATUS_CMD_FAILED;
   82262:	20c0      	movs	r0, #192	; 0xc0
   82264:	7050      	strb	r0, [r2, #1]
	avrisp_status_payload_size = 2;
   82266:	2002      	movs	r0, #2
   82268:	4a3d      	ldr	r2, [pc, #244]	; (82360 <ISPProtocol_ReadMemory+0x128>)
   8226a:	8010      	strh	r0, [r2, #0]
	if (Read_Memory_Params.BytesToRead > 256)
   8226c:	b29b      	uxth	r3, r3
   8226e:	9301      	str	r3, [sp, #4]
   82270:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   82274:	d8eb      	bhi.n	8224e <ISPProtocol_ReadMemory+0x16>
	for (uint16_t CurrentByte = 0; CurrentByte < Read_Memory_Params.BytesToRead; CurrentByte++)
   82276:	2b00      	cmp	r3, #0
   82278:	d063      	beq.n	82342 <ISPProtocol_ReadMemory+0x10a>
   8227a:	f101 39ff 	add.w	r9, r1, #4294967295
   8227e:	2600      	movs	r6, #0
   82280:	4c38      	ldr	r4, [pc, #224]	; (82364 <ISPProtocol_ReadMemory+0x12c>)
   82282:	e023      	b.n	822cc <ISPProtocol_ReadMemory+0x94>
			ISPTarget_LoadExtendedAddress();
   82284:	4b38      	ldr	r3, [pc, #224]	; (82368 <ISPProtocol_ReadMemory+0x130>)
   82286:	4798      	blx	r3
			MustLoadExtendedAddress = false;
   82288:	4b38      	ldr	r3, [pc, #224]	; (8236c <ISPProtocol_ReadMemory+0x134>)
   8228a:	f04f 0200 	mov.w	r2, #0
   8228e:	701a      	strb	r2, [r3, #0]
   82290:	e022      	b.n	822d8 <ISPProtocol_ReadMemory+0xa0>
		  Read_Memory_Params.ReadMemoryCommand ^= READ_WRITE_HIGH_BYTE_MASK;
   82292:	f088 0808 	eor.w	r8, r8, #8
   82296:	f88d 800e 	strb.w	r8, [sp, #14]
		if ((CurrentByte & 0x01) || (V2Command == CMD_READ_EEPROM_ISP))
   8229a:	f01b 0f01 	tst.w	fp, #1
   8229e:	d010      	beq.n	822c2 <ISPProtocol_ReadMemory+0x8a>
			CurrentAddress++;
   822a0:	4a33      	ldr	r2, [pc, #204]	; (82370 <ISPProtocol_ReadMemory+0x138>)
   822a2:	6813      	ldr	r3, [r2, #0]
   822a4:	3301      	adds	r3, #1
   822a6:	6013      	str	r3, [r2, #0]
   822a8:	e006      	b.n	822b8 <ISPProtocol_ReadMemory+0x80>
   822aa:	4a31      	ldr	r2, [pc, #196]	; (82370 <ISPProtocol_ReadMemory+0x138>)
   822ac:	6813      	ldr	r3, [r2, #0]
   822ae:	3301      	adds	r3, #1
   822b0:	6013      	str	r3, [r2, #0]
			if ((V2Command != CMD_READ_EEPROM_ISP) && !(CurrentAddress & 0xFFFF))
   822b2:	f1ba 0f16 	cmp.w	sl, #22
   822b6:	d004      	beq.n	822c2 <ISPProtocol_ReadMemory+0x8a>
   822b8:	b29b      	uxth	r3, r3
   822ba:	b913      	cbnz	r3, 822c2 <ISPProtocol_ReadMemory+0x8a>
			  MustLoadExtendedAddress = true;
   822bc:	2301      	movs	r3, #1
   822be:	4a2b      	ldr	r2, [pc, #172]	; (8236c <ISPProtocol_ReadMemory+0x134>)
   822c0:	7013      	strb	r3, [r2, #0]
   822c2:	3601      	adds	r6, #1
	for (uint16_t CurrentByte = 0; CurrentByte < Read_Memory_Params.BytesToRead; CurrentByte++)
   822c4:	b2b3      	uxth	r3, r6
   822c6:	9a01      	ldr	r2, [sp, #4]
   822c8:	429a      	cmp	r2, r3
   822ca:	d93a      	bls.n	82342 <ISPProtocol_ReadMemory+0x10a>
   822cc:	fa1f fb86 	uxth.w	fp, r6
		if (MustLoadExtendedAddress)
   822d0:	4b26      	ldr	r3, [pc, #152]	; (8236c <ISPProtocol_ReadMemory+0x134>)
   822d2:	781b      	ldrb	r3, [r3, #0]
   822d4:	2b00      	cmp	r3, #0
   822d6:	d1d5      	bne.n	82284 <ISPProtocol_ReadMemory+0x4c>
		ISPTarget_SendByte(Read_Memory_Params.ReadMemoryCommand);
   822d8:	f89d 800e 	ldrb.w	r8, [sp, #14]
   822dc:	2300      	movs	r3, #0
   822de:	461a      	mov	r2, r3
   822e0:	4641      	mov	r1, r8
   822e2:	4620      	mov	r0, r4
   822e4:	4d23      	ldr	r5, [pc, #140]	; (82374 <ISPProtocol_ReadMemory+0x13c>)
   822e6:	47a8      	blx	r5
		ISPTarget_SendByte(CurrentAddress >> 8);
   822e8:	4f21      	ldr	r7, [pc, #132]	; (82370 <ISPProtocol_ReadMemory+0x138>)
   822ea:	2300      	movs	r3, #0
   822ec:	461a      	mov	r2, r3
   822ee:	7879      	ldrb	r1, [r7, #1]
   822f0:	4620      	mov	r0, r4
   822f2:	47a8      	blx	r5
   822f4:	2300      	movs	r3, #0
   822f6:	461a      	mov	r2, r3
   822f8:	7839      	ldrb	r1, [r7, #0]
   822fa:	4620      	mov	r0, r4
   822fc:	47a8      	blx	r5
   822fe:	2300      	movs	r3, #0
   82300:	461a      	mov	r2, r3
   82302:	4619      	mov	r1, r3
   82304:	4620      	mov	r0, r4
   82306:	47a8      	blx	r5
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   82308:	6923      	ldr	r3, [r4, #16]
		{
			ISPTarget_SendByte(data);
#if AVRISP_USEUART
			while(usart_is_tx_empty(AVRISP_USART) == 0);
#else
			while(spi_is_tx_empty(SPI) == 0);
   8230a:	f413 7f00 	tst.w	r3, #512	; 0x200
   8230e:	d0fb      	beq.n	82308 <ISPProtocol_ReadMemory+0xd0>
			spi_read(SPI, &ReceivedByte, &_);
   82310:	f10d 0209 	add.w	r2, sp, #9
   82314:	f10d 010a 	add.w	r1, sp, #10
   82318:	4620      	mov	r0, r4
   8231a:	4b17      	ldr	r3, [pc, #92]	; (82378 <ISPProtocol_ReadMemory+0x140>)
   8231c:	4798      	blx	r3
			return  ReceivedByte;
   8231e:	f89d 300a 	ldrb.w	r3, [sp, #10]
		buffer[CurrentByte] = ISPTarget_TransferByte(0x00);
   82322:	f809 3f01 	strb.w	r3, [r9, #1]!
		if (V2Command == CMD_READ_FLASH_ISP)
   82326:	f1ba 0f14 	cmp.w	sl, #20
   8232a:	d0b2      	beq.n	82292 <ISPProtocol_ReadMemory+0x5a>
		if ((CurrentByte & 0x01) || (V2Command == CMD_READ_EEPROM_ISP))
   8232c:	f01b 0f01 	tst.w	fp, #1
   82330:	d1bb      	bne.n	822aa <ISPProtocol_ReadMemory+0x72>
   82332:	f1ba 0f16 	cmp.w	sl, #22
   82336:	d1c4      	bne.n	822c2 <ISPProtocol_ReadMemory+0x8a>
			CurrentAddress++;
   82338:	4a0d      	ldr	r2, [pc, #52]	; (82370 <ISPProtocol_ReadMemory+0x138>)
   8233a:	6813      	ldr	r3, [r2, #0]
   8233c:	3301      	adds	r3, #1
   8233e:	6013      	str	r3, [r2, #0]
   82340:	e7bf      	b.n	822c2 <ISPProtocol_ReadMemory+0x8a>
	avrisp_status_payload[1] = STATUS_CMD_OK;
   82342:	2200      	movs	r2, #0
   82344:	4b05      	ldr	r3, [pc, #20]	; (8235c <ISPProtocol_ReadMemory+0x124>)
   82346:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82348:	2202      	movs	r2, #2
   8234a:	4b05      	ldr	r3, [pc, #20]	; (82360 <ISPProtocol_ReadMemory+0x128>)
   8234c:	801a      	strh	r2, [r3, #0]
   8234e:	e77e      	b.n	8224e <ISPProtocol_ReadMemory+0x16>
   82350:	20002468 	.word	0x20002468
   82354:	0008d898 	.word	0x0008d898
   82358:	00087755 	.word	0x00087755
   8235c:	20001d88 	.word	0x20001d88
   82360:	20001d86 	.word	0x20001d86
   82364:	40008000 	.word	0x40008000
   82368:	000828a9 	.word	0x000828a9
   8236c:	20001d84 	.word	0x20001d84
   82370:	20001da8 	.word	0x20001da8
   82374:	00085617 	.word	0x00085617
   82378:	000855e9 	.word	0x000855e9

0008237c <ISPProtocol_ReadFuseLockSigOSCCAL>:
 *  reading the requested configuration byte from the device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_ReadFuseLockSigOSCCAL(uint8_t V2Command)
{
   8237c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82380:	b085      	sub	sp, #20
	{
		uint8_t RetByte;
		uint8_t ReadCommandBytes[4];
	} Read_FuseLockSigOSCCAL_Params;

	if (udd_g_ctrlreq.payload_size != 5){
   82382:	4b21      	ldr	r3, [pc, #132]	; (82408 <ISPProtocol_ReadFuseLockSigOSCCAL+0x8c>)
   82384:	8999      	ldrh	r1, [r3, #12]
   82386:	2905      	cmp	r1, #5
   82388:	d139      	bne.n	823fe <ISPProtocol_ReadFuseLockSigOSCCAL+0x82>
   8238a:	4683      	mov	fp, r0
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
		return;
	}

	memcpy(&Read_FuseLockSigOSCCAL_Params, udd_g_ctrlreq.payload, sizeof(Read_FuseLockSigOSCCAL_Params));
   8238c:	4b1e      	ldr	r3, [pc, #120]	; (82408 <ISPProtocol_ReadFuseLockSigOSCCAL+0x8c>)
   8238e:	689b      	ldr	r3, [r3, #8]
   82390:	6818      	ldr	r0, [r3, #0]
   82392:	9002      	str	r0, [sp, #8]
   82394:	791a      	ldrb	r2, [r3, #4]
   82396:	f88d 200c 	strb.w	r2, [sp, #12]
   8239a:	f893 a000 	ldrb.w	sl, [r3]
   8239e:	f10d 0609 	add.w	r6, sp, #9
   823a2:	ad01      	add	r5, sp, #4
   823a4:	f10d 0908 	add.w	r9, sp, #8
		  spi_write(SPI, data, 0, 0);
   823a8:	4c18      	ldr	r4, [pc, #96]	; (8240c <ISPProtocol_ReadFuseLockSigOSCCAL+0x90>)
   823aa:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82424 <ISPProtocol_ReadFuseLockSigOSCCAL+0xa8>
			spi_read(SPI, &ReceivedByte, &_);
   823ae:	4f18      	ldr	r7, [pc, #96]	; (82410 <ISPProtocol_ReadFuseLockSigOSCCAL+0x94>)
		  spi_write(SPI, data, 0, 0);
   823b0:	2300      	movs	r3, #0
   823b2:	461a      	mov	r2, r3
   823b4:	f816 1b01 	ldrb.w	r1, [r6], #1
   823b8:	4620      	mov	r0, r4
   823ba:	47c0      	blx	r8
   823bc:	6923      	ldr	r3, [r4, #16]
			while(spi_is_tx_empty(SPI) == 0);
   823be:	f413 7f00 	tst.w	r3, #512	; 0x200
   823c2:	d0fb      	beq.n	823bc <ISPProtocol_ReadFuseLockSigOSCCAL+0x40>
			spi_read(SPI, &ReceivedByte, &_);
   823c4:	f10d 0201 	add.w	r2, sp, #1
   823c8:	f10d 0102 	add.w	r1, sp, #2
   823cc:	4620      	mov	r0, r4
   823ce:	47b8      	blx	r7
			return  ReceivedByte;
   823d0:	f89d 3002 	ldrb.w	r3, [sp, #2]

	uint8_t ResponseBytes[4];

	/* Send the Fuse or Lock byte read commands as given by the host to the device, store response */
	for (uint8_t RByte = 0; RByte < sizeof(ResponseBytes); RByte++)
	  ResponseBytes[RByte] = ISPTarget_TransferByte(Read_FuseLockSigOSCCAL_Params.ReadCommandBytes[RByte]);
   823d4:	f805 3b01 	strb.w	r3, [r5], #1
	for (uint8_t RByte = 0; RByte < sizeof(ResponseBytes); RByte++)
   823d8:	454d      	cmp	r5, r9
   823da:	d1e9      	bne.n	823b0 <ISPProtocol_ReadFuseLockSigOSCCAL+0x34>

	avrisp_status_payload[0] = V2Command;
   823dc:	4b0d      	ldr	r3, [pc, #52]	; (82414 <ISPProtocol_ReadFuseLockSigOSCCAL+0x98>)
   823de:	f883 b000 	strb.w	fp, [r3]
	avrisp_status_payload[1] = STATUS_CMD_OK;
   823e2:	2200      	movs	r2, #0
   823e4:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload[2] = ResponseBytes[Read_FuseLockSigOSCCAL_Params.RetByte - 1];
   823e6:	a904      	add	r1, sp, #16
   823e8:	448a      	add	sl, r1
   823ea:	f81a 1c0d 	ldrb.w	r1, [sl, #-13]
   823ee:	7099      	strb	r1, [r3, #2]
	avrisp_status_payload[3] = STATUS_CMD_OK;
   823f0:	70da      	strb	r2, [r3, #3]
		
	avrisp_status_payload_size = 4;	
   823f2:	2204      	movs	r2, #4
   823f4:	4b08      	ldr	r3, [pc, #32]	; (82418 <ISPProtocol_ReadFuseLockSigOSCCAL+0x9c>)
   823f6:	801a      	strh	r2, [r3, #0]
}
   823f8:	b005      	add	sp, #20
   823fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   823fe:	4807      	ldr	r0, [pc, #28]	; (8241c <ISPProtocol_ReadFuseLockSigOSCCAL+0xa0>)
   82400:	4b07      	ldr	r3, [pc, #28]	; (82420 <ISPProtocol_ReadFuseLockSigOSCCAL+0xa4>)
   82402:	4798      	blx	r3
   82404:	e7f8      	b.n	823f8 <ISPProtocol_ReadFuseLockSigOSCCAL+0x7c>
   82406:	bf00      	nop
   82408:	20002468 	.word	0x20002468
   8240c:	40008000 	.word	0x40008000
   82410:	000855e9 	.word	0x000855e9
   82414:	20001d88 	.word	0x20001d88
   82418:	20001d86 	.word	0x20001d86
   8241c:	0008d85c 	.word	0x0008d85c
   82420:	00087755 	.word	0x00087755
   82424:	00085617 	.word	0x00085617

00082428 <ISPProtocol_WriteFuseLock>:
 *  byte to the device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_WriteFuseLock(uint8_t V2Command)
{
   82428:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8242c:	b083      	sub	sp, #12
	struct
	{
		uint8_t WriteCommandBytes[4];
	} Write_FuseLockSig_Params;
	
	if (udd_g_ctrlreq.payload_size != sizeof(Write_FuseLockSig_Params)){
   8242e:	4b13      	ldr	r3, [pc, #76]	; (8247c <ISPProtocol_WriteFuseLock+0x54>)
   82430:	8999      	ldrh	r1, [r3, #12]
   82432:	2904      	cmp	r1, #4
   82434:	d11e      	bne.n	82474 <ISPProtocol_WriteFuseLock+0x4c>
   82436:	4681      	mov	r9, r0
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
		return;
	}

	memcpy(&Write_FuseLockSig_Params, udd_g_ctrlreq.payload, sizeof(Write_FuseLockSig_Params));
   82438:	4b10      	ldr	r3, [pc, #64]	; (8247c <ISPProtocol_WriteFuseLock+0x54>)
   8243a:	689b      	ldr	r3, [r3, #8]
   8243c:	681b      	ldr	r3, [r3, #0]
   8243e:	ac02      	add	r4, sp, #8
   82440:	f844 3d04 	str.w	r3, [r4, #-4]!
   82444:	f10d 0808 	add.w	r8, sp, #8
		  spi_write(SPI, data, 0, 0);
   82448:	4f0d      	ldr	r7, [pc, #52]	; (82480 <ISPProtocol_WriteFuseLock+0x58>)
   8244a:	2600      	movs	r6, #0
   8244c:	4d0d      	ldr	r5, [pc, #52]	; (82484 <ISPProtocol_WriteFuseLock+0x5c>)
   8244e:	4633      	mov	r3, r6
   82450:	4632      	mov	r2, r6
   82452:	f814 1b01 	ldrb.w	r1, [r4], #1
   82456:	4638      	mov	r0, r7
   82458:	47a8      	blx	r5

	/* Send the Fuse or Lock byte program commands as given by the host to the device */
	for (uint8_t SByte = 0; SByte < sizeof(Write_FuseLockSig_Params.WriteCommandBytes); SByte++) {
   8245a:	4544      	cmp	r4, r8
   8245c:	d1f7      	bne.n	8244e <ISPProtocol_WriteFuseLock+0x26>
	  ISPTarget_SendByte(Write_FuseLockSig_Params.WriteCommandBytes[SByte]);
	}

	avrisp_status_payload[0] = V2Command;
   8245e:	4b0a      	ldr	r3, [pc, #40]	; (82488 <ISPProtocol_WriteFuseLock+0x60>)
   82460:	f883 9000 	strb.w	r9, [r3]
	avrisp_status_payload[1] = STATUS_CMD_OK;
   82464:	2200      	movs	r2, #0
   82466:	705a      	strb	r2, [r3, #1]
	//Supposed to be an extra status byte, but always OK so we don't bother
//	avrisp_status_payload[2] = STATUS_CMD_OK;
	
	avrisp_status_payload_size = 2;	
   82468:	2202      	movs	r2, #2
   8246a:	4b08      	ldr	r3, [pc, #32]	; (8248c <ISPProtocol_WriteFuseLock+0x64>)
   8246c:	801a      	strh	r2, [r3, #0]
}
   8246e:	b003      	add	sp, #12
   82470:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   82474:	4806      	ldr	r0, [pc, #24]	; (82490 <ISPProtocol_WriteFuseLock+0x68>)
   82476:	4b07      	ldr	r3, [pc, #28]	; (82494 <ISPProtocol_WriteFuseLock+0x6c>)
   82478:	4798      	blx	r3
   8247a:	e7f8      	b.n	8246e <ISPProtocol_WriteFuseLock+0x46>
   8247c:	20002468 	.word	0x20002468
   82480:	40008000 	.word	0x40008000
   82484:	00085617 	.word	0x00085617
   82488:	20001d88 	.word	0x20001d88
   8248c:	20001d86 	.word	0x20001d86
   82490:	0008d85c 	.word	0x0008d85c
   82494:	00087755 	.word	0x00087755

00082498 <ISPProtocol_SPIMulti>:

/** Handler for the CMD_SPI_MULTI command, writing and reading arbitrary SPI data to and from the attached device. */
void ISPProtocol_SPIMulti(void)
{
   82498:	4770      	bx	lr
	...

0008249c <ISPProtocol_DelayMS>:
 *
 *  \param[in] DelayMS  Number of milliseconds to delay for
 */
void ISPProtocol_DelayMS(uint8_t DelayMS)
{
	if (DelayMS){delay_ms(DelayMS);};
   8249c:	b900      	cbnz	r0, 824a0 <ISPProtocol_DelayMS+0x4>
   8249e:	4770      	bx	lr
{
   824a0:	b538      	push	{r3, r4, r5, lr}
   824a2:	4601      	mov	r1, r0
	if (DelayMS){delay_ms(DelayMS);};
   824a4:	f243 62b0 	movw	r2, #14000	; 0x36b0
   824a8:	2300      	movs	r3, #0
   824aa:	f243 64af 	movw	r4, #13999	; 0x36af
   824ae:	2500      	movs	r5, #0
   824b0:	4804      	ldr	r0, [pc, #16]	; (824c4 <ISPProtocol_DelayMS+0x28>)
   824b2:	fbe0 4501 	umlal	r4, r5, r0, r1
   824b6:	4620      	mov	r0, r4
   824b8:	4629      	mov	r1, r5
   824ba:	4c03      	ldr	r4, [pc, #12]	; (824c8 <ISPProtocol_DelayMS+0x2c>)
   824bc:	47a0      	blx	r4
   824be:	4b03      	ldr	r3, [pc, #12]	; (824cc <ISPProtocol_DelayMS+0x30>)
   824c0:	4798      	blx	r3
   824c2:	bd38      	pop	{r3, r4, r5, pc}
   824c4:	05b8d800 	.word	0x05b8d800
   824c8:	000873f5 	.word	0x000873f5
   824cc:	20000089 	.word	0x20000089

000824d0 <ISPProtocol_EnterISPMode>:
{
   824d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   824d4:	b08b      	sub	sp, #44	; 0x2c
	if (udd_g_ctrlreq.payload_size != 11){
   824d6:	4b45      	ldr	r3, [pc, #276]	; (825ec <ISPProtocol_EnterISPMode+0x11c>)
   824d8:	8999      	ldrh	r1, [r3, #12]
   824da:	290b      	cmp	r1, #11
   824dc:	d005      	beq.n	824ea <ISPProtocol_EnterISPMode+0x1a>
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   824de:	4844      	ldr	r0, [pc, #272]	; (825f0 <ISPProtocol_EnterISPMode+0x120>)
   824e0:	4b44      	ldr	r3, [pc, #272]	; (825f4 <ISPProtocol_EnterISPMode+0x124>)
   824e2:	4798      	blx	r3
}
   824e4:	b00b      	add	sp, #44	; 0x2c
   824e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	memcpy(&Enter_ISP_Params, udd_g_ctrlreq.payload, sizeof(Enter_ISP_Params));
   824ea:	4b40      	ldr	r3, [pc, #256]	; (825ec <ISPProtocol_EnterISPMode+0x11c>)
   824ec:	689b      	ldr	r3, [r3, #8]
   824ee:	aa07      	add	r2, sp, #28
   824f0:	6818      	ldr	r0, [r3, #0]
   824f2:	6859      	ldr	r1, [r3, #4]
   824f4:	c203      	stmia	r2!, {r0, r1}
   824f6:	8918      	ldrh	r0, [r3, #8]
   824f8:	7a99      	ldrb	r1, [r3, #10]
   824fa:	8010      	strh	r0, [r2, #0]
   824fc:	7091      	strb	r1, [r2, #2]
   824fe:	785a      	ldrb	r2, [r3, #1]
   82500:	4616      	mov	r6, r2
   82502:	9203      	str	r2, [sp, #12]
   82504:	7898      	ldrb	r0, [r3, #2]
   82506:	78dc      	ldrb	r4, [r3, #3]
   82508:	791a      	ldrb	r2, [r3, #4]
   8250a:	9201      	str	r2, [sp, #4]
   8250c:	795a      	ldrb	r2, [r3, #5]
   8250e:	9202      	str	r2, [sp, #8]
   82510:	f893 b006 	ldrb.w	fp, [r3, #6]
	CurrentAddress = 0;
   82514:	2200      	movs	r2, #0
   82516:	4b38      	ldr	r3, [pc, #224]	; (825f8 <ISPProtocol_EnterISPMode+0x128>)
   82518:	601a      	str	r2, [r3, #0]
	ISPProtocol_DelayMS(Enter_ISP_Params.ExecutionDelayMS);
   8251a:	4d38      	ldr	r5, [pc, #224]	; (825fc <ISPProtocol_EnterISPMode+0x12c>)
   8251c:	47a8      	blx	r5
	ISPTarget_EnableTargetISP();
   8251e:	4b38      	ldr	r3, [pc, #224]	; (82600 <ISPProtocol_EnterISPMode+0x130>)
   82520:	4798      	blx	r3
	ISPTarget_ChangeTargetResetLine(true);
   82522:	2001      	movs	r0, #1
   82524:	4b37      	ldr	r3, [pc, #220]	; (82604 <ISPProtocol_EnterISPMode+0x134>)
   82526:	4798      	blx	r3
	ISPProtocol_DelayMS(Enter_ISP_Params.PinStabDelayMS);
   82528:	4630      	mov	r0, r6
   8252a:	47a8      	blx	r5
	while (Enter_ISP_Params.SynchLoops-- && TimeoutTicksRemaining)
   8252c:	f104 39ff 	add.w	r9, r4, #4294967295
   82530:	fa5f f989 	uxtb.w	r9, r9
   82534:	2c00      	cmp	r4, #0
   82536:	d053      	beq.n	825e0 <ISPProtocol_EnterISPMode+0x110>
   82538:	4b33      	ldr	r3, [pc, #204]	; (82608 <ISPProtocol_EnterISPMode+0x138>)
   8253a:	681b      	ldr	r3, [r3, #0]
	uint8_t ResponseStatus = STATUS_CMD_FAILED;
   8253c:	24c0      	movs	r4, #192	; 0xc0
	while (Enter_ISP_Params.SynchLoops-- && TimeoutTicksRemaining)
   8253e:	2b00      	cmp	r3, #0
   82540:	d042      	beq.n	825c8 <ISPProtocol_EnterISPMode+0xf8>
			ISPProtocol_DelayMS(Enter_ISP_Params.ByteDelay);
   82542:	4f2e      	ldr	r7, [pc, #184]	; (825fc <ISPProtocol_EnterISPMode+0x12c>)
   82544:	4c31      	ldr	r4, [pc, #196]	; (8260c <ISPProtocol_EnterISPMode+0x13c>)
   82546:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 82620 <ISPProtocol_EnterISPMode+0x150>
   8254a:	e01d      	b.n	82588 <ISPProtocol_EnterISPMode+0xb8>
		if (!(Enter_ISP_Params.PollIndex) || (ResponseBytes[Enter_ISP_Params.PollIndex - 1] == Enter_ISP_Params.PollValue))
   8254c:	f1bb 0f00 	cmp.w	fp, #0
   82550:	d039      	beq.n	825c6 <ISPProtocol_EnterISPMode+0xf6>
   82552:	ab0a      	add	r3, sp, #40	; 0x28
   82554:	445b      	add	r3, fp
   82556:	f813 3c11 	ldrb.w	r3, [r3, #-17]
   8255a:	9a02      	ldr	r2, [sp, #8]
   8255c:	4293      	cmp	r3, r2
   8255e:	d032      	beq.n	825c6 <ISPProtocol_EnterISPMode+0xf6>
			ISPTarget_ChangeTargetResetLine(false);
   82560:	2000      	movs	r0, #0
   82562:	4d28      	ldr	r5, [pc, #160]	; (82604 <ISPProtocol_EnterISPMode+0x134>)
   82564:	47a8      	blx	r5
			ISPProtocol_DelayMS(Enter_ISP_Params.PinStabDelayMS);
   82566:	9e03      	ldr	r6, [sp, #12]
   82568:	4630      	mov	r0, r6
   8256a:	47b8      	blx	r7
			ISPTarget_ChangeTargetResetLine(true);
   8256c:	2001      	movs	r0, #1
   8256e:	47a8      	blx	r5
			ISPProtocol_DelayMS(Enter_ISP_Params.PinStabDelayMS);
   82570:	4630      	mov	r0, r6
   82572:	47b8      	blx	r7
	while (Enter_ISP_Params.SynchLoops-- && TimeoutTicksRemaining)
   82574:	f109 39ff 	add.w	r9, r9, #4294967295
   82578:	fa5f f989 	uxtb.w	r9, r9
   8257c:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
   82580:	d030      	beq.n	825e4 <ISPProtocol_EnterISPMode+0x114>
   82582:	4b21      	ldr	r3, [pc, #132]	; (82608 <ISPProtocol_EnterISPMode+0x138>)
   82584:	681b      	ldr	r3, [r3, #0]
   82586:	b37b      	cbz	r3, 825e8 <ISPProtocol_EnterISPMode+0x118>
   82588:	f10d 0623 	add.w	r6, sp, #35	; 0x23
   8258c:	ad06      	add	r5, sp, #24
   8258e:	f10d 081c 	add.w	r8, sp, #28
			ISPProtocol_DelayMS(Enter_ISP_Params.ByteDelay);
   82592:	9801      	ldr	r0, [sp, #4]
   82594:	47b8      	blx	r7
   82596:	2300      	movs	r3, #0
   82598:	461a      	mov	r2, r3
   8259a:	f816 1b01 	ldrb.w	r1, [r6], #1
   8259e:	4620      	mov	r0, r4
   825a0:	47d0      	blx	sl
   825a2:	6923      	ldr	r3, [r4, #16]
			while(spi_is_tx_empty(SPI) == 0);
   825a4:	f413 7f00 	tst.w	r3, #512	; 0x200
   825a8:	d0fb      	beq.n	825a2 <ISPProtocol_EnterISPMode+0xd2>
			spi_read(SPI, &ReceivedByte, &_);
   825aa:	f10d 0215 	add.w	r2, sp, #21
   825ae:	f10d 0116 	add.w	r1, sp, #22
   825b2:	4620      	mov	r0, r4
   825b4:	4b16      	ldr	r3, [pc, #88]	; (82610 <ISPProtocol_EnterISPMode+0x140>)
   825b6:	4798      	blx	r3
			return  ReceivedByte;
   825b8:	f89d 3016 	ldrb.w	r3, [sp, #22]
			ResponseBytes[RByte] = ISPTarget_TransferByte(Enter_ISP_Params.EnterProgBytes[RByte]);
   825bc:	f805 3b01 	strb.w	r3, [r5], #1
		for (uint8_t RByte = 0; RByte < sizeof(ResponseBytes); RByte++)
   825c0:	4545      	cmp	r5, r8
   825c2:	d1e6      	bne.n	82592 <ISPProtocol_EnterISPMode+0xc2>
   825c4:	e7c2      	b.n	8254c <ISPProtocol_EnterISPMode+0x7c>
			ResponseStatus = STATUS_CMD_OK;
   825c6:	2400      	movs	r4, #0
	printf("AVRPROG: Enter ISP Mode: %x\n", ResponseStatus);
   825c8:	4621      	mov	r1, r4
   825ca:	4812      	ldr	r0, [pc, #72]	; (82614 <ISPProtocol_EnterISPMode+0x144>)
   825cc:	4b09      	ldr	r3, [pc, #36]	; (825f4 <ISPProtocol_EnterISPMode+0x124>)
   825ce:	4798      	blx	r3
	avrisp_status_payload[0] = CMD_ENTER_PROGMODE_ISP;
   825d0:	4b11      	ldr	r3, [pc, #68]	; (82618 <ISPProtocol_EnterISPMode+0x148>)
   825d2:	2210      	movs	r2, #16
   825d4:	701a      	strb	r2, [r3, #0]
	avrisp_status_payload[1] = ResponseStatus;
   825d6:	705c      	strb	r4, [r3, #1]
	avrisp_status_payload_size = 2;
   825d8:	2202      	movs	r2, #2
   825da:	4b10      	ldr	r3, [pc, #64]	; (8261c <ISPProtocol_EnterISPMode+0x14c>)
   825dc:	801a      	strh	r2, [r3, #0]
   825de:	e781      	b.n	824e4 <ISPProtocol_EnterISPMode+0x14>
	uint8_t ResponseStatus = STATUS_CMD_FAILED;
   825e0:	24c0      	movs	r4, #192	; 0xc0
   825e2:	e7f1      	b.n	825c8 <ISPProtocol_EnterISPMode+0xf8>
   825e4:	24c0      	movs	r4, #192	; 0xc0
   825e6:	e7ef      	b.n	825c8 <ISPProtocol_EnterISPMode+0xf8>
   825e8:	24c0      	movs	r4, #192	; 0xc0
   825ea:	e7ed      	b.n	825c8 <ISPProtocol_EnterISPMode+0xf8>
   825ec:	20002468 	.word	0x20002468
   825f0:	0008d85c 	.word	0x0008d85c
   825f4:	00087755 	.word	0x00087755
   825f8:	20001da8 	.word	0x20001da8
   825fc:	0008249d 	.word	0x0008249d
   82600:	00082725 	.word	0x00082725
   82604:	000827e5 	.word	0x000827e5
   82608:	20001dac 	.word	0x20001dac
   8260c:	40008000 	.word	0x40008000
   82610:	000855e9 	.word	0x000855e9
   82614:	0008d878 	.word	0x0008d878
   82618:	20001d88 	.word	0x20001d88
   8261c:	20001d86 	.word	0x20001d86
   82620:	00085617 	.word	0x00085617

00082624 <ISPProtocol_LeaveISPMode>:
{
   82624:	b510      	push	{r4, lr}
   82626:	b082      	sub	sp, #8
	if (udd_g_ctrlreq.payload_size != 2){
   82628:	4b10      	ldr	r3, [pc, #64]	; (8266c <ISPProtocol_LeaveISPMode+0x48>)
   8262a:	8999      	ldrh	r1, [r3, #12]
   8262c:	2902      	cmp	r1, #2
   8262e:	d004      	beq.n	8263a <ISPProtocol_LeaveISPMode+0x16>
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   82630:	480f      	ldr	r0, [pc, #60]	; (82670 <ISPProtocol_LeaveISPMode+0x4c>)
   82632:	4b10      	ldr	r3, [pc, #64]	; (82674 <ISPProtocol_LeaveISPMode+0x50>)
   82634:	4798      	blx	r3
}
   82636:	b002      	add	sp, #8
   82638:	bd10      	pop	{r4, pc}
	memcpy(&Leave_ISP_Params, udd_g_ctrlreq.payload, sizeof(Leave_ISP_Params));
   8263a:	4b0c      	ldr	r3, [pc, #48]	; (8266c <ISPProtocol_LeaveISPMode+0x48>)
   8263c:	689b      	ldr	r3, [r3, #8]
   8263e:	8818      	ldrh	r0, [r3, #0]
   82640:	f8ad 0004 	strh.w	r0, [sp, #4]
	ISPProtocol_DelayMS(Leave_ISP_Params.PreDelayMS);
   82644:	b2c0      	uxtb	r0, r0
   82646:	4c0c      	ldr	r4, [pc, #48]	; (82678 <ISPProtocol_LeaveISPMode+0x54>)
   82648:	47a0      	blx	r4
	ISPTarget_ChangeTargetResetLine(false);
   8264a:	2000      	movs	r0, #0
   8264c:	4b0b      	ldr	r3, [pc, #44]	; (8267c <ISPProtocol_LeaveISPMode+0x58>)
   8264e:	4798      	blx	r3
	ISPTarget_DisableTargetISP();
   82650:	4b0b      	ldr	r3, [pc, #44]	; (82680 <ISPProtocol_LeaveISPMode+0x5c>)
   82652:	4798      	blx	r3
	ISPProtocol_DelayMS(Leave_ISP_Params.PostDelayMS);
   82654:	f89d 0005 	ldrb.w	r0, [sp, #5]
   82658:	47a0      	blx	r4
	avrisp_status_payload[0] = CMD_LEAVE_PROGMODE_ISP;
   8265a:	4b0a      	ldr	r3, [pc, #40]	; (82684 <ISPProtocol_LeaveISPMode+0x60>)
   8265c:	2211      	movs	r2, #17
   8265e:	701a      	strb	r2, [r3, #0]
	avrisp_status_payload[1] = STATUS_CMD_OK;
   82660:	2200      	movs	r2, #0
   82662:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82664:	2202      	movs	r2, #2
   82666:	4b08      	ldr	r3, [pc, #32]	; (82688 <ISPProtocol_LeaveISPMode+0x64>)
   82668:	801a      	strh	r2, [r3, #0]
   8266a:	e7e4      	b.n	82636 <ISPProtocol_LeaveISPMode+0x12>
   8266c:	20002468 	.word	0x20002468
   82670:	0008d85c 	.word	0x0008d85c
   82674:	00087755 	.word	0x00087755
   82678:	0008249d 	.word	0x0008249d
   8267c:	000827e5 	.word	0x000827e5
   82680:	000827cd 	.word	0x000827cd
   82684:	20001d88 	.word	0x20001d88
   82688:	20001d86 	.word	0x20001d86

0008268c <ISPProtocol_ChipErase>:
{
   8268c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82690:	b082      	sub	sp, #8
	if (udd_g_ctrlreq.payload_size != sizeof(Erase_Chip_Params)){
   82692:	4b1b      	ldr	r3, [pc, #108]	; (82700 <ISPProtocol_ChipErase+0x74>)
   82694:	8999      	ldrh	r1, [r3, #12]
   82696:	2906      	cmp	r1, #6
   82698:	d12a      	bne.n	826f0 <ISPProtocol_ChipErase+0x64>
	memcpy(&Erase_Chip_Params, udd_g_ctrlreq.payload, sizeof(Erase_Chip_Params));
   8269a:	4b19      	ldr	r3, [pc, #100]	; (82700 <ISPProtocol_ChipErase+0x74>)
   8269c:	689b      	ldr	r3, [r3, #8]
   8269e:	6818      	ldr	r0, [r3, #0]
   826a0:	9000      	str	r0, [sp, #0]
   826a2:	889a      	ldrh	r2, [r3, #4]
   826a4:	f8ad 2004 	strh.w	r2, [sp, #4]
   826a8:	f893 a000 	ldrb.w	sl, [r3]
   826ac:	f893 9001 	ldrb.w	r9, [r3, #1]
   826b0:	f10d 0402 	add.w	r4, sp, #2
   826b4:	f10d 0806 	add.w	r8, sp, #6
		  spi_write(SPI, data, 0, 0);
   826b8:	4f12      	ldr	r7, [pc, #72]	; (82704 <ISPProtocol_ChipErase+0x78>)
   826ba:	2600      	movs	r6, #0
   826bc:	4d12      	ldr	r5, [pc, #72]	; (82708 <ISPProtocol_ChipErase+0x7c>)
   826be:	4633      	mov	r3, r6
   826c0:	4632      	mov	r2, r6
   826c2:	f814 1b01 	ldrb.w	r1, [r4], #1
   826c6:	4638      	mov	r0, r7
   826c8:	47a8      	blx	r5
	for (uint8_t SByte = 0; SByte < sizeof(Erase_Chip_Params.EraseCommandBytes); SByte++) {
   826ca:	4544      	cmp	r4, r8
   826cc:	d1f7      	bne.n	826be <ISPProtocol_ChipErase+0x32>
	if (!(Erase_Chip_Params.PollMethod))
   826ce:	f1b9 0f00 	cmp.w	r9, #0
   826d2:	d111      	bne.n	826f8 <ISPProtocol_ChipErase+0x6c>
	  ISPProtocol_DelayMS(Erase_Chip_Params.EraseDelayMS);
   826d4:	4650      	mov	r0, sl
   826d6:	4b0d      	ldr	r3, [pc, #52]	; (8270c <ISPProtocol_ChipErase+0x80>)
   826d8:	4798      	blx	r3
	avrisp_status_payload[0] = CMD_CHIP_ERASE_ISP;
   826da:	4b0d      	ldr	r3, [pc, #52]	; (82710 <ISPProtocol_ChipErase+0x84>)
   826dc:	2212      	movs	r2, #18
   826de:	701a      	strb	r2, [r3, #0]
	avrisp_status_payload[1] = ResponseStatus;
   826e0:	f883 9001 	strb.w	r9, [r3, #1]
	avrisp_status_payload_size = 2;
   826e4:	2202      	movs	r2, #2
   826e6:	4b0b      	ldr	r3, [pc, #44]	; (82714 <ISPProtocol_ChipErase+0x88>)
   826e8:	801a      	strh	r2, [r3, #0]
}
   826ea:	b002      	add	sp, #8
   826ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("AVRPROG: Erase: Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   826f0:	4809      	ldr	r0, [pc, #36]	; (82718 <ISPProtocol_ChipErase+0x8c>)
   826f2:	4b0a      	ldr	r3, [pc, #40]	; (8271c <ISPProtocol_ChipErase+0x90>)
   826f4:	4798      	blx	r3
   826f6:	e7f8      	b.n	826ea <ISPProtocol_ChipErase+0x5e>
	  ResponseStatus = ISPTarget_WaitWhileTargetBusy();
   826f8:	4b09      	ldr	r3, [pc, #36]	; (82720 <ISPProtocol_ChipErase+0x94>)
   826fa:	4798      	blx	r3
   826fc:	4681      	mov	r9, r0
   826fe:	e7ec      	b.n	826da <ISPProtocol_ChipErase+0x4e>
   82700:	20002468 	.word	0x20002468
   82704:	40008000 	.word	0x40008000
   82708:	00085617 	.word	0x00085617
   8270c:	0008249d 	.word	0x0008249d
   82710:	20001d88 	.word	0x20001d88
   82714:	20001d86 	.word	0x20001d86
   82718:	0008d84c 	.word	0x0008d84c
   8271c:	00087755 	.word	0x00087755
   82720:	00082829 	.word	0x00082829

00082724 <ISPTarget_EnableTargetISP>:

/** Initializes the appropriate SPI driver (hardware or software, depending on the selected ISP speed) ready for
 *  communication with the attached target.
 */
void ISPTarget_EnableTargetISP(void)
{
   82724:	b538      	push	{r3, r4, r5, lr}
	uint32_t sckfreq = avrispmkIIfreqs[V2Params_GetParameterValue(PARAM_SCK_DURATION)];
   82726:	2098      	movs	r0, #152	; 0x98
   82728:	4b1e      	ldr	r3, [pc, #120]	; (827a4 <ISPTarget_EnableTargetISP+0x80>)
   8272a:	4798      	blx	r3
   8272c:	4b1e      	ldr	r3, [pc, #120]	; (827a8 <ISPTarget_EnableTargetISP+0x84>)
   8272e:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
	gpio_configure_pin(AVRISP_MOSI_GPIO, AVRISP_MOSI_FLAGS);
	gpio_configure_pin(AVRISP_SCK_GPIO, AVRISP_SCK_FLAGS);
	usart_enable_tx(AVRISP_USART);
	usart_enable_rx(AVRISP_USART);
#else
	spi_enable_clock(SPI);
   82732:	4c1e      	ldr	r4, [pc, #120]	; (827ac <ISPTarget_EnableTargetISP+0x88>)
   82734:	4620      	mov	r0, r4
   82736:	4b1e      	ldr	r3, [pc, #120]	; (827b0 <ISPTarget_EnableTargetISP+0x8c>)
   82738:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SWRST;
   8273a:	2380      	movs	r3, #128	; 0x80
   8273c:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
   8273e:	6863      	ldr	r3, [r4, #4]
   82740:	f043 0301 	orr.w	r3, r3, #1
   82744:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   82746:	6863      	ldr	r3, [r4, #4]
   82748:	f043 0310 	orr.w	r3, r3, #16
   8274c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
   8274e:	6863      	ldr	r3, [r4, #4]
   82750:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82754:	6063      	str	r3, [r4, #4]
	spi_set_master_mode(SPI);
	spi_disable_mode_fault_detect(SPI);
	spi_disable_loopback(SPI);
	
	/* Silently fail and just use faster baud if user requests something too slow */
	int16_t bauddiv = spi_calc_baudrate_div(sckfreq, sysclk_get_cpu_hz());
   82756:	4917      	ldr	r1, [pc, #92]	; (827b4 <ISPTarget_EnableTargetISP+0x90>)
   82758:	4628      	mov	r0, r5
   8275a:	4b17      	ldr	r3, [pc, #92]	; (827b8 <ISPTarget_EnableTargetISP+0x94>)
   8275c:	4798      	blx	r3
	if (bauddiv < 0){
   8275e:	1e05      	subs	r5, r0, #0
		bauddiv = 255;
   82760:	bfb8      	it	lt
   82762:	25ff      	movlt	r5, #255	; 0xff
	}
	
	//printf("SPI... %d %d\n", bauddiv, sckfreq);
		
	spi_set_clock_polarity(SPI, 0, 0);
   82764:	2200      	movs	r2, #0
   82766:	4611      	mov	r1, r2
   82768:	4620      	mov	r0, r4
   8276a:	4b14      	ldr	r3, [pc, #80]	; (827bc <ISPTarget_EnableTargetISP+0x98>)
   8276c:	4798      	blx	r3
	spi_set_clock_phase(SPI, 0, 1);
   8276e:	2201      	movs	r2, #1
   82770:	2100      	movs	r1, #0
   82772:	4620      	mov	r0, r4
   82774:	4b12      	ldr	r3, [pc, #72]	; (827c0 <ISPTarget_EnableTargetISP+0x9c>)
   82776:	4798      	blx	r3
	spi_set_baudrate_div(SPI, 0, bauddiv);
   82778:	b2ea      	uxtb	r2, r5
   8277a:	2100      	movs	r1, #0
   8277c:	4620      	mov	r0, r4
   8277e:	4b11      	ldr	r3, [pc, #68]	; (827c4 <ISPTarget_EnableTargetISP+0xa0>)
   82780:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
   82782:	2301      	movs	r3, #1
   82784:	6023      	str	r3, [r4, #0]
	
	spi_enable(SPI);
	
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
   82786:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8278a:	200e      	movs	r0, #14
   8278c:	4c0e      	ldr	r4, [pc, #56]	; (827c8 <ISPTarget_EnableTargetISP+0xa4>)
   8278e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
   82790:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82794:	200d      	movs	r0, #13
   82796:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
   82798:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8279c:	200f      	movs	r0, #15
   8279e:	47a0      	blx	r4
   827a0:	bd38      	pop	{r3, r4, r5, pc}
   827a2:	bf00      	nop
   827a4:	00082c4d 	.word	0x00082c4d
   827a8:	20000274 	.word	0x20000274
   827ac:	40008000 	.word	0x40008000
   827b0:	000855c9 	.word	0x000855c9
   827b4:	05b8d800 	.word	0x05b8d800
   827b8:	00085687 	.word	0x00085687
   827bc:	0008564b 	.word	0x0008564b
   827c0:	00085669 	.word	0x00085669
   827c4:	0008569d 	.word	0x0008569d
   827c8:	00084ef5 	.word	0x00084ef5

000827cc <ISPTarget_DisableTargetISP>:

/** Shuts down the current selected SPI driver (hardware or software, depending on the selected ISP speed) so that no
 *  further communications can occur until the driver is re-initialized.
 */
void ISPTarget_DisableTargetISP(void)
{
   827cc:	b508      	push	{r3, lr}
	p_spi->SPI_CR = SPI_CR_SPIDIS;
   827ce:	4803      	ldr	r0, [pc, #12]	; (827dc <ISPTarget_DisableTargetISP+0x10>)
   827d0:	2302      	movs	r3, #2
   827d2:	6003      	str	r3, [r0, #0]
	usart_disable_tx(AVRISP_USART);
	usart_disable_rx(AVRISP_USART);
	sysclk_disable_peripheral_clock(AVRISP_USART_ID);
#else
	spi_disable(SPI);
	spi_disable_clock(SPI);
   827d4:	4b02      	ldr	r3, [pc, #8]	; (827e0 <ISPTarget_DisableTargetISP+0x14>)
   827d6:	4798      	blx	r3
   827d8:	bd08      	pop	{r3, pc}
   827da:	bf00      	nop
   827dc:	40008000 	.word	0x40008000
   827e0:	000855d9 	.word	0x000855d9

000827e4 <ISPTarget_ChangeTargetResetLine>:
 *  When not asserted, the line is tristated so as not to interfere with normal device operation.
 *
 *  \param[in] ResetTarget  Boolean true when the target should be held in reset, \c false otherwise
 */
void ISPTarget_ChangeTargetResetLine(const bool ResetTarget)
{	
   827e4:	b508      	push	{r3, lr}
	if (ResetTarget)
   827e6:	b180      	cbz	r0, 8280a <ISPTarget_ChangeTargetResetLine+0x26>
	{
		gpio_configure_pin(PIN_TARG_NRST_GPIO, (PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT));
   827e8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   827ec:	2011      	movs	r0, #17
   827ee:	4b0a      	ldr	r3, [pc, #40]	; (82818 <ISPTarget_ChangeTargetResetLine+0x34>)
   827f0:	4798      	blx	r3

		if (!(V2Params_GetParameterValue(PARAM_RESET_POLARITY))){
   827f2:	209e      	movs	r0, #158	; 0x9e
   827f4:	4b09      	ldr	r3, [pc, #36]	; (8281c <ISPTarget_ChangeTargetResetLine+0x38>)
   827f6:	4798      	blx	r3
   827f8:	b918      	cbnz	r0, 82802 <ISPTarget_ChangeTargetResetLine+0x1e>
		  gpio_set_pin_high(PIN_TARG_NRST_GPIO);
   827fa:	2011      	movs	r0, #17
   827fc:	4b08      	ldr	r3, [pc, #32]	; (82820 <ISPTarget_ChangeTargetResetLine+0x3c>)
   827fe:	4798      	blx	r3
   82800:	bd08      	pop	{r3, pc}
		}else{
    	  gpio_set_pin_low(PIN_TARG_NRST_GPIO);
   82802:	2011      	movs	r0, #17
   82804:	4b07      	ldr	r3, [pc, #28]	; (82824 <ISPTarget_ChangeTargetResetLine+0x40>)
   82806:	4798      	blx	r3
   82808:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		gpio_configure_pin(PIN_TARG_NRST_GPIO, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   8280a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8280e:	2011      	movs	r0, #17
   82810:	4b01      	ldr	r3, [pc, #4]	; (82818 <ISPTarget_ChangeTargetResetLine+0x34>)
   82812:	4798      	blx	r3
   82814:	bd08      	pop	{r3, pc}
   82816:	bf00      	nop
   82818:	00084ef5 	.word	0x00084ef5
   8281c:	00082c4d 	.word	0x00082c4d
   82820:	00084ebf 	.word	0x00084ebf
   82824:	00084ed9 	.word	0x00084ed9

00082828 <ISPTarget_WaitWhileTargetBusy>:
 *  BUSY flag until it is cleared, or until the command timeout period has expired.
 *
 *  \return V2 Protocol status \ref STATUS_CMD_OK if the no timeout occurred, \ref STATUS_RDY_BSY_TOUT otherwise
 */
uint8_t ISPTarget_WaitWhileTargetBusy(void)
{
   82828:	b570      	push	{r4, r5, r6, lr}
   8282a:	b082      	sub	sp, #8
   8282c:	4c1a      	ldr	r4, [pc, #104]	; (82898 <ISPTarget_WaitWhileTargetBusy+0x70>)
   8282e:	2600      	movs	r6, #0
   82830:	4d1a      	ldr	r5, [pc, #104]	; (8289c <ISPTarget_WaitWhileTargetBusy+0x74>)
   82832:	4633      	mov	r3, r6
   82834:	4632      	mov	r2, r6
   82836:	21f0      	movs	r1, #240	; 0xf0
   82838:	4620      	mov	r0, r4
   8283a:	47a8      	blx	r5
   8283c:	4633      	mov	r3, r6
   8283e:	4632      	mov	r2, r6
   82840:	4631      	mov	r1, r6
   82842:	4620      	mov	r0, r4
   82844:	47a8      	blx	r5
   82846:	4633      	mov	r3, r6
   82848:	4632      	mov	r2, r6
   8284a:	4631      	mov	r1, r6
   8284c:	4620      	mov	r0, r4
   8284e:	47a8      	blx	r5
   82850:	4633      	mov	r3, r6
   82852:	4632      	mov	r2, r6
   82854:	4631      	mov	r1, r6
   82856:	4620      	mov	r0, r4
   82858:	47a8      	blx	r5
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8285a:	6923      	ldr	r3, [r4, #16]
			while(spi_is_tx_empty(SPI) == 0);
   8285c:	f413 7f00 	tst.w	r3, #512	; 0x200
   82860:	d0fb      	beq.n	8285a <ISPTarget_WaitWhileTargetBusy+0x32>
			spi_read(SPI, &ReceivedByte, &_);
   82862:	f10d 0205 	add.w	r2, sp, #5
   82866:	f10d 0106 	add.w	r1, sp, #6
   8286a:	4620      	mov	r0, r4
   8286c:	4b0c      	ldr	r3, [pc, #48]	; (828a0 <ISPTarget_WaitWhileTargetBusy+0x78>)
   8286e:	4798      	blx	r3
			return  ReceivedByte;
   82870:	f89d 3006 	ldrb.w	r3, [sp, #6]
	{
		ISPTarget_SendByte(0xF0);
		ISPTarget_SendByte(0x00);
		ISPTarget_SendByte(0x00);
	}
	while ((ISPTarget_TransferByte(0x00) & 0x01) && TimeoutTicksRemaining);
   82874:	f013 0f01 	tst.w	r3, #1
   82878:	d005      	beq.n	82886 <ISPTarget_WaitWhileTargetBusy+0x5e>
   8287a:	4b0a      	ldr	r3, [pc, #40]	; (828a4 <ISPTarget_WaitWhileTargetBusy+0x7c>)
   8287c:	681b      	ldr	r3, [r3, #0]
   8287e:	2b00      	cmp	r3, #0
   82880:	d1d7      	bne.n	82832 <ISPTarget_WaitWhileTargetBusy+0xa>

	return (TimeoutTicksRemaining > 0) ? STATUS_CMD_OK : STATUS_RDY_BSY_TOUT;
   82882:	2081      	movs	r0, #129	; 0x81
   82884:	e005      	b.n	82892 <ISPTarget_WaitWhileTargetBusy+0x6a>
   82886:	4b07      	ldr	r3, [pc, #28]	; (828a4 <ISPTarget_WaitWhileTargetBusy+0x7c>)
   82888:	681b      	ldr	r3, [r3, #0]
   8288a:	2b00      	cmp	r3, #0
   8288c:	bf14      	ite	ne
   8288e:	2000      	movne	r0, #0
   82890:	2081      	moveq	r0, #129	; 0x81
}
   82892:	b002      	add	sp, #8
   82894:	bd70      	pop	{r4, r5, r6, pc}
   82896:	bf00      	nop
   82898:	40008000 	.word	0x40008000
   8289c:	00085617 	.word	0x00085617
   828a0:	000855e9 	.word	0x000855e9
   828a4:	20001dac 	.word	0x20001dac

000828a8 <ISPTarget_LoadExtendedAddress>:
/** Sends a low-level LOAD EXTENDED ADDRESS command to the target, for addressing of memory beyond the
 *  64KB boundary. This sends the command with the correct address as indicated by the current address
 *  pointer variable set by the host when a SET ADDRESS command is issued.
 */
void ISPTarget_LoadExtendedAddress(void)
{
   828a8:	b538      	push	{r3, r4, r5, lr}
		  spi_write(SPI, data, 0, 0);
   828aa:	4d0c      	ldr	r5, [pc, #48]	; (828dc <ISPTarget_LoadExtendedAddress+0x34>)
   828ac:	2300      	movs	r3, #0
   828ae:	461a      	mov	r2, r3
   828b0:	214d      	movs	r1, #77	; 0x4d
   828b2:	4628      	mov	r0, r5
   828b4:	4c0a      	ldr	r4, [pc, #40]	; (828e0 <ISPTarget_LoadExtendedAddress+0x38>)
   828b6:	47a0      	blx	r4
   828b8:	2300      	movs	r3, #0
   828ba:	461a      	mov	r2, r3
   828bc:	4619      	mov	r1, r3
   828be:	4628      	mov	r0, r5
   828c0:	47a0      	blx	r4
   828c2:	2300      	movs	r3, #0
   828c4:	461a      	mov	r2, r3
   828c6:	4907      	ldr	r1, [pc, #28]	; (828e4 <ISPTarget_LoadExtendedAddress+0x3c>)
   828c8:	7889      	ldrb	r1, [r1, #2]
   828ca:	4628      	mov	r0, r5
   828cc:	47a0      	blx	r4
   828ce:	2300      	movs	r3, #0
   828d0:	461a      	mov	r2, r3
   828d2:	4619      	mov	r1, r3
   828d4:	4628      	mov	r0, r5
   828d6:	47a0      	blx	r4
   828d8:	bd38      	pop	{r3, r4, r5, pc}
   828da:	bf00      	nop
   828dc:	40008000 	.word	0x40008000
   828e0:	00085617 	.word	0x00085617
   828e4:	20001da8 	.word	0x20001da8

000828e8 <ISPTarget_WaitForProgComplete>:
uint8_t ISPTarget_WaitForProgComplete(const uint8_t ProgrammingMode,
                                      const uint16_t PollAddress,
                                      const uint8_t PollValue,
                                      const uint8_t DelayMS,
                                      const uint8_t ReadMemCommand)
{
   828e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   828ec:	b082      	sub	sp, #8
   828ee:	f89d 9028 	ldrb.w	r9, [sp, #40]	; 0x28
	uint8_t ProgrammingStatus = STATUS_CMD_OK;

	/* Determine method of Programming Complete check */
	switch (ProgrammingMode & ~(PROG_MODE_PAGED_WRITES_MASK | PROG_MODE_COMMIT_PAGE_MASK))
   828f2:	f000 007e 	and.w	r0, r0, #126	; 0x7e
   828f6:	2808      	cmp	r0, #8
   828f8:	d04d      	beq.n	82996 <ISPTarget_WaitForProgComplete+0xae>
   828fa:	460f      	mov	r7, r1
   828fc:	4690      	mov	r8, r2
   828fe:	dd07      	ble.n	82910 <ISPTarget_WaitForProgComplete+0x28>
   82900:	2820      	cmp	r0, #32
   82902:	d009      	beq.n	82918 <ISPTarget_WaitForProgComplete+0x30>
   82904:	2840      	cmp	r0, #64	; 0x40
   82906:	d046      	beq.n	82996 <ISPTarget_WaitForProgComplete+0xae>
   82908:	2810      	cmp	r0, #16
   8290a:	d033      	beq.n	82974 <ISPTarget_WaitForProgComplete+0x8c>
	uint8_t ProgrammingStatus = STATUS_CMD_OK;
   8290c:	2000      	movs	r0, #0
   8290e:	e035      	b.n	8297c <ISPTarget_WaitForProgComplete+0x94>
	switch (ProgrammingMode & ~(PROG_MODE_PAGED_WRITES_MASK | PROG_MODE_COMMIT_PAGE_MASK))
   82910:	2802      	cmp	r0, #2
   82912:	d02f      	beq.n	82974 <ISPTarget_WaitForProgComplete+0x8c>
   82914:	2804      	cmp	r0, #4
   82916:	d1f9      	bne.n	8290c <ISPTarget_WaitForProgComplete+0x24>
		case PROG_MODE_WORD_VALUE_MASK:
		case PROG_MODE_PAGED_VALUE_MASK:
			do
			{
				ISPTarget_SendByte(ReadMemCommand);
				ISPTarget_SendByte(PollAddress >> 8);
   82918:	ea4f 2a17 	mov.w	sl, r7, lsr #8
   8291c:	4c1f      	ldr	r4, [pc, #124]	; (8299c <ISPTarget_WaitForProgComplete+0xb4>)
   8291e:	2600      	movs	r6, #0
   82920:	4d1f      	ldr	r5, [pc, #124]	; (829a0 <ISPTarget_WaitForProgComplete+0xb8>)
   82922:	4633      	mov	r3, r6
   82924:	4632      	mov	r2, r6
   82926:	4649      	mov	r1, r9
   82928:	4620      	mov	r0, r4
   8292a:	47a8      	blx	r5
   8292c:	4633      	mov	r3, r6
   8292e:	4632      	mov	r2, r6
   82930:	4651      	mov	r1, sl
   82932:	4620      	mov	r0, r4
   82934:	47a8      	blx	r5
   82936:	4633      	mov	r3, r6
   82938:	4632      	mov	r2, r6
   8293a:	b2f9      	uxtb	r1, r7
   8293c:	4620      	mov	r0, r4
   8293e:	47a8      	blx	r5
   82940:	4633      	mov	r3, r6
   82942:	4632      	mov	r2, r6
   82944:	4631      	mov	r1, r6
   82946:	4620      	mov	r0, r4
   82948:	47a8      	blx	r5
   8294a:	6923      	ldr	r3, [r4, #16]
			while(spi_is_tx_empty(SPI) == 0);
   8294c:	f413 7f00 	tst.w	r3, #512	; 0x200
   82950:	d0fb      	beq.n	8294a <ISPTarget_WaitForProgComplete+0x62>
			spi_read(SPI, &ReceivedByte, &_);
   82952:	f10d 0205 	add.w	r2, sp, #5
   82956:	f10d 0106 	add.w	r1, sp, #6
   8295a:	4620      	mov	r0, r4
   8295c:	4b11      	ldr	r3, [pc, #68]	; (829a4 <ISPTarget_WaitForProgComplete+0xbc>)
   8295e:	4798      	blx	r3
			return  ReceivedByte;
   82960:	f89d 3006 	ldrb.w	r3, [sp, #6]
				ISPTarget_SendByte(PollAddress & 0xFF);
			}
			while ((ISPTarget_TransferByte(0x00) == PollValue) && TimeoutTicksRemaining);
   82964:	4598      	cmp	r8, r3
   82966:	d10f      	bne.n	82988 <ISPTarget_WaitForProgComplete+0xa0>
   82968:	4b0f      	ldr	r3, [pc, #60]	; (829a8 <ISPTarget_WaitForProgComplete+0xc0>)
   8296a:	681b      	ldr	r3, [r3, #0]
   8296c:	2b00      	cmp	r3, #0
   8296e:	d1d8      	bne.n	82922 <ISPTarget_WaitForProgComplete+0x3a>

			if (!(TimeoutTicksRemaining))
			  ProgrammingStatus = STATUS_CMD_TOUT;
   82970:	2080      	movs	r0, #128	; 0x80
   82972:	e003      	b.n	8297c <ISPTarget_WaitForProgComplete+0x94>
			ISPProtocol_DelayMS(DelayMS);
   82974:	4618      	mov	r0, r3
   82976:	4b0d      	ldr	r3, [pc, #52]	; (829ac <ISPTarget_WaitForProgComplete+0xc4>)
   82978:	4798      	blx	r3
	uint8_t ProgrammingStatus = STATUS_CMD_OK;
   8297a:	2000      	movs	r0, #0
			ProgrammingStatus = ISPTarget_WaitWhileTargetBusy();
			break;
	}

	/* Program complete - reset timeout */
	TimeoutTicksRemaining = COMMAND_TIMEOUT_TICKS;
   8297c:	2264      	movs	r2, #100	; 0x64
   8297e:	4b0a      	ldr	r3, [pc, #40]	; (829a8 <ISPTarget_WaitForProgComplete+0xc0>)
   82980:	601a      	str	r2, [r3, #0]

	return ProgrammingStatus;
}
   82982:	b002      	add	sp, #8
   82984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (!(TimeoutTicksRemaining))
   82988:	4b07      	ldr	r3, [pc, #28]	; (829a8 <ISPTarget_WaitForProgComplete+0xc0>)
   8298a:	681b      	ldr	r3, [r3, #0]
			  ProgrammingStatus = STATUS_CMD_TOUT;
   8298c:	2b00      	cmp	r3, #0
   8298e:	bf14      	ite	ne
   82990:	2000      	movne	r0, #0
   82992:	2080      	moveq	r0, #128	; 0x80
   82994:	e7f2      	b.n	8297c <ISPTarget_WaitForProgComplete+0x94>
			ProgrammingStatus = ISPTarget_WaitWhileTargetBusy();
   82996:	4b06      	ldr	r3, [pc, #24]	; (829b0 <ISPTarget_WaitForProgComplete+0xc8>)
   82998:	4798      	blx	r3
			break;
   8299a:	e7ef      	b.n	8297c <ISPTarget_WaitForProgComplete+0x94>
   8299c:	40008000 	.word	0x40008000
   829a0:	00085617 	.word	0x00085617
   829a4:	000855e9 	.word	0x000855e9
   829a8:	20001dac 	.word	0x20001dac
   829ac:	0008249d 	.word	0x0008249d
   829b0:	00082829 	.word	0x00082829

000829b4 <V2Protocol_ProcessCommand>:
/** Master V2 Protocol packet handler, for received V2 Protocol packets from a connected host.
 *  This routine decodes the issued command and passes off the handling of the command to the
 *  appropriate function.
 */
bool V2Protocol_ProcessCommand(void)
{
   829b4:	b538      	push	{r3, r4, r5, lr}
	status_payload[0] = udd_g_ctrlreq.req.wValue & 0xff;
   829b6:	4b7d      	ldr	r3, [pc, #500]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   829b8:	789c      	ldrb	r4, [r3, #2]
   829ba:	4b7d      	ldr	r3, [pc, #500]	; (82bb0 <V2Protocol_ProcessCommand+0x1fc>)
   829bc:	701c      	strb	r4, [r3, #0]
	uint8_t offset;

	
	/* Reset timeout counter duration and start the timer */
	//TimeoutTicksRemaining = COMMAND_TIMEOUT_TICKS;
	start_timeoutcnt();
   829be:	4b7d      	ldr	r3, [pc, #500]	; (82bb4 <V2Protocol_ProcessCommand+0x200>)
   829c0:	4798      	blx	r3

	switch (V2Command)
   829c2:	1e63      	subs	r3, r4, #1
   829c4:	2b21      	cmp	r3, #33	; 0x21
   829c6:	f200 80e6 	bhi.w	82b96 <V2Protocol_ProcessCommand+0x1e2>
   829ca:	e8df f013 	tbh	[pc, r3, lsl #1]
   829ce:	0022      	.short	0x0022
   829d0:	00370037 	.word	0x00370037
   829d4:	00e400e4 	.word	0x00e400e4
   829d8:	00e4006c 	.word	0x00e4006c
   829dc:	00e400e4 	.word	0x00e400e4
   829e0:	00e4008b 	.word	0x00e4008b
   829e4:	00e400e4 	.word	0x00e400e4
   829e8:	00e400e4 	.word	0x00e400e4
   829ec:	00970093 	.word	0x00970093
   829f0:	009b00a7 	.word	0x009b00a7
   829f4:	009b00a1 	.word	0x009b00a1
   829f8:	00b000a1 	.word	0x00b000a1
   829fc:	00b000ab 	.word	0x00b000ab
   82a00:	00ab00ab 	.word	0x00ab00ab
   82a04:	00b500ab 	.word	0x00b500ab
   82a08:	00e400e4 	.word	0x00e400e4
   82a0c:	00d200b9 	.word	0x00d200b9
   82a10:	00c3      	.short	0x00c3
}

/** Handler for the CMD_SIGN_ON command, returning the programmer ID string to the host. */
static void V2Protocol_SignOn(void)
{
	status_payload[1] = STATUS_CMD_OK;
   82a12:	4c67      	ldr	r4, [pc, #412]	; (82bb0 <V2Protocol_ProcessCommand+0x1fc>)
   82a14:	2300      	movs	r3, #0
   82a16:	7063      	strb	r3, [r4, #1]
	status_payload[2] = sizeof(PROGRAMMER_ID) - 1;
   82a18:	230d      	movs	r3, #13
   82a1a:	70a3      	strb	r3, [r4, #2]
	memcpy(status_payload + 3, PROGRAMMER_ID, sizeof(PROGRAMMER_ID) - 1);
   82a1c:	4b66      	ldr	r3, [pc, #408]	; (82bb8 <V2Protocol_ProcessCommand+0x204>)
   82a1e:	cb07      	ldmia	r3!, {r0, r1, r2}
   82a20:	f8c4 0003 	str.w	r0, [r4, #3]
   82a24:	f8c4 1007 	str.w	r1, [r4, #7]
   82a28:	f8c4 200b 	str.w	r2, [r4, #11]
   82a2c:	781b      	ldrb	r3, [r3, #0]
   82a2e:	73e3      	strb	r3, [r4, #15]
	udd_g_ctrlreq.payload = status_payload;
   82a30:	4b5e      	ldr	r3, [pc, #376]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82a32:	609c      	str	r4, [r3, #8]
	udd_g_ctrlreq.payload_size = 3+sizeof(PROGRAMMER_ID) - 1;
   82a34:	2210      	movs	r2, #16
   82a36:	819a      	strh	r2, [r3, #12]
	return true;
   82a38:	2001      	movs	r0, #1
   82a3a:	bd38      	pop	{r3, r4, r5, pc}
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
static void V2Protocol_GetSetParam(const uint8_t V2Command)
{
	uint8_t ParamID = udd_g_ctrlreq.payload[0];
   82a3c:	4b5b      	ldr	r3, [pc, #364]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82a3e:	689b      	ldr	r3, [r3, #8]
   82a40:	781d      	ldrb	r5, [r3, #0]
	uint8_t ParamValue;

	if (V2Command == CMD_SET_PARAMETER) {
   82a42:	2c02      	cmp	r4, #2
   82a44:	d00c      	beq.n	82a60 <V2Protocol_ProcessCommand+0xac>
	  ParamValue = udd_g_ctrlreq.payload[1];	  
	}

	avrisp_status_payload_size = 2;
   82a46:	2202      	movs	r2, #2
   82a48:	4b5c      	ldr	r3, [pc, #368]	; (82bbc <V2Protocol_ProcessCommand+0x208>)
   82a4a:	801a      	strh	r2, [r3, #0]

	uint8_t ParamPrivs = V2Params_GetParameterPrivileges(ParamID);
   82a4c:	4628      	mov	r0, r5
   82a4e:	4b5c      	ldr	r3, [pc, #368]	; (82bc0 <V2Protocol_ProcessCommand+0x20c>)
   82a50:	4798      	blx	r3
	if ((V2Command == CMD_SET_PARAMETER) && (ParamPrivs & PARAM_PRIV_WRITE))
	{
		avrisp_status_payload[1] = STATUS_CMD_OK;
		V2Params_SetParameterValue(ParamID, ParamValue);
	}
	else if ((V2Command == CMD_GET_PARAMETER) && (ParamPrivs & PARAM_PRIV_READ))
   82a52:	2c03      	cmp	r4, #3
   82a54:	d017      	beq.n	82a86 <V2Protocol_ProcessCommand+0xd2>
		avrisp_status_payload[2] = V2Params_GetParameterValue(ParamID);
		avrisp_status_payload_size += 1;
	}
	else
	{
		avrisp_status_payload[1] = STATUS_CMD_FAILED;
   82a56:	22c0      	movs	r2, #192	; 0xc0
   82a58:	4b5a      	ldr	r3, [pc, #360]	; (82bc4 <V2Protocol_ProcessCommand+0x210>)
   82a5a:	705a      	strb	r2, [r3, #1]
	return true;
   82a5c:	2001      	movs	r0, #1
   82a5e:	bd38      	pop	{r3, r4, r5, pc}
	  ParamValue = udd_g_ctrlreq.payload[1];	  
   82a60:	785c      	ldrb	r4, [r3, #1]
	avrisp_status_payload_size = 2;
   82a62:	2202      	movs	r2, #2
   82a64:	4b55      	ldr	r3, [pc, #340]	; (82bbc <V2Protocol_ProcessCommand+0x208>)
   82a66:	801a      	strh	r2, [r3, #0]
	uint8_t ParamPrivs = V2Params_GetParameterPrivileges(ParamID);
   82a68:	4628      	mov	r0, r5
   82a6a:	4b55      	ldr	r3, [pc, #340]	; (82bc0 <V2Protocol_ProcessCommand+0x20c>)
   82a6c:	4798      	blx	r3
	if ((V2Command == CMD_SET_PARAMETER) && (ParamPrivs & PARAM_PRIV_WRITE))
   82a6e:	f010 0f02 	tst.w	r0, #2
   82a72:	d0f0      	beq.n	82a56 <V2Protocol_ProcessCommand+0xa2>
		avrisp_status_payload[1] = STATUS_CMD_OK;
   82a74:	2200      	movs	r2, #0
   82a76:	4b53      	ldr	r3, [pc, #332]	; (82bc4 <V2Protocol_ProcessCommand+0x210>)
   82a78:	705a      	strb	r2, [r3, #1]
		V2Params_SetParameterValue(ParamID, ParamValue);
   82a7a:	4621      	mov	r1, r4
   82a7c:	4628      	mov	r0, r5
   82a7e:	4b52      	ldr	r3, [pc, #328]	; (82bc8 <V2Protocol_ProcessCommand+0x214>)
   82a80:	4798      	blx	r3
	return true;
   82a82:	2001      	movs	r0, #1
   82a84:	bd38      	pop	{r3, r4, r5, pc}
	else if ((V2Command == CMD_GET_PARAMETER) && (ParamPrivs & PARAM_PRIV_READ))
   82a86:	f010 0f01 	tst.w	r0, #1
   82a8a:	d0e4      	beq.n	82a56 <V2Protocol_ProcessCommand+0xa2>
		avrisp_status_payload[1] = STATUS_CMD_OK;
   82a8c:	4c4d      	ldr	r4, [pc, #308]	; (82bc4 <V2Protocol_ProcessCommand+0x210>)
   82a8e:	2300      	movs	r3, #0
   82a90:	7063      	strb	r3, [r4, #1]
		avrisp_status_payload[2] = V2Params_GetParameterValue(ParamID);
   82a92:	4628      	mov	r0, r5
   82a94:	4b4d      	ldr	r3, [pc, #308]	; (82bcc <V2Protocol_ProcessCommand+0x218>)
   82a96:	4798      	blx	r3
   82a98:	70a0      	strb	r0, [r4, #2]
		avrisp_status_payload_size += 1;
   82a9a:	4a48      	ldr	r2, [pc, #288]	; (82bbc <V2Protocol_ProcessCommand+0x208>)
   82a9c:	8813      	ldrh	r3, [r2, #0]
   82a9e:	3301      	adds	r3, #1
   82aa0:	8013      	strh	r3, [r2, #0]
	return true;
   82aa2:	2001      	movs	r0, #1
   82aa4:	bd38      	pop	{r3, r4, r5, pc}
 *  global storage variable for later use, and issuing LOAD EXTENDED ADDRESS commands
 *  to the attached device as required.
 */
static void V2Protocol_LoadAddress(void)
{
	CurrentAddress = (udd_g_ctrlreq.payload[3] << 24) | (udd_g_ctrlreq.payload[2] << 16) | (udd_g_ctrlreq.payload[1] << 8) | (udd_g_ctrlreq.payload[0]);
   82aa6:	4b41      	ldr	r3, [pc, #260]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82aa8:	689b      	ldr	r3, [r3, #8]
   82aaa:	78da      	ldrb	r2, [r3, #3]
   82aac:	7899      	ldrb	r1, [r3, #2]
   82aae:	0409      	lsls	r1, r1, #16
   82ab0:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
   82ab4:	781a      	ldrb	r2, [r3, #0]
   82ab6:	4311      	orrs	r1, r2
   82ab8:	785b      	ldrb	r3, [r3, #1]
   82aba:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
   82abe:	4b44      	ldr	r3, [pc, #272]	; (82bd0 <V2Protocol_ProcessCommand+0x21c>)
   82ac0:	6019      	str	r1, [r3, #0]

	if (CurrentAddress & (1UL << 31))
   82ac2:	2900      	cmp	r1, #0
   82ac4:	db0a      	blt.n	82adc <V2Protocol_ProcessCommand+0x128>
	  MustLoadExtendedAddress = true;
	  
	printf("AVRPROG: Address = %02x\n", (unsigned int)CurrentAddress);
   82ac6:	4843      	ldr	r0, [pc, #268]	; (82bd4 <V2Protocol_ProcessCommand+0x220>)
   82ac8:	4b43      	ldr	r3, [pc, #268]	; (82bd8 <V2Protocol_ProcessCommand+0x224>)
   82aca:	4798      	blx	r3

	avrisp_status_payload[1] = STATUS_CMD_OK;
   82acc:	2200      	movs	r2, #0
   82ace:	4b3d      	ldr	r3, [pc, #244]	; (82bc4 <V2Protocol_ProcessCommand+0x210>)
   82ad0:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82ad2:	2202      	movs	r2, #2
   82ad4:	4b39      	ldr	r3, [pc, #228]	; (82bbc <V2Protocol_ProcessCommand+0x208>)
   82ad6:	801a      	strh	r2, [r3, #0]
	return true;
   82ad8:	2001      	movs	r0, #1
   82ada:	bd38      	pop	{r3, r4, r5, pc}
	  MustLoadExtendedAddress = true;
   82adc:	2201      	movs	r2, #1
   82ade:	4b3f      	ldr	r3, [pc, #252]	; (82bdc <V2Protocol_ProcessCommand+0x228>)
   82ae0:	701a      	strb	r2, [r3, #0]
   82ae2:	e7f0      	b.n	82ac6 <V2Protocol_ProcessCommand+0x112>
	avrisp_status_payload[1] = STATUS_CMD_OK;
   82ae4:	2200      	movs	r2, #0
   82ae6:	4b37      	ldr	r3, [pc, #220]	; (82bc4 <V2Protocol_ProcessCommand+0x210>)
   82ae8:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82aea:	2202      	movs	r2, #2
   82aec:	4b33      	ldr	r3, [pc, #204]	; (82bbc <V2Protocol_ProcessCommand+0x208>)
   82aee:	801a      	strh	r2, [r3, #0]
	return true;
   82af0:	2001      	movs	r0, #1
   82af2:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_EnterISPMode();
   82af4:	4b3a      	ldr	r3, [pc, #232]	; (82be0 <V2Protocol_ProcessCommand+0x22c>)
   82af6:	4798      	blx	r3
	return true;
   82af8:	2001      	movs	r0, #1
			break;
   82afa:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_LeaveISPMode();
   82afc:	4b39      	ldr	r3, [pc, #228]	; (82be4 <V2Protocol_ProcessCommand+0x230>)
   82afe:	4798      	blx	r3
	return true;
   82b00:	2001      	movs	r0, #1
			break;
   82b02:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_ProgramMemory(V2Command, avr_rambuf);
   82b04:	4938      	ldr	r1, [pc, #224]	; (82be8 <V2Protocol_ProcessCommand+0x234>)
   82b06:	4620      	mov	r0, r4
   82b08:	4b38      	ldr	r3, [pc, #224]	; (82bec <V2Protocol_ProcessCommand+0x238>)
   82b0a:	4798      	blx	r3
	return true;
   82b0c:	2001      	movs	r0, #1
			break;
   82b0e:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_ReadMemory(V2Command, avr_rambuf);
   82b10:	4935      	ldr	r1, [pc, #212]	; (82be8 <V2Protocol_ProcessCommand+0x234>)
   82b12:	4620      	mov	r0, r4
   82b14:	4b36      	ldr	r3, [pc, #216]	; (82bf0 <V2Protocol_ProcessCommand+0x23c>)
   82b16:	4798      	blx	r3
	return true;
   82b18:	2001      	movs	r0, #1
			break;
   82b1a:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_ChipErase();
   82b1c:	4b35      	ldr	r3, [pc, #212]	; (82bf4 <V2Protocol_ProcessCommand+0x240>)
   82b1e:	4798      	blx	r3
	return true;
   82b20:	2001      	movs	r0, #1
			break;
   82b22:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_ReadFuseLockSigOSCCAL(V2Command);
   82b24:	4620      	mov	r0, r4
   82b26:	4b34      	ldr	r3, [pc, #208]	; (82bf8 <V2Protocol_ProcessCommand+0x244>)
   82b28:	4798      	blx	r3
	return true;
   82b2a:	2001      	movs	r0, #1
			break;
   82b2c:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_WriteFuseLock(V2Command);
   82b2e:	4620      	mov	r0, r4
   82b30:	4b32      	ldr	r3, [pc, #200]	; (82bfc <V2Protocol_ProcessCommand+0x248>)
   82b32:	4798      	blx	r3
	return true;
   82b34:	2001      	movs	r0, #1
			break;
   82b36:	bd38      	pop	{r3, r4, r5, pc}
			ISPProtocol_SPIMulti();
   82b38:	4b31      	ldr	r3, [pc, #196]	; (82c00 <V2Protocol_ProcessCommand+0x24c>)
   82b3a:	4798      	blx	r3
	return true;
   82b3c:	2001      	movs	r0, #1
			break;
   82b3e:	bd38      	pop	{r3, r4, r5, pc}
			udd_g_ctrlreq.payload = avrisp_status_payload;
   82b40:	4a1a      	ldr	r2, [pc, #104]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82b42:	4b20      	ldr	r3, [pc, #128]	; (82bc4 <V2Protocol_ProcessCommand+0x210>)
   82b44:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = avrisp_status_payload_size;
   82b46:	4b1d      	ldr	r3, [pc, #116]	; (82bbc <V2Protocol_ProcessCommand+0x208>)
   82b48:	8819      	ldrh	r1, [r3, #0]
   82b4a:	8191      	strh	r1, [r2, #12]
			avrisp_status_payload_size = 0;
   82b4c:	2200      	movs	r2, #0
   82b4e:	801a      	strh	r2, [r3, #0]
			return true;
   82b50:	2001      	movs	r0, #1
   82b52:	bd38      	pop	{r3, r4, r5, pc}
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   82b54:	4a15      	ldr	r2, [pc, #84]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82b56:	8853      	ldrh	r3, [r2, #2]
   82b58:	0a1b      	lsrs	r3, r3, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > AVR_BUF_SIZE){
   82b5a:	88d2      	ldrh	r2, [r2, #6]
   82b5c:	1899      	adds	r1, r3, r2
   82b5e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   82b62:	dc20      	bgt.n	82ba6 <V2Protocol_ProcessCommand+0x1f2>
			udd_g_ctrlreq.payload = avr_rambuf + offset;
   82b64:	4811      	ldr	r0, [pc, #68]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82b66:	4920      	ldr	r1, [pc, #128]	; (82be8 <V2Protocol_ProcessCommand+0x234>)
   82b68:	440b      	add	r3, r1
   82b6a:	6083      	str	r3, [r0, #8]
			udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   82b6c:	8182      	strh	r2, [r0, #12]
			return true;
   82b6e:	2001      	movs	r0, #1
   82b70:	bd38      	pop	{r3, r4, r5, pc}
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   82b72:	4a0e      	ldr	r2, [pc, #56]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82b74:	8853      	ldrh	r3, [r2, #2]
   82b76:	0a1b      	lsrs	r3, r3, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > AVR_BUF_SIZE){
   82b78:	88d2      	ldrh	r2, [r2, #6]
   82b7a:	1899      	adds	r1, r3, r2
   82b7c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   82b80:	dd01      	ble.n	82b86 <V2Protocol_ProcessCommand+0x1d2>
				return false;
   82b82:	2000      	movs	r0, #0
   82b84:	bd38      	pop	{r3, r4, r5, pc}
			memcpy(avr_rambuf + offset, udd_g_ctrlreq.payload, udd_g_ctrlreq.req.wLength);
   82b86:	4909      	ldr	r1, [pc, #36]	; (82bac <V2Protocol_ProcessCommand+0x1f8>)
   82b88:	6889      	ldr	r1, [r1, #8]
   82b8a:	4817      	ldr	r0, [pc, #92]	; (82be8 <V2Protocol_ProcessCommand+0x234>)
   82b8c:	4418      	add	r0, r3
   82b8e:	4b1d      	ldr	r3, [pc, #116]	; (82c04 <V2Protocol_ProcessCommand+0x250>)
   82b90:	4798      	blx	r3
			return true;
   82b92:	2001      	movs	r0, #1
   82b94:	bd38      	pop	{r3, r4, r5, pc}
	avrisp_status_payload[1] = STATUS_CMD_UNKNOWN;
   82b96:	22c9      	movs	r2, #201	; 0xc9
   82b98:	4b0a      	ldr	r3, [pc, #40]	; (82bc4 <V2Protocol_ProcessCommand+0x210>)
   82b9a:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82b9c:	2202      	movs	r2, #2
   82b9e:	4b07      	ldr	r3, [pc, #28]	; (82bbc <V2Protocol_ProcessCommand+0x208>)
   82ba0:	801a      	strh	r2, [r3, #0]
	return true;
   82ba2:	2001      	movs	r0, #1
   82ba4:	bd38      	pop	{r3, r4, r5, pc}
				return false;
   82ba6:	2000      	movs	r0, #0
   82ba8:	bd38      	pop	{r3, r4, r5, pc}
   82baa:	bf00      	nop
   82bac:	20002468 	.word	0x20002468
   82bb0:	200012f4 	.word	0x200012f4
   82bb4:	000833c9 	.word	0x000833c9
   82bb8:	0008d8c0 	.word	0x0008d8c0
   82bbc:	20001d86 	.word	0x20001d86
   82bc0:	00082c39 	.word	0x00082c39
   82bc4:	20001d88 	.word	0x20001d88
   82bc8:	00082c61 	.word	0x00082c61
   82bcc:	00082c4d 	.word	0x00082c4d
   82bd0:	20001da8 	.word	0x20001da8
   82bd4:	0008d8d0 	.word	0x0008d8d0
   82bd8:	00087755 	.word	0x00087755
   82bdc:	20001d84 	.word	0x20001d84
   82be0:	000824d1 	.word	0x000824d1
   82be4:	00082625 	.word	0x00082625
   82be8:	200011f4 	.word	0x200011f4
   82bec:	00081fc1 	.word	0x00081fc1
   82bf0:	00082239 	.word	0x00082239
   82bf4:	0008268d 	.word	0x0008268d
   82bf8:	0008237d 	.word	0x0008237d
   82bfc:	00082429 	.word	0x00082429
   82c00:	00082499 	.word	0x00082499
   82c04:	0008777d 	.word	0x0008777d

00082c08 <V2Params_GetParamFromTable>:
	ParameterItem_t* CurrTableItem = ParameterTable;

	/* Find the parameter in the parameter table if present */
	for (uint8_t TableIndex = 0; TableIndex < TABLE_PARAM_COUNT; TableIndex++)
	{
		if (ParamID == CurrTableItem->ParamID)
   82c08:	4b09      	ldr	r3, [pc, #36]	; (82c30 <V2Params_GetParamFromTable+0x28>)
   82c0a:	781b      	ldrb	r3, [r3, #0]
   82c0c:	4283      	cmp	r3, r0
   82c0e:	d00a      	beq.n	82c26 <V2Params_GetParamFromTable+0x1e>
		  return CurrTableItem;

		CurrTableItem++;
   82c10:	4b08      	ldr	r3, [pc, #32]	; (82c34 <V2Params_GetParamFromTable+0x2c>)
	for (uint8_t TableIndex = 0; TableIndex < TABLE_PARAM_COUNT; TableIndex++)
   82c12:	f103 011b 	add.w	r1, r3, #27
		if (ParamID == CurrTableItem->ParamID)
   82c16:	781a      	ldrb	r2, [r3, #0]
   82c18:	4282      	cmp	r2, r0
   82c1a:	d006      	beq.n	82c2a <V2Params_GetParamFromTable+0x22>
		CurrTableItem++;
   82c1c:	3303      	adds	r3, #3
	for (uint8_t TableIndex = 0; TableIndex < TABLE_PARAM_COUNT; TableIndex++)
   82c1e:	428b      	cmp	r3, r1
   82c20:	d1f9      	bne.n	82c16 <V2Params_GetParamFromTable+0xe>
	}

	return NULL;
   82c22:	2000      	movs	r0, #0
   82c24:	4770      	bx	lr
	ParameterItem_t* CurrTableItem = ParameterTable;
   82c26:	4802      	ldr	r0, [pc, #8]	; (82c30 <V2Params_GetParamFromTable+0x28>)
   82c28:	4770      	bx	lr
   82c2a:	4618      	mov	r0, r3
}
   82c2c:	4770      	bx	lr
   82c2e:	bf00      	nop
   82c30:	20000504 	.word	0x20000504
   82c34:	20000507 	.word	0x20000507

00082c38 <V2Params_GetParameterPrivileges>:
{
   82c38:	b508      	push	{r3, lr}
	ParameterItem_t* const ParamInfo = V2Params_GetParamFromTable(ParamID);
   82c3a:	4b03      	ldr	r3, [pc, #12]	; (82c48 <V2Params_GetParameterPrivileges+0x10>)
   82c3c:	4798      	blx	r3
	if (ParamInfo == NULL)
   82c3e:	b108      	cbz	r0, 82c44 <V2Params_GetParameterPrivileges+0xc>
	return ParamInfo->ParamPrivileges;
   82c40:	7840      	ldrb	r0, [r0, #1]
   82c42:	bd08      	pop	{r3, pc}
	  return 0;
   82c44:	2000      	movs	r0, #0
}
   82c46:	bd08      	pop	{r3, pc}
   82c48:	00082c09 	.word	0x00082c09

00082c4c <V2Params_GetParameterValue>:
{
   82c4c:	b508      	push	{r3, lr}
	ParameterItem_t* const ParamInfo = V2Params_GetParamFromTable(ParamID);
   82c4e:	4b03      	ldr	r3, [pc, #12]	; (82c5c <V2Params_GetParameterValue+0x10>)
   82c50:	4798      	blx	r3
	if (ParamInfo == NULL)
   82c52:	b108      	cbz	r0, 82c58 <V2Params_GetParameterValue+0xc>
	return ParamInfo->ParamValue;
   82c54:	7880      	ldrb	r0, [r0, #2]
   82c56:	bd08      	pop	{r3, pc}
	  return 0;
   82c58:	2000      	movs	r0, #0
}
   82c5a:	bd08      	pop	{r3, pc}
   82c5c:	00082c09 	.word	0x00082c09

00082c60 <V2Params_SetParameterValue>:
{
   82c60:	b510      	push	{r4, lr}
   82c62:	460c      	mov	r4, r1
	ParameterItem_t* const ParamInfo = V2Params_GetParamFromTable(ParamID);
   82c64:	4b02      	ldr	r3, [pc, #8]	; (82c70 <V2Params_SetParameterValue+0x10>)
   82c66:	4798      	blx	r3
	if (ParamInfo == NULL)
   82c68:	b100      	cbz	r0, 82c6c <V2Params_SetParameterValue+0xc>
	ParamInfo->ParamValue = Value;
   82c6a:	7084      	strb	r4, [r0, #2]
   82c6c:	bd10      	pop	{r4, pc}
   82c6e:	bf00      	nop
   82c70:	00082c09 	.word	0x00082c09

00082c74 <ctrl_readmem_ctrl>:
	buflen,
	main_vendor_bulk_in_received
	);	
}

void ctrl_readmem_ctrl(void){
   82c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   82c76:	4b0a      	ldr	r3, [pc, #40]	; (82ca0 <ctrl_readmem_ctrl+0x2c>)
   82c78:	681e      	ldr	r6, [r3, #0]
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82c7a:	685f      	ldr	r7, [r3, #4]
	
	FPGA_releaselock();
   82c7c:	4b09      	ldr	r3, [pc, #36]	; (82ca4 <ctrl_readmem_ctrl+0x30>)
   82c7e:	4798      	blx	r3
	while(!FPGA_setlock(fpga_ctrlmem));
   82c80:	2505      	movs	r5, #5
   82c82:	4c09      	ldr	r4, [pc, #36]	; (82ca8 <ctrl_readmem_ctrl+0x34>)
   82c84:	4628      	mov	r0, r5
   82c86:	47a0      	blx	r4
   82c88:	2800      	cmp	r0, #0
   82c8a:	d0fb      	beq.n	82c84 <ctrl_readmem_ctrl+0x10>
	
	/* Set address */
	FPGA_setaddr(address);
   82c8c:	4638      	mov	r0, r7
   82c8e:	4b07      	ldr	r3, [pc, #28]	; (82cac <ctrl_readmem_ctrl+0x38>)
   82c90:	4798      	blx	r3

	/* Do memory read */
	ctrlmemread_buf = (uint8_t *) PSRAM_BASE_ADDRESS;
   82c92:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
   82c96:	4b06      	ldr	r3, [pc, #24]	; (82cb0 <ctrl_readmem_ctrl+0x3c>)
   82c98:	601a      	str	r2, [r3, #0]
	
	/* Set size to read */
	ctrlmemread_size = buflen;
   82c9a:	4b06      	ldr	r3, [pc, #24]	; (82cb4 <ctrl_readmem_ctrl+0x40>)
   82c9c:	601e      	str	r6, [r3, #0]
   82c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82ca0:	20001318 	.word	0x20001318
   82ca4:	00081d79 	.word	0x00081d79
   82ca8:	00081d4d 	.word	0x00081d4d
   82cac:	00081d91 	.word	0x00081d91
   82cb0:	20001358 	.word	0x20001358
   82cb4:	2000135c 	.word	0x2000135c

00082cb8 <ctrl_writemem_ctrl>:
	
	/* Start Transaction */
}

void ctrl_writemem_ctrl(void){
   82cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   82cba:	4b0e      	ldr	r3, [pc, #56]	; (82cf4 <ctrl_writemem_ctrl+0x3c>)
   82cbc:	681c      	ldr	r4, [r3, #0]
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82cbe:	685f      	ldr	r7, [r3, #4]
	
	uint8_t * ctrlbuf_payload = (uint8_t *)(CTRLBUFFER_WORDPTR + 2);
	
	//printf("Writing to %x, %d\n", address, buflen);
	
	FPGA_releaselock();
   82cc0:	4b0d      	ldr	r3, [pc, #52]	; (82cf8 <ctrl_writemem_ctrl+0x40>)
   82cc2:	4798      	blx	r3
	while(!FPGA_setlock(fpga_generic));
   82cc4:	2601      	movs	r6, #1
   82cc6:	4d0d      	ldr	r5, [pc, #52]	; (82cfc <ctrl_writemem_ctrl+0x44>)
   82cc8:	4630      	mov	r0, r6
   82cca:	47a8      	blx	r5
   82ccc:	2800      	cmp	r0, #0
   82cce:	d0fb      	beq.n	82cc8 <ctrl_writemem_ctrl+0x10>
	
	/* Set address */
	FPGA_setaddr(address);
   82cd0:	4638      	mov	r0, r7
   82cd2:	4b0b      	ldr	r3, [pc, #44]	; (82d00 <ctrl_writemem_ctrl+0x48>)
   82cd4:	4798      	blx	r3

	/* Start Transaction */

	/* Do memory write */
	for(unsigned int i = 0; i < buflen; i++){
   82cd6:	b14c      	cbz	r4, 82cec <ctrl_writemem_ctrl+0x34>
   82cd8:	4a0a      	ldr	r2, [pc, #40]	; (82d04 <ctrl_writemem_ctrl+0x4c>)
   82cda:	2300      	movs	r3, #0
		xram[i] = ctrlbuf_payload[i];
   82cdc:	4d0a      	ldr	r5, [pc, #40]	; (82d08 <ctrl_writemem_ctrl+0x50>)
   82cde:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   82ce2:	6829      	ldr	r1, [r5, #0]
   82ce4:	54c8      	strb	r0, [r1, r3]
	for(unsigned int i = 0; i < buflen; i++){
   82ce6:	3301      	adds	r3, #1
   82ce8:	429c      	cmp	r4, r3
   82cea:	d1f8      	bne.n	82cde <ctrl_writemem_ctrl+0x26>
	}
	
	FPGA_releaselock();
   82cec:	4b02      	ldr	r3, [pc, #8]	; (82cf8 <ctrl_writemem_ctrl+0x40>)
   82cee:	4798      	blx	r3
   82cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82cf2:	bf00      	nop
   82cf4:	20001318 	.word	0x20001318
   82cf8:	00081d79 	.word	0x00081d79
   82cfc:	00081d4d 	.word	0x00081d4d
   82d00:	00081d91 	.word	0x00081d91
   82d04:	2000131f 	.word	0x2000131f
   82d08:	20000270 	.word	0x20000270

00082d0c <ctrl_writemem_bulk>:
}

void ctrl_writemem_bulk(void){
   82d0c:	b570      	push	{r4, r5, r6, lr}
	//uint32_t buflen = *(CTRLBUFFER_WORDPTR);
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82d0e:	4b07      	ldr	r3, [pc, #28]	; (82d2c <ctrl_writemem_bulk+0x20>)
   82d10:	685e      	ldr	r6, [r3, #4]
	
	// TODO: see block in
	FPGA_releaselock();
   82d12:	4b07      	ldr	r3, [pc, #28]	; (82d30 <ctrl_writemem_bulk+0x24>)
   82d14:	4798      	blx	r3
	while(!FPGA_setlock(fpga_blockout));
   82d16:	2504      	movs	r5, #4
   82d18:	4c06      	ldr	r4, [pc, #24]	; (82d34 <ctrl_writemem_bulk+0x28>)
   82d1a:	4628      	mov	r0, r5
   82d1c:	47a0      	blx	r4
   82d1e:	2800      	cmp	r0, #0
   82d20:	d0fb      	beq.n	82d1a <ctrl_writemem_bulk+0xe>
	
	/* Set address */
	FPGA_setaddr(address);
   82d22:	4630      	mov	r0, r6
   82d24:	4b04      	ldr	r3, [pc, #16]	; (82d38 <ctrl_writemem_bulk+0x2c>)
   82d26:	4798      	blx	r3
   82d28:	bd70      	pop	{r4, r5, r6, pc}
   82d2a:	bf00      	nop
   82d2c:	20001318 	.word	0x20001318
   82d30:	00081d79 	.word	0x00081d79
   82d34:	00081d4d 	.word	0x00081d4d
   82d38:	00081d91 	.word	0x00081d91

00082d3c <ctrl_readmem_bulk>:
void ctrl_readmem_bulk(void){
   82d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);	
   82d3e:	4b0a      	ldr	r3, [pc, #40]	; (82d68 <ctrl_readmem_bulk+0x2c>)
   82d40:	681e      	ldr	r6, [r3, #0]
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82d42:	685f      	ldr	r7, [r3, #4]
	FPGA_releaselock();
   82d44:	4b09      	ldr	r3, [pc, #36]	; (82d6c <ctrl_readmem_bulk+0x30>)
   82d46:	4798      	blx	r3
	while(!FPGA_setlock(fpga_blockin));
   82d48:	2502      	movs	r5, #2
   82d4a:	4c09      	ldr	r4, [pc, #36]	; (82d70 <ctrl_readmem_bulk+0x34>)
   82d4c:	4628      	mov	r0, r5
   82d4e:	47a0      	blx	r4
   82d50:	2800      	cmp	r0, #0
   82d52:	d0fb      	beq.n	82d4c <ctrl_readmem_bulk+0x10>
	FPGA_setaddr(address);
   82d54:	4638      	mov	r0, r7
   82d56:	4b07      	ldr	r3, [pc, #28]	; (82d74 <ctrl_readmem_bulk+0x38>)
   82d58:	4798      	blx	r3
	udi_vendor_bulk_in_run(
   82d5a:	4a07      	ldr	r2, [pc, #28]	; (82d78 <ctrl_readmem_bulk+0x3c>)
   82d5c:	4631      	mov	r1, r6
   82d5e:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
   82d62:	4b06      	ldr	r3, [pc, #24]	; (82d7c <ctrl_readmem_bulk+0x40>)
   82d64:	4798      	blx	r3
   82d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82d68:	20001318 	.word	0x20001318
   82d6c:	00081d79 	.word	0x00081d79
   82d70:	00081d4d 	.word	0x00081d4d
   82d74:	00081d91 	.word	0x00081d91
   82d78:	00082ecd 	.word	0x00082ecd
   82d7c:	000844bd 	.word	0x000844bd

00082d80 <ctrl_xmega_program_void>:
}
#endif
    			

void ctrl_xmega_program_void(void)
{
   82d80:	b508      	push	{r3, lr}
	XPROGProtocol_Command();
   82d82:	4b01      	ldr	r3, [pc, #4]	; (82d88 <ctrl_xmega_program_void+0x8>)
   82d84:	4798      	blx	r3
   82d86:	bd08      	pop	{r3, pc}
   82d88:	00083d1d 	.word	0x00083d1d

00082d8c <ctrl_avr_program_void>:
}

void ctrl_avr_program_void(void)
{
   82d8c:	b508      	push	{r3, lr}
	V2Protocol_ProcessCommand();
   82d8e:	4b01      	ldr	r3, [pc, #4]	; (82d94 <ctrl_avr_program_void+0x8>)
   82d90:	4798      	blx	r3
   82d92:	bd08      	pop	{r3, pc}
   82d94:	000829b5 	.word	0x000829b5

00082d98 <ctrl_usart2_enabledump>:
}

static void ctrl_usart2_enabledump(void)
{
   82d98:	b510      	push	{r4, lr}
   82d9a:	b084      	sub	sp, #16
	switch(udd_g_ctrlreq.req.wValue & 0xFF){
   82d9c:	4b1e      	ldr	r3, [pc, #120]	; (82e18 <ctrl_usart2_enabledump+0x80>)
   82d9e:	789b      	ldrb	r3, [r3, #2]
   82da0:	b11b      	cbz	r3, 82daa <ctrl_usart2_enabledump+0x12>
   82da2:	2b01      	cmp	r3, #1
   82da4:	d012      	beq.n	82dcc <ctrl_usart2_enabledump+0x34>
			
		default:
			break;
	}

}
   82da6:	b004      	add	sp, #16
   82da8:	bd10      	pop	{r4, pc}
			usart_disable_rx(USART2);
   82daa:	4c1c      	ldr	r4, [pc, #112]	; (82e1c <ctrl_usart2_enabledump+0x84>)
   82dac:	4620      	mov	r0, r4
   82dae:	4b1c      	ldr	r3, [pc, #112]	; (82e20 <ctrl_usart2_enabledump+0x88>)
   82db0:	4798      	blx	r3
			usart_disable_tx(USART2);
   82db2:	4620      	mov	r0, r4
   82db4:	4b1b      	ldr	r3, [pc, #108]	; (82e24 <ctrl_usart2_enabledump+0x8c>)
   82db6:	4798      	blx	r3
			usart_enable_interrupt(USART2, 0);
   82db8:	2100      	movs	r1, #0
   82dba:	4620      	mov	r0, r4
   82dbc:	4b1a      	ldr	r3, [pc, #104]	; (82e28 <ctrl_usart2_enabledump+0x90>)
   82dbe:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   82dc0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82dc4:	4b19      	ldr	r3, [pc, #100]	; (82e2c <ctrl_usart2_enabledump+0x94>)
   82dc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   82dca:	e7ec      	b.n	82da6 <ctrl_usart2_enabledump+0xe>
			pmc_enable_periph_clk(ID_USART2);
   82dcc:	200f      	movs	r0, #15
   82dce:	4b18      	ldr	r3, [pc, #96]	; (82e30 <ctrl_usart2_enabledump+0x98>)
   82dd0:	4798      	blx	r3
			opts.channel_mode = US_MR_CHMODE_NORMAL;
   82dd2:	2300      	movs	r3, #0
   82dd4:	9303      	str	r3, [sp, #12]
			opts.spi_mode = SPI_MODE_0;
   82dd6:	9302      	str	r3, [sp, #8]
			opts.char_length = US_MR_CHRL_8_BIT;
   82dd8:	23c0      	movs	r3, #192	; 0xc0
   82dda:	9301      	str	r3, [sp, #4]
			usart_init_spi_slave(USART2, &opts);
   82ddc:	4c0f      	ldr	r4, [pc, #60]	; (82e1c <ctrl_usart2_enabledump+0x84>)
   82dde:	4669      	mov	r1, sp
   82de0:	4620      	mov	r0, r4
   82de2:	4b14      	ldr	r3, [pc, #80]	; (82e34 <ctrl_usart2_enabledump+0x9c>)
   82de4:	4798      	blx	r3
			usart_enable_rx(USART2);
   82de6:	4620      	mov	r0, r4
   82de8:	4b13      	ldr	r3, [pc, #76]	; (82e38 <ctrl_usart2_enabledump+0xa0>)
   82dea:	4798      	blx	r3
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   82dec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82df0:	4b0e      	ldr	r3, [pc, #56]	; (82e2c <ctrl_usart2_enabledump+0x94>)
   82df2:	601a      	str	r2, [r3, #0]
			usart_enable_interrupt(USART2, US_IER_RXRDY);
   82df4:	2101      	movs	r1, #1
   82df6:	4620      	mov	r0, r4
   82df8:	4b0b      	ldr	r3, [pc, #44]	; (82e28 <ctrl_usart2_enabledump+0x90>)
   82dfa:	4798      	blx	r3
			gpio_configure_pin(PIO_PA23_IDX, (PIO_PERIPH_A | PIO_DEFAULT));
   82dfc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82e00:	2017      	movs	r0, #23
   82e02:	4c0e      	ldr	r4, [pc, #56]	; (82e3c <ctrl_usart2_enabledump+0xa4>)
   82e04:	47a0      	blx	r4
			gpio_configure_pin(PIO_PB22_IDX, (PIO_PERIPH_B | PIO_DEFAULT));
   82e06:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82e0a:	2036      	movs	r0, #54	; 0x36
   82e0c:	47a0      	blx	r4
			gpio_configure_pin(PIO_PA25_IDX, (PIO_PERIPH_B | PIO_DEFAULT));
   82e0e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82e12:	2019      	movs	r0, #25
   82e14:	47a0      	blx	r4
}
   82e16:	e7c6      	b.n	82da6 <ctrl_usart2_enabledump+0xe>
   82e18:	20002468 	.word	0x20002468
   82e1c:	40098000 	.word	0x40098000
   82e20:	00086d17 	.word	0x00086d17
   82e24:	00086d07 	.word	0x00086d07
   82e28:	00086d1d 	.word	0x00086d1d
   82e2c:	e000e100 	.word	0xe000e100
   82e30:	00085249 	.word	0x00085249
   82e34:	00086c59 	.word	0x00086c59
   82e38:	00086d11 	.word	0x00086d11
   82e3c:	00084ef5 	.word	0x00084ef5

00082e40 <ctrl_usart_cb_data>:
{
	ctrl_usart(USART_TARGET, false);
}

static void ctrl_usart_cb_data(void)
{		
   82e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Catch heartbleed-style error
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size){
   82e42:	4b0a      	ldr	r3, [pc, #40]	; (82e6c <ctrl_usart_cb_data+0x2c>)
   82e44:	88da      	ldrh	r2, [r3, #6]
   82e46:	899b      	ldrh	r3, [r3, #12]
   82e48:	4293      	cmp	r3, r2
   82e4a:	d30d      	bcc.n	82e68 <ctrl_usart_cb_data+0x28>
		return;
	}
	
	for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   82e4c:	b162      	cbz	r2, 82e68 <ctrl_usart_cb_data+0x28>
   82e4e:	2400      	movs	r4, #0
		usart_driver_putchar(USART_TARGET, NULL, udd_g_ctrlreq.payload[i]);
   82e50:	4d06      	ldr	r5, [pc, #24]	; (82e6c <ctrl_usart_cb_data+0x2c>)
   82e52:	4f07      	ldr	r7, [pc, #28]	; (82e70 <ctrl_usart_cb_data+0x30>)
   82e54:	4e07      	ldr	r6, [pc, #28]	; (82e74 <ctrl_usart_cb_data+0x34>)
   82e56:	68ab      	ldr	r3, [r5, #8]
   82e58:	5d1a      	ldrb	r2, [r3, r4]
   82e5a:	2100      	movs	r1, #0
   82e5c:	4638      	mov	r0, r7
   82e5e:	47b0      	blx	r6
	for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   82e60:	3401      	adds	r4, #1
   82e62:	88eb      	ldrh	r3, [r5, #6]
   82e64:	42a3      	cmp	r3, r4
   82e66:	dcf6      	bgt.n	82e56 <ctrl_usart_cb_data+0x16>
   82e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82e6a:	bf00      	nop
   82e6c:	20002468 	.word	0x20002468
   82e70:	40090000 	.word	0x40090000
   82e74:	0008378d 	.word	0x0008378d

00082e78 <ctrl_usart_cb>:
{
   82e78:	b508      	push	{r3, lr}
	ctrl_usart(USART_TARGET, false);
   82e7a:	2100      	movs	r1, #0
   82e7c:	4801      	ldr	r0, [pc, #4]	; (82e84 <ctrl_usart_cb+0xc>)
   82e7e:	4b02      	ldr	r3, [pc, #8]	; (82e88 <ctrl_usart_cb+0x10>)
   82e80:	4798      	blx	r3
   82e82:	bd08      	pop	{r3, pc}
   82e84:	40090000 	.word	0x40090000
   82e88:	00083449 	.word	0x00083449

00082e8c <ctrl_progfpga_bulk>:
	// If any of the above failed...
	return false;		
}


void ctrl_progfpga_bulk(void){
   82e8c:	b508      	push	{r3, lr}
	
	switch(udd_g_ctrlreq.req.wValue){
   82e8e:	4b0b      	ldr	r3, [pc, #44]	; (82ebc <ctrl_progfpga_bulk+0x30>)
   82e90:	885b      	ldrh	r3, [r3, #2]
   82e92:	2ba1      	cmp	r3, #161	; 0xa1
   82e94:	d007      	beq.n	82ea6 <ctrl_progfpga_bulk+0x1a>
   82e96:	2ba2      	cmp	r3, #162	; 0xa2
   82e98:	d00b      	beq.n	82eb2 <ctrl_progfpga_bulk+0x26>
   82e9a:	2ba0      	cmp	r3, #160	; 0xa0
   82e9c:	d000      	beq.n	82ea0 <ctrl_progfpga_bulk+0x14>
   82e9e:	bd08      	pop	{r3, pc}
		case 0xA0:
			fpga_program_setup1();			
   82ea0:	4b07      	ldr	r3, [pc, #28]	; (82ec0 <ctrl_progfpga_bulk+0x34>)
   82ea2:	4798      	blx	r3
			break;
   82ea4:	bd08      	pop	{r3, pc}
			
		case 0xA1:
			/* Waiting on data... */
			fpga_program_setup2();
   82ea6:	4b07      	ldr	r3, [pc, #28]	; (82ec4 <ctrl_progfpga_bulk+0x38>)
   82ea8:	4798      	blx	r3
			blockendpoint_usage = bep_fpgabitstream;
   82eaa:	220a      	movs	r2, #10
   82eac:	4b06      	ldr	r3, [pc, #24]	; (82ec8 <ctrl_progfpga_bulk+0x3c>)
   82eae:	701a      	strb	r2, [r3, #0]
			break;
   82eb0:	bd08      	pop	{r3, pc}
			
		case 0xA2:
			/* Done */
			blockendpoint_usage = bep_emem;
   82eb2:	2200      	movs	r2, #0
   82eb4:	4b04      	ldr	r3, [pc, #16]	; (82ec8 <ctrl_progfpga_bulk+0x3c>)
   82eb6:	701a      	strb	r2, [r3, #0]
			break;
			
		default:
			break;
	}
}
   82eb8:	e7f1      	b.n	82e9e <ctrl_progfpga_bulk+0x12>
   82eba:	bf00      	nop
   82ebc:	20002468 	.word	0x20002468
   82ec0:	00086ff9 	.word	0x00086ff9
   82ec4:	0008708d 	.word	0x0008708d
   82ec8:	20001315 	.word	0x20001315

00082ecc <main_vendor_bulk_in_received>:
	return false;
}

void main_vendor_bulk_in_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep)
{
   82ecc:	b508      	push	{r3, lr}
	UNUSED(nb_transfered);
	UNUSED(ep);
	
	if (FPGA_lockstatus() == fpga_blockin){		
   82ece:	4b08      	ldr	r3, [pc, #32]	; (82ef0 <main_vendor_bulk_in_received+0x24>)
   82ed0:	4798      	blx	r3
   82ed2:	2802      	cmp	r0, #2
   82ed4:	d004      	beq.n	82ee0 <main_vendor_bulk_in_received+0x14>
		FPGA_releaselock();
	} else 	if (FPGA_lockstatus() == fpga_streamin) {
   82ed6:	4b06      	ldr	r3, [pc, #24]	; (82ef0 <main_vendor_bulk_in_received+0x24>)
   82ed8:	4798      	blx	r3
   82eda:	2803      	cmp	r0, #3
   82edc:	d003      	beq.n	82ee6 <main_vendor_bulk_in_received+0x1a>
   82ede:	bd08      	pop	{r3, pc}
		FPGA_releaselock();
   82ee0:	4b04      	ldr	r3, [pc, #16]	; (82ef4 <main_vendor_bulk_in_received+0x28>)
   82ee2:	4798      	blx	r3
   82ee4:	bd08      	pop	{r3, pc}
		smc_normaltiming();
   82ee6:	4b04      	ldr	r3, [pc, #16]	; (82ef8 <main_vendor_bulk_in_received+0x2c>)
   82ee8:	4798      	blx	r3
		FPGA_releaselock();
   82eea:	4b02      	ldr	r3, [pc, #8]	; (82ef4 <main_vendor_bulk_in_received+0x28>)
   82eec:	4798      	blx	r3
   82eee:	e7f6      	b.n	82ede <main_vendor_bulk_in_received+0x12>
   82ef0:	00081d85 	.word	0x00081d85
   82ef4:	00081d79 	.word	0x00081d79
   82ef8:	00081db9 	.word	0x00081db9

00082efc <main_vendor_bulk_out_received>:

}

void main_vendor_bulk_out_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep)
{
   82efc:	b570      	push	{r4, r5, r6, lr}
	UNUSED(ep);
	if (UDD_EP_TRANSFER_OK != status) {
   82efe:	b9b8      	cbnz	r0, 82f30 <main_vendor_bulk_out_received+0x34>
		main_vendor_bulk_out_received);
		
		return;
	}
	
	if (blockendpoint_usage == bep_emem){
   82f00:	4b18      	ldr	r3, [pc, #96]	; (82f64 <main_vendor_bulk_out_received+0x68>)
   82f02:	781b      	ldrb	r3, [r3, #0]
   82f04:	b9f3      	cbnz	r3, 82f44 <main_vendor_bulk_out_received+0x48>
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f06:	b141      	cbz	r1, 82f1a <main_vendor_bulk_out_received+0x1e>
   82f08:	4a17      	ldr	r2, [pc, #92]	; (82f68 <main_vendor_bulk_out_received+0x6c>)
			xram[i] = main_buf_loopback[i];
   82f0a:	4d18      	ldr	r5, [pc, #96]	; (82f6c <main_vendor_bulk_out_received+0x70>)
   82f0c:	f812 4f01 	ldrb.w	r4, [r2, #1]!
   82f10:	6828      	ldr	r0, [r5, #0]
   82f12:	54c4      	strb	r4, [r0, r3]
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f14:	3301      	adds	r3, #1
   82f16:	4299      	cmp	r1, r3
   82f18:	d1f8      	bne.n	82f0c <main_vendor_bulk_out_received+0x10>
		}
		
		if (FPGA_lockstatus() == fpga_blockout){
   82f1a:	4b15      	ldr	r3, [pc, #84]	; (82f70 <main_vendor_bulk_out_received+0x74>)
   82f1c:	4798      	blx	r3
   82f1e:	2804      	cmp	r0, #4
   82f20:	d00d      	beq.n	82f3e <main_vendor_bulk_out_received+0x42>
#endif
	}
	
	//printf("BULKOUT: %d bytes\n", (int)nb_transfered);
	
	udi_vendor_bulk_out_run(
   82f22:	4a14      	ldr	r2, [pc, #80]	; (82f74 <main_vendor_bulk_out_received+0x78>)
   82f24:	f44f 6180 	mov.w	r1, #1024	; 0x400
   82f28:	4813      	ldr	r0, [pc, #76]	; (82f78 <main_vendor_bulk_out_received+0x7c>)
   82f2a:	4b14      	ldr	r3, [pc, #80]	; (82f7c <main_vendor_bulk_out_received+0x80>)
   82f2c:	4798      	blx	r3
   82f2e:	bd70      	pop	{r4, r5, r6, pc}
		udi_vendor_bulk_out_run(
   82f30:	4a10      	ldr	r2, [pc, #64]	; (82f74 <main_vendor_bulk_out_received+0x78>)
   82f32:	f44f 6180 	mov.w	r1, #1024	; 0x400
   82f36:	4810      	ldr	r0, [pc, #64]	; (82f78 <main_vendor_bulk_out_received+0x7c>)
   82f38:	4b10      	ldr	r3, [pc, #64]	; (82f7c <main_vendor_bulk_out_received+0x80>)
   82f3a:	4798      	blx	r3
		return;
   82f3c:	bd70      	pop	{r4, r5, r6, pc}
			FPGA_releaselock();
   82f3e:	4b10      	ldr	r3, [pc, #64]	; (82f80 <main_vendor_bulk_out_received+0x84>)
   82f40:	4798      	blx	r3
   82f42:	e7ee      	b.n	82f22 <main_vendor_bulk_out_received+0x26>
	} else if (blockendpoint_usage == bep_fpgabitstream){
   82f44:	2b0a      	cmp	r3, #10
   82f46:	d1ec      	bne.n	82f22 <main_vendor_bulk_out_received+0x26>
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f48:	2900      	cmp	r1, #0
   82f4a:	d0ea      	beq.n	82f22 <main_vendor_bulk_out_received+0x26>
   82f4c:	4d0a      	ldr	r5, [pc, #40]	; (82f78 <main_vendor_bulk_out_received+0x7c>)
   82f4e:	1e6c      	subs	r4, r5, #1
   82f50:	3901      	subs	r1, #1
   82f52:	440d      	add	r5, r1
			fpga_program_sendbyte(main_buf_loopback[i]);
   82f54:	4e0b      	ldr	r6, [pc, #44]	; (82f84 <main_vendor_bulk_out_received+0x88>)
   82f56:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   82f5a:	47b0      	blx	r6
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f5c:	42ac      	cmp	r4, r5
   82f5e:	d1fa      	bne.n	82f56 <main_vendor_bulk_out_received+0x5a>
   82f60:	e7df      	b.n	82f22 <main_vendor_bulk_out_received+0x26>
   82f62:	bf00      	nop
   82f64:	20001315 	.word	0x20001315
   82f68:	20001363 	.word	0x20001363
   82f6c:	20000270 	.word	0x20000270
   82f70:	00081d85 	.word	0x00081d85
   82f74:	00082efd 	.word	0x00082efd
   82f78:	20001364 	.word	0x20001364
   82f7c:	000844d9 	.word	0x000844d9
   82f80:	00081d79 	.word	0x00081d79
   82f84:	0008709d 	.word	0x0008709d

00082f88 <ctrl_sam3ucfg_cb>:
{
   82f88:	b510      	push	{r4, lr}
	switch(udd_g_ctrlreq.req.wValue & 0xFF)
   82f8a:	4b17      	ldr	r3, [pc, #92]	; (82fe8 <ctrl_sam3ucfg_cb+0x60>)
   82f8c:	789b      	ldrb	r3, [r3, #2]
   82f8e:	2b02      	cmp	r3, #2
   82f90:	d00e      	beq.n	82fb0 <ctrl_sam3ucfg_cb+0x28>
   82f92:	2b03      	cmp	r3, #3
   82f94:	d010      	beq.n	82fb8 <ctrl_sam3ucfg_cb+0x30>
   82f96:	2b01      	cmp	r3, #1
   82f98:	d125      	bne.n	82fe6 <ctrl_sam3ucfg_cb+0x5e>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   82f9a:	203e      	movs	r0, #62	; 0x3e
   82f9c:	4b13      	ldr	r3, [pc, #76]	; (82fec <ctrl_sam3ucfg_cb+0x64>)
   82f9e:	4798      	blx	r3
	case OSC_MAINCK_12M_RC:
		return pmc_osc_is_ready_fastrc();

	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_main_xtal();
   82fa0:	4c13      	ldr	r4, [pc, #76]	; (82ff0 <ctrl_sam3ucfg_cb+0x68>)
   82fa2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82fa4:	2800      	cmp	r0, #0
   82fa6:	d0fc      	beq.n	82fa2 <ctrl_sam3ucfg_cb+0x1a>
			pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
   82fa8:	2010      	movs	r0, #16
   82faa:	4b12      	ldr	r3, [pc, #72]	; (82ff4 <ctrl_sam3ucfg_cb+0x6c>)
   82fac:	4798      	blx	r3
			break;
   82fae:	bd10      	pop	{r4, pc}
			pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82fb0:	2010      	movs	r0, #16
   82fb2:	4b11      	ldr	r3, [pc, #68]	; (82ff8 <ctrl_sam3ucfg_cb+0x70>)
   82fb4:	4798      	blx	r3
			break;
   82fb6:	bd10      	pop	{r4, pc}
			board_power(0);
   82fb8:	201d      	movs	r0, #29
   82fba:	4b10      	ldr	r3, [pc, #64]	; (82ffc <ctrl_sam3ucfg_cb+0x74>)
   82fbc:	4798      	blx	r3
			efc_perform_command(EFC0, EFC_FCMD_CGPB, 1);	
   82fbe:	2201      	movs	r2, #1
   82fc0:	210c      	movs	r1, #12
   82fc2:	480f      	ldr	r0, [pc, #60]	; (83000 <ctrl_sam3ucfg_cb+0x78>)
   82fc4:	4b0f      	ldr	r3, [pc, #60]	; (83004 <ctrl_sam3ucfg_cb+0x7c>)
   82fc6:	4798      	blx	r3
 *
 * The driver must remove pull-up on USB line D- or D+.
 */
static inline void udc_detach(void)
{
	udd_detach();
   82fc8:	4b0f      	ldr	r3, [pc, #60]	; (83008 <ctrl_sam3ucfg_cb+0x80>)
   82fca:	4798      	blx	r3
			while (RSTC->RSTC_SR & RSTC_SR_SRCMP);			
   82fcc:	4b0f      	ldr	r3, [pc, #60]	; (8300c <ctrl_sam3ucfg_cb+0x84>)
   82fce:	685a      	ldr	r2, [r3, #4]
   82fd0:	f412 3f00 	tst.w	r2, #131072	; 0x20000
   82fd4:	d1fb      	bne.n	82fce <ctrl_sam3ucfg_cb+0x46>
			RSTC->RSTC_CR |= RSTC_CR_KEY(0xA5) | RSTC_CR_PERRST | RSTC_CR_PROCRST;				
   82fd6:	4a0d      	ldr	r2, [pc, #52]	; (8300c <ctrl_sam3ucfg_cb+0x84>)
   82fd8:	6813      	ldr	r3, [r2, #0]
   82fda:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   82fde:	f043 0305 	orr.w	r3, r3, #5
   82fe2:	6013      	str	r3, [r2, #0]
   82fe4:	e7fe      	b.n	82fe4 <ctrl_sam3ucfg_cb+0x5c>
   82fe6:	bd10      	pop	{r4, pc}
   82fe8:	20002468 	.word	0x20002468
   82fec:	000851a1 	.word	0x000851a1
   82ff0:	000851c9 	.word	0x000851c9
   82ff4:	000850d9 	.word	0x000850d9
   82ff8:	0008513d 	.word	0x0008513d
   82ffc:	00084ed9 	.word	0x00084ed9
   83000:	400e0800 	.word	0x400e0800
   83004:	00081e05 	.word	0x00081e05
   83008:	000862a9 	.word	0x000862a9
   8300c:	400e1200 	.word	0x400e1200

00083010 <main_suspend_action>:
{
   83010:	b508      	push	{r3, lr}
	active = false;
   83012:	2200      	movs	r2, #0
   83014:	4b02      	ldr	r3, [pc, #8]	; (83020 <main_suspend_action+0x10>)
   83016:	701a      	strb	r2, [r3, #0]
	ui_powerdown();
   83018:	4b02      	ldr	r3, [pc, #8]	; (83024 <main_suspend_action+0x14>)
   8301a:	4798      	blx	r3
   8301c:	bd08      	pop	{r3, pc}
   8301e:	bf00      	nop
   83020:	20001314 	.word	0x20001314
   83024:	00084319 	.word	0x00084319

00083028 <main_resume_action>:
{
   83028:	b508      	push	{r3, lr}
	ui_wakeup();
   8302a:	4b01      	ldr	r3, [pc, #4]	; (83030 <main_resume_action+0x8>)
   8302c:	4798      	blx	r3
   8302e:	bd08      	pop	{r3, pc}
   83030:	00084335 	.word	0x00084335

00083034 <main_sof_action>:
{
   83034:	b508      	push	{r3, lr}
	if (!main_b_vendor_enable)
   83036:	4b04      	ldr	r3, [pc, #16]	; (83048 <main_sof_action+0x14>)
   83038:	781b      	ldrb	r3, [r3, #0]
   8303a:	b903      	cbnz	r3, 8303e <main_sof_action+0xa>
   8303c:	bd08      	pop	{r3, pc}
	ui_process(udd_get_frame_number());
   8303e:	4b03      	ldr	r3, [pc, #12]	; (8304c <main_sof_action+0x18>)
   83040:	4798      	blx	r3
   83042:	4b03      	ldr	r3, [pc, #12]	; (83050 <main_sof_action+0x1c>)
   83044:	4798      	blx	r3
   83046:	e7f9      	b.n	8303c <main_sof_action+0x8>
   83048:	20000522 	.word	0x20000522
   8304c:	0008631d 	.word	0x0008631d
   83050:	0008434d 	.word	0x0008434d

00083054 <main_vendor_enable>:
{
   83054:	b510      	push	{r4, lr}
	main_b_vendor_enable = true;
   83056:	2401      	movs	r4, #1
   83058:	4b05      	ldr	r3, [pc, #20]	; (83070 <main_vendor_enable+0x1c>)
   8305a:	701c      	strb	r4, [r3, #0]
	active = true;
   8305c:	4b05      	ldr	r3, [pc, #20]	; (83074 <main_vendor_enable+0x20>)
   8305e:	701c      	strb	r4, [r3, #0]
	udi_vendor_bulk_out_run(
   83060:	4a05      	ldr	r2, [pc, #20]	; (83078 <main_vendor_enable+0x24>)
   83062:	f44f 6180 	mov.w	r1, #1024	; 0x400
   83066:	4805      	ldr	r0, [pc, #20]	; (8307c <main_vendor_enable+0x28>)
   83068:	4b05      	ldr	r3, [pc, #20]	; (83080 <main_vendor_enable+0x2c>)
   8306a:	4798      	blx	r3
}
   8306c:	4620      	mov	r0, r4
   8306e:	bd10      	pop	{r4, pc}
   83070:	20000522 	.word	0x20000522
   83074:	20001314 	.word	0x20001314
   83078:	00082efd 	.word	0x00082efd
   8307c:	20001364 	.word	0x20001364
   83080:	000844d9 	.word	0x000844d9

00083084 <main_vendor_disable>:
	main_b_vendor_enable = false;
   83084:	2200      	movs	r2, #0
   83086:	4b01      	ldr	r3, [pc, #4]	; (8308c <main_vendor_disable+0x8>)
   83088:	701a      	strb	r2, [r3, #0]
   8308a:	4770      	bx	lr
   8308c:	20000522 	.word	0x20000522

00083090 <main_setup_out_received>:
{
   83090:	b508      	push	{r3, lr}
	udd_g_ctrlreq.payload = ctrlbuffer;
   83092:	4b3f      	ldr	r3, [pc, #252]	; (83190 <main_setup_out_received+0x100>)
   83094:	4a3f      	ldr	r2, [pc, #252]	; (83194 <main_setup_out_received+0x104>)
   83096:	609a      	str	r2, [r3, #8]
	udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(ctrlbuffer));
   83098:	88da      	ldrh	r2, [r3, #6]
   8309a:	2a40      	cmp	r2, #64	; 0x40
   8309c:	bf28      	it	cs
   8309e:	2240      	movcs	r2, #64	; 0x40
   830a0:	819a      	strh	r2, [r3, #12]
	blockendpoint_usage = bep_emem;
   830a2:	2100      	movs	r1, #0
   830a4:	4a3c      	ldr	r2, [pc, #240]	; (83198 <main_setup_out_received+0x108>)
   830a6:	7011      	strb	r1, [r2, #0]
	switch(udd_g_ctrlreq.req.bRequest){
   830a8:	785b      	ldrb	r3, [r3, #1]
   830aa:	3b10      	subs	r3, #16
   830ac:	2b12      	cmp	r3, #18
   830ae:	d865      	bhi.n	8317c <main_setup_out_received+0xec>
   830b0:	e8df f003 	tbb	[pc, r3]
   830b4:	28141e0a 	.word	0x28141e0a
   830b8:	64506464 	.word	0x64506464
   830bc:	32376464 	.word	0x32376464
   830c0:	4b463c41 	.word	0x4b463c41
   830c4:	5a55      	.short	0x5a55
   830c6:	5f          	.byte	0x5f
   830c7:	00          	.byte	0x00
			if (FPGA_setlock(fpga_usblocked)){
   830c8:	2006      	movs	r0, #6
   830ca:	4b34      	ldr	r3, [pc, #208]	; (8319c <main_setup_out_received+0x10c>)
   830cc:	4798      	blx	r3
   830ce:	2800      	cmp	r0, #0
   830d0:	d056      	beq.n	83180 <main_setup_out_received+0xf0>
				udd_g_ctrlreq.callback = ctrl_readmem_bulk;
   830d2:	4a33      	ldr	r2, [pc, #204]	; (831a0 <main_setup_out_received+0x110>)
   830d4:	4b2e      	ldr	r3, [pc, #184]	; (83190 <main_setup_out_received+0x100>)
   830d6:	611a      	str	r2, [r3, #16]
				return true;
   830d8:	2001      	movs	r0, #1
   830da:	bd08      	pop	{r3, pc}
			if (FPGA_setlock(fpga_usblocked)){
   830dc:	2006      	movs	r0, #6
   830de:	4b2f      	ldr	r3, [pc, #188]	; (8319c <main_setup_out_received+0x10c>)
   830e0:	4798      	blx	r3
   830e2:	2800      	cmp	r0, #0
   830e4:	d04e      	beq.n	83184 <main_setup_out_received+0xf4>
				udd_g_ctrlreq.callback = ctrl_readmem_ctrl;
   830e6:	4a2f      	ldr	r2, [pc, #188]	; (831a4 <main_setup_out_received+0x114>)
   830e8:	4b29      	ldr	r3, [pc, #164]	; (83190 <main_setup_out_received+0x100>)
   830ea:	611a      	str	r2, [r3, #16]
				return true;	
   830ec:	2001      	movs	r0, #1
   830ee:	bd08      	pop	{r3, pc}
			if (FPGA_setlock(fpga_usblocked)){
   830f0:	2006      	movs	r0, #6
   830f2:	4b2a      	ldr	r3, [pc, #168]	; (8319c <main_setup_out_received+0x10c>)
   830f4:	4798      	blx	r3
   830f6:	2800      	cmp	r0, #0
   830f8:	d046      	beq.n	83188 <main_setup_out_received+0xf8>
				udd_g_ctrlreq.callback = ctrl_writemem_bulk;
   830fa:	4a2b      	ldr	r2, [pc, #172]	; (831a8 <main_setup_out_received+0x118>)
   830fc:	4b24      	ldr	r3, [pc, #144]	; (83190 <main_setup_out_received+0x100>)
   830fe:	611a      	str	r2, [r3, #16]
				return true;
   83100:	2001      	movs	r0, #1
   83102:	bd08      	pop	{r3, pc}
			if (FPGA_setlock(fpga_usblocked)){
   83104:	2006      	movs	r0, #6
   83106:	4b25      	ldr	r3, [pc, #148]	; (8319c <main_setup_out_received+0x10c>)
   83108:	4798      	blx	r3
   8310a:	2800      	cmp	r0, #0
   8310c:	d03e      	beq.n	8318c <main_setup_out_received+0xfc>
				udd_g_ctrlreq.callback = ctrl_writemem_ctrl;
   8310e:	4a27      	ldr	r2, [pc, #156]	; (831ac <main_setup_out_received+0x11c>)
   83110:	4b1f      	ldr	r3, [pc, #124]	; (83190 <main_setup_out_received+0x100>)
   83112:	611a      	str	r2, [r3, #16]
				return true;
   83114:	2001      	movs	r0, #1
   83116:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_usart_cb;
   83118:	4a25      	ldr	r2, [pc, #148]	; (831b0 <main_setup_out_received+0x120>)
   8311a:	4b1d      	ldr	r3, [pc, #116]	; (83190 <main_setup_out_received+0x100>)
   8311c:	611a      	str	r2, [r3, #16]
			return true;
   8311e:	2001      	movs	r0, #1
   83120:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_usart_cb_data;
   83122:	4a24      	ldr	r2, [pc, #144]	; (831b4 <main_setup_out_received+0x124>)
   83124:	4b1a      	ldr	r3, [pc, #104]	; (83190 <main_setup_out_received+0x100>)
   83126:	611a      	str	r2, [r3, #16]
			return true;
   83128:	2001      	movs	r0, #1
   8312a:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_scardconfig_cb;
   8312c:	4a22      	ldr	r2, [pc, #136]	; (831b8 <main_setup_out_received+0x128>)
   8312e:	4b18      	ldr	r3, [pc, #96]	; (83190 <main_setup_out_received+0x100>)
   83130:	611a      	str	r2, [r3, #16]
			return true;
   83132:	2001      	movs	r0, #1
   83134:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_scarddata_cb;
   83136:	4a21      	ldr	r2, [pc, #132]	; (831bc <main_setup_out_received+0x12c>)
   83138:	4b15      	ldr	r3, [pc, #84]	; (83190 <main_setup_out_received+0x100>)
   8313a:	611a      	str	r2, [r3, #16]
			return true;
   8313c:	2001      	movs	r0, #1
   8313e:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_scardaux_cb;
   83140:	4a1f      	ldr	r2, [pc, #124]	; (831c0 <main_setup_out_received+0x130>)
   83142:	4b13      	ldr	r3, [pc, #76]	; (83190 <main_setup_out_received+0x100>)
   83144:	611a      	str	r2, [r3, #16]
			return true;
   83146:	2001      	movs	r0, #1
   83148:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_usart2_enabledump;
   8314a:	4a1e      	ldr	r2, [pc, #120]	; (831c4 <main_setup_out_received+0x134>)
   8314c:	4b10      	ldr	r3, [pc, #64]	; (83190 <main_setup_out_received+0x100>)
   8314e:	611a      	str	r2, [r3, #16]
			return true;
   83150:	2001      	movs	r0, #1
   83152:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_progfpga_bulk;
   83154:	4a1c      	ldr	r2, [pc, #112]	; (831c8 <main_setup_out_received+0x138>)
   83156:	4b0e      	ldr	r3, [pc, #56]	; (83190 <main_setup_out_received+0x100>)
   83158:	611a      	str	r2, [r3, #16]
			return true;
   8315a:	2001      	movs	r0, #1
   8315c:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_xmega_program_void;
   8315e:	4a1b      	ldr	r2, [pc, #108]	; (831cc <main_setup_out_received+0x13c>)
   83160:	4b0b      	ldr	r3, [pc, #44]	; (83190 <main_setup_out_received+0x100>)
   83162:	611a      	str	r2, [r3, #16]
			return true;
   83164:	2001      	movs	r0, #1
   83166:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_avr_program_void;
   83168:	4a19      	ldr	r2, [pc, #100]	; (831d0 <main_setup_out_received+0x140>)
   8316a:	4b09      	ldr	r3, [pc, #36]	; (83190 <main_setup_out_received+0x100>)
   8316c:	611a      	str	r2, [r3, #16]
			return true;
   8316e:	2001      	movs	r0, #1
   83170:	bd08      	pop	{r3, pc}
			udd_g_ctrlreq.callback = ctrl_sam3ucfg_cb;
   83172:	4a18      	ldr	r2, [pc, #96]	; (831d4 <main_setup_out_received+0x144>)
   83174:	4b06      	ldr	r3, [pc, #24]	; (83190 <main_setup_out_received+0x100>)
   83176:	611a      	str	r2, [r3, #16]
			return true;
   83178:	2001      	movs	r0, #1
   8317a:	bd08      	pop	{r3, pc}
			return false;
   8317c:	2000      	movs	r0, #0
   8317e:	bd08      	pop	{r3, pc}
	return false;		
   83180:	2000      	movs	r0, #0
   83182:	bd08      	pop	{r3, pc}
   83184:	2000      	movs	r0, #0
   83186:	bd08      	pop	{r3, pc}
   83188:	2000      	movs	r0, #0
   8318a:	bd08      	pop	{r3, pc}
   8318c:	2000      	movs	r0, #0
}
   8318e:	bd08      	pop	{r3, pc}
   83190:	20002468 	.word	0x20002468
   83194:	20001318 	.word	0x20001318
   83198:	20001315 	.word	0x20001315
   8319c:	00081d4d 	.word	0x00081d4d
   831a0:	00082d3d 	.word	0x00082d3d
   831a4:	00082c75 	.word	0x00082c75
   831a8:	00082d0d 	.word	0x00082d0d
   831ac:	00082cb9 	.word	0x00082cb9
   831b0:	00082e79 	.word	0x00082e79
   831b4:	00082e41 	.word	0x00082e41
   831b8:	00081ccd 	.word	0x00081ccd
   831bc:	00081a85 	.word	0x00081a85
   831c0:	00081ad9 	.word	0x00081ad9
   831c4:	00082d99 	.word	0x00082d99
   831c8:	00082e8d 	.word	0x00082e8d
   831cc:	00082d81 	.word	0x00082d81
   831d0:	00082d8d 	.word	0x00082d8d
   831d4:	00082f89 	.word	0x00082f89

000831d8 <main_setup_in_received>:
	if (udd_g_ctrlreq.req.wLength > sizeof(respbuf)){
   831d8:	4b3b      	ldr	r3, [pc, #236]	; (832c8 <main_setup_in_received+0xf0>)
   831da:	88da      	ldrh	r2, [r3, #6]
   831dc:	2ac8      	cmp	r2, #200	; 0xc8
   831de:	d86e      	bhi.n	832be <main_setup_in_received+0xe6>
{
   831e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	switch(udd_g_ctrlreq.req.bRequest){
   831e4:	785b      	ldrb	r3, [r3, #1]
   831e6:	3b12      	subs	r3, #18
   831e8:	2b0f      	cmp	r3, #15
   831ea:	d86a      	bhi.n	832c2 <main_setup_in_received+0xea>
   831ec:	e8df f003 	tbb	[pc, r3]
   831f0:	2d69691f 	.word	0x2d69691f
   831f4:	69694e69 	.word	0x69694e69
   831f8:	5b5f4808 	.word	0x5b5f4808
   831fc:	44406963 	.word	0x44406963
			for(cnt = 0; cnt < udd_g_ctrlreq.req.wLength; cnt++){
   83200:	2400      	movs	r4, #0
   83202:	b16a      	cbz	r2, 83220 <main_setup_in_received+0x48>
   83204:	4d31      	ldr	r5, [pc, #196]	; (832cc <main_setup_in_received+0xf4>)
   83206:	2400      	movs	r4, #0
				respbuf[cnt] = usart_driver_getchar(USART_TARGET);
   83208:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 832f0 <main_setup_in_received+0x118>
   8320c:	4f30      	ldr	r7, [pc, #192]	; (832d0 <main_setup_in_received+0xf8>)
			for(cnt = 0; cnt < udd_g_ctrlreq.req.wLength; cnt++){
   8320e:	4e2e      	ldr	r6, [pc, #184]	; (832c8 <main_setup_in_received+0xf0>)
				respbuf[cnt] = usart_driver_getchar(USART_TARGET);
   83210:	4640      	mov	r0, r8
   83212:	47b8      	blx	r7
   83214:	f805 0f01 	strb.w	r0, [r5, #1]!
			for(cnt = 0; cnt < udd_g_ctrlreq.req.wLength; cnt++){
   83218:	3401      	adds	r4, #1
   8321a:	88f3      	ldrh	r3, [r6, #6]
   8321c:	42a3      	cmp	r3, r4
   8321e:	d8f7      	bhi.n	83210 <main_setup_in_received+0x38>
			udd_g_ctrlreq.payload = respbuf;
   83220:	4b29      	ldr	r3, [pc, #164]	; (832c8 <main_setup_in_received+0xf0>)
   83222:	4a2c      	ldr	r2, [pc, #176]	; (832d4 <main_setup_in_received+0xfc>)
   83224:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = cnt;
   83226:	819c      	strh	r4, [r3, #12]
			return true;
   83228:	2001      	movs	r0, #1
   8322a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			udd_g_ctrlreq.payload = ctrlmemread_buf;
   8322e:	4a26      	ldr	r2, [pc, #152]	; (832c8 <main_setup_in_received+0xf0>)
   83230:	4b29      	ldr	r3, [pc, #164]	; (832d8 <main_setup_in_received+0x100>)
   83232:	681b      	ldr	r3, [r3, #0]
   83234:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = ctrlmemread_size;
   83236:	4b29      	ldr	r3, [pc, #164]	; (832dc <main_setup_in_received+0x104>)
   83238:	6819      	ldr	r1, [r3, #0]
   8323a:	8191      	strh	r1, [r2, #12]
			ctrlmemread_size = 0;
   8323c:	2200      	movs	r2, #0
   8323e:	601a      	str	r2, [r3, #0]
			FPGA_releaselock();
   83240:	4b27      	ldr	r3, [pc, #156]	; (832e0 <main_setup_in_received+0x108>)
   83242:	4798      	blx	r3
			return true;
   83244:	2001      	movs	r0, #1
   83246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			respbuf[0] = FPGA_ISDONE();
   8324a:	200a      	movs	r0, #10
   8324c:	4b25      	ldr	r3, [pc, #148]	; (832e4 <main_setup_in_received+0x10c>)
   8324e:	4798      	blx	r3
   83250:	4b20      	ldr	r3, [pc, #128]	; (832d4 <main_setup_in_received+0xfc>)
   83252:	3000      	adds	r0, #0
   83254:	bf18      	it	ne
   83256:	2001      	movne	r0, #1
   83258:	7018      	strb	r0, [r3, #0]
			respbuf[1] = 0;
   8325a:	2200      	movs	r2, #0
   8325c:	705a      	strb	r2, [r3, #1]
			respbuf[2] = 0;
   8325e:	709a      	strb	r2, [r3, #2]
			respbuf[3] = 0;
   83260:	70da      	strb	r2, [r3, #3]
			udd_g_ctrlreq.payload = respbuf;
   83262:	4a19      	ldr	r2, [pc, #100]	; (832c8 <main_setup_in_received+0xf0>)
   83264:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = 4;
   83266:	2304      	movs	r3, #4
   83268:	8193      	strh	r3, [r2, #12]
			return true;
   8326a:	2001      	movs	r0, #1
   8326c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return XPROGProtocol_Command();
   83270:	4b1d      	ldr	r3, [pc, #116]	; (832e8 <main_setup_in_received+0x110>)
   83272:	4798      	blx	r3
   83274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return V2Protocol_ProcessCommand();
   83278:	4b1c      	ldr	r3, [pc, #112]	; (832ec <main_setup_in_received+0x114>)
   8327a:	4798      	blx	r3
   8327c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return ctrl_usart(USART_TARGET, true);
   83280:	2101      	movs	r1, #1
   83282:	481b      	ldr	r0, [pc, #108]	; (832f0 <main_setup_in_received+0x118>)
   83284:	4b1b      	ldr	r3, [pc, #108]	; (832f4 <main_setup_in_received+0x11c>)
   83286:	4798      	blx	r3
   83288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			respbuf[0] = FW_VER_MAJOR;
   8328c:	4b11      	ldr	r3, [pc, #68]	; (832d4 <main_setup_in_received+0xfc>)
   8328e:	2200      	movs	r2, #0
   83290:	701a      	strb	r2, [r3, #0]
			respbuf[1] = FW_VER_MINOR;
   83292:	2117      	movs	r1, #23
   83294:	7059      	strb	r1, [r3, #1]
			respbuf[2] = FW_VER_DEBUG;
   83296:	709a      	strb	r2, [r3, #2]
			udd_g_ctrlreq.payload = respbuf;
   83298:	4a0b      	ldr	r2, [pc, #44]	; (832c8 <main_setup_in_received+0xf0>)
   8329a:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = 3;
   8329c:	2303      	movs	r3, #3
   8329e:	8193      	strh	r3, [r2, #12]
			return true;
   832a0:	2001      	movs	r0, #1
   832a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return ctrl_scardconfig_req();
   832a6:	4b14      	ldr	r3, [pc, #80]	; (832f8 <main_setup_in_received+0x120>)
   832a8:	4798      	blx	r3
   832aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return ctrl_scarddata_req();
   832ae:	4b13      	ldr	r3, [pc, #76]	; (832fc <main_setup_in_received+0x124>)
   832b0:	4798      	blx	r3
   832b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return ctrl_scardaux_req();
   832b6:	4b12      	ldr	r3, [pc, #72]	; (83300 <main_setup_in_received+0x128>)
   832b8:	4798      	blx	r3
   832ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return false;
   832be:	2000      	movs	r0, #0
   832c0:	4770      	bx	lr
			return false;
   832c2:	2000      	movs	r0, #0
}
   832c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   832c8:	20002468 	.word	0x20002468
   832cc:	20001763 	.word	0x20001763
   832d0:	0008380d 	.word	0x0008380d
   832d4:	20001764 	.word	0x20001764
   832d8:	20001358 	.word	0x20001358
   832dc:	2000135c 	.word	0x2000135c
   832e0:	00081d79 	.word	0x00081d79
   832e4:	00084ea3 	.word	0x00084ea3
   832e8:	00083d1d 	.word	0x00083d1d
   832ec:	000829b5 	.word	0x000829b5
   832f0:	40090000 	.word	0x40090000
   832f4:	00083449 	.word	0x00083449
   832f8:	00081a15 	.word	0x00081a15
   832fc:	000819d9 	.word	0x000819d9
   83300:	00081a65 	.word	0x00081a65

00083304 <cdc_enable>:
/////////////////////////////////////////////////////////
#include "usb_protocol_cdc.h"
bool enable_cdc_transfer[2] = {false, false};
bool cdc_enable(uint8_t port)
{
	enable_cdc_transfer[port] = true;
   83304:	2301      	movs	r3, #1
   83306:	4a02      	ldr	r2, [pc, #8]	; (83310 <cdc_enable+0xc>)
   83308:	5413      	strb	r3, [r2, r0]
	return true;
}
   8330a:	4618      	mov	r0, r3
   8330c:	4770      	bx	lr
   8330e:	bf00      	nop
   83310:	20001360 	.word	0x20001360

00083314 <cdc_disable>:

void cdc_disable(uint8_t port)
{
	enable_cdc_transfer[port] = false;
   83314:	2200      	movs	r2, #0
   83316:	4b01      	ldr	r3, [pc, #4]	; (8331c <cdc_disable+0x8>)
   83318:	541a      	strb	r2, [r3, r0]
   8331a:	4770      	bx	lr
   8331c:	20001360 	.word	0x20001360

00083320 <my_callback_rx_notify>:
}

static uint8_t uart_buf[128] = {0};
void my_callback_rx_notify(uint8_t port)
{
   83320:	b538      	push	{r3, r4, r5, lr}
	if (enable_cdc_transfer[port]) {
   83322:	4b09      	ldr	r3, [pc, #36]	; (83348 <my_callback_rx_notify+0x28>)
   83324:	5c1b      	ldrb	r3, [r3, r0]
   83326:	b903      	cbnz	r3, 8332a <my_callback_rx_notify+0xa>
   83328:	bd38      	pop	{r3, r4, r5, pc}
		udi_cdc_read_no_polling(uart_buf, 128);
   8332a:	4c08      	ldr	r4, [pc, #32]	; (8334c <my_callback_rx_notify+0x2c>)
   8332c:	2180      	movs	r1, #128	; 0x80
   8332e:	4620      	mov	r0, r4
   83330:	4b07      	ldr	r3, [pc, #28]	; (83350 <my_callback_rx_notify+0x30>)
   83332:	4798      	blx	r3
		uint8_t *st = uart_buf;
		while (*st) {
   83334:	7820      	ldrb	r0, [r4, #0]
   83336:	2800      	cmp	r0, #0
   83338:	d0f6      	beq.n	83328 <my_callback_rx_notify+0x8>
			udi_cdc_putc(*st++);
   8333a:	4d06      	ldr	r5, [pc, #24]	; (83354 <my_callback_rx_notify+0x34>)
   8333c:	47a8      	blx	r5
		while (*st) {
   8333e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   83342:	2800      	cmp	r0, #0
   83344:	d1fa      	bne.n	8333c <my_callback_rx_notify+0x1c>
   83346:	e7ef      	b.n	83328 <my_callback_rx_notify+0x8>
   83348:	20001360 	.word	0x20001360
   8334c:	2000182c 	.word	0x2000182c
   83350:	000805d9 	.word	0x000805d9
   83354:	00080795 	.word	0x00080795

00083358 <set_timeout>:
static uint32_t defaultTimeoutTicks = 500;
static bool timerEnabled = false;

void set_timeout(uint32_t timeoutTicks)
{
	defaultTimeoutTicks = timeoutTicks;
   83358:	4b01      	ldr	r3, [pc, #4]	; (83360 <set_timeout+0x8>)
   8335a:	6018      	str	r0, [r3, #0]
   8335c:	4770      	bx	lr
   8335e:	bf00      	nop
   83360:	20000524 	.word	0x20000524

00083364 <setup_timeoutcnt>:
	//printf("Timeout = %d\n", defaultTimeoutTicks);
}

void setup_timeoutcnt(void)
{
   83364:	b538      	push	{r3, r4, r5, lr}
   83366:	2016      	movs	r0, #22
   83368:	4b10      	ldr	r3, [pc, #64]	; (833ac <setup_timeoutcnt+0x48>)
   8336a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8336c:	4b10      	ldr	r3, [pc, #64]	; (833b0 <setup_timeoutcnt+0x4c>)
   8336e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   83372:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   83376:	2510      	movs	r5, #16
   83378:	f883 5316 	strb.w	r5, [r3, #790]	; 0x316
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8337c:	601a      	str	r2, [r3, #0]
	
	/* Configure TC interrupts for TC TC_CHANNEL_CAPTURE only */
	irq_register_handler(TC0_IRQn, 1);
	
	// Init TC to waveform mode.
	tc_init(TC0, TC_CHANNEL_TICKCNT,
   8337e:	4c0d      	ldr	r4, [pc, #52]	; (833b4 <setup_timeoutcnt+0x50>)
   83380:	f24c 0201 	movw	r2, #49153	; 0xc001
   83384:	2100      	movs	r1, #0
   83386:	4620      	mov	r0, r4
   83388:	4b0b      	ldr	r3, [pc, #44]	; (833b8 <setup_timeoutcnt+0x54>)
   8338a:	4798      	blx	r3
	
	// Configure waveform frequency and duty cycle.
	uint32_t rc = (sysclk_get_peripheral_bus_hz(TC0) /
	TC_WAVEFORM_DIVISOR /
	TC_WAVEFORM_FREQUENCY);
	tc_write_rc(TC0, TC_CHANNEL_TICKCNT, rc);
   8338c:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
   83390:	2100      	movs	r1, #0
   83392:	4620      	mov	r0, r4
   83394:	4b09      	ldr	r3, [pc, #36]	; (833bc <setup_timeoutcnt+0x58>)
   83396:	4798      	blx	r3
	tc_enable_interrupt(TC0, TC_CHANNEL_TICKCNT, TC_IER_CPCS);
   83398:	462a      	mov	r2, r5
   8339a:	2100      	movs	r1, #0
   8339c:	4620      	mov	r0, r4
   8339e:	4b08      	ldr	r3, [pc, #32]	; (833c0 <setup_timeoutcnt+0x5c>)
   833a0:	4798      	blx	r3
	
	timerEnabled = true;
   833a2:	2201      	movs	r2, #1
   833a4:	4b07      	ldr	r3, [pc, #28]	; (833c4 <setup_timeoutcnt+0x60>)
   833a6:	701a      	strb	r2, [r3, #0]
   833a8:	bd38      	pop	{r3, r4, r5, pc}
   833aa:	bf00      	nop
   833ac:	00085249 	.word	0x00085249
   833b0:	e000e100 	.word	0xe000e100
   833b4:	40080000 	.word	0x40080000
   833b8:	00081e55 	.word	0x00081e55
   833bc:	00081e7d 	.word	0x00081e7d
   833c0:	00081e85 	.word	0x00081e85
   833c4:	200018ac 	.word	0x200018ac

000833c8 <start_timeoutcnt>:
	
	timerEnabled = false;
}

void start_timeoutcnt(void)
{
   833c8:	b510      	push	{r4, lr}
	if(timerEnabled == false){
   833ca:	4b0a      	ldr	r3, [pc, #40]	; (833f4 <start_timeoutcnt+0x2c>)
   833cc:	781b      	ldrb	r3, [r3, #0]
   833ce:	b16b      	cbz	r3, 833ec <start_timeoutcnt+0x24>
		setup_timeoutcnt();
	}
	tc_stop(TC0, TC_CHANNEL_TICKCNT);
   833d0:	4c09      	ldr	r4, [pc, #36]	; (833f8 <start_timeoutcnt+0x30>)
   833d2:	2100      	movs	r1, #0
   833d4:	4620      	mov	r0, r4
   833d6:	4b09      	ldr	r3, [pc, #36]	; (833fc <start_timeoutcnt+0x34>)
   833d8:	4798      	blx	r3
	TimeoutTicksRemaining = defaultTimeoutTicks; /* x / 2500 = timeout in seconds  */
   833da:	4b09      	ldr	r3, [pc, #36]	; (83400 <start_timeoutcnt+0x38>)
   833dc:	681a      	ldr	r2, [r3, #0]
   833de:	4b09      	ldr	r3, [pc, #36]	; (83404 <start_timeoutcnt+0x3c>)
   833e0:	601a      	str	r2, [r3, #0]
	tc_start(TC0, TC_CHANNEL_TICKCNT);
   833e2:	2100      	movs	r1, #0
   833e4:	4620      	mov	r0, r4
   833e6:	4b08      	ldr	r3, [pc, #32]	; (83408 <start_timeoutcnt+0x40>)
   833e8:	4798      	blx	r3
   833ea:	bd10      	pop	{r4, pc}
		setup_timeoutcnt();
   833ec:	4b07      	ldr	r3, [pc, #28]	; (8340c <start_timeoutcnt+0x44>)
   833ee:	4798      	blx	r3
   833f0:	e7ee      	b.n	833d0 <start_timeoutcnt+0x8>
   833f2:	bf00      	nop
   833f4:	200018ac 	.word	0x200018ac
   833f8:	40080000 	.word	0x40080000
   833fc:	00081e75 	.word	0x00081e75
   83400:	20000524 	.word	0x20000524
   83404:	20001dac 	.word	0x20001dac
   83408:	00081e6d 	.word	0x00081e6d
   8340c:	00083365 	.word	0x00083365

00083410 <stop_timeoutcnt>:
}

void stop_timeoutcnt(void)
{
   83410:	b508      	push	{r3, lr}
	tc_stop(TC0, TC_CHANNEL_TICKCNT);
   83412:	2100      	movs	r1, #0
   83414:	4801      	ldr	r0, [pc, #4]	; (8341c <stop_timeoutcnt+0xc>)
   83416:	4b02      	ldr	r3, [pc, #8]	; (83420 <stop_timeoutcnt+0x10>)
   83418:	4798      	blx	r3
   8341a:	bd08      	pop	{r3, pc}
   8341c:	40080000 	.word	0x40080000
   83420:	00081e75 	.word	0x00081e75

00083424 <TC0_Handler>:
}

ISR(TC0_Handler)
{
   83424:	b508      	push	{r3, lr}
	if(TimeoutTicksRemaining){
   83426:	4b05      	ldr	r3, [pc, #20]	; (8343c <TC0_Handler+0x18>)
   83428:	681b      	ldr	r3, [r3, #0]
   8342a:	b113      	cbz	r3, 83432 <TC0_Handler+0xe>
		TimeoutTicksRemaining--;
   8342c:	3b01      	subs	r3, #1
   8342e:	4a03      	ldr	r2, [pc, #12]	; (8343c <TC0_Handler+0x18>)
   83430:	6013      	str	r3, [r2, #0]
	}
	tc_get_status(TC0, TC_CHANNEL_TICKCNT);
   83432:	2100      	movs	r1, #0
   83434:	4802      	ldr	r0, [pc, #8]	; (83440 <TC0_Handler+0x1c>)
   83436:	4b03      	ldr	r3, [pc, #12]	; (83444 <TC0_Handler+0x20>)
   83438:	4798      	blx	r3
   8343a:	bd08      	pop	{r3, pc}
   8343c:	20001dac 	.word	0x20001dac
   83440:	40080000 	.word	0x40080000
   83444:	00081e8d 	.word	0x00081e8d

00083448 <ctrl_usart>:
	gpio_configure_pin(PIN_USART3_TXD, PIN_USART3_TXD_FLAGS);
}
#endif

bool ctrl_usart(Usart * usart, bool directionIn)
{
   83448:	b570      	push	{r4, r5, r6, lr}
   8344a:	b088      	sub	sp, #32
   8344c:	4605      	mov	r5, r0
   8344e:	460c      	mov	r4, r1
	uint8_t 	bParityType //Partity Type, 0=None, 1=Odd, 2=Even, 3=Mark, 4=Space
	uint8_t 	bDataBits //Data bits 5,6,7,8
	
	*/
	
	switch(udd_g_ctrlreq.req.wValue & 0xFF)
   83450:	4b92      	ldr	r3, [pc, #584]	; (8369c <ctrl_usart+0x254>)
   83452:	789b      	ldrb	r3, [r3, #2]
   83454:	3b10      	subs	r3, #16
   83456:	2b08      	cmp	r3, #8
   83458:	f200 8180 	bhi.w	8375c <ctrl_usart+0x314>
   8345c:	e8df f013 	tbh	[pc, r3, lsl #1]
   83460:	00910009 	.word	0x00910009
   83464:	017e00d2 	.word	0x017e00d2
   83468:	017e00e0 	.word	0x017e00e0
   8346c:	017e017e 	.word	0x017e017e
   83470:	0115      	.short	0x0115
	{
		case USART_WVREQ_INIT:
			if (directionIn){
   83472:	b131      	cbz	r1, 83482 <ctrl_usart+0x3a>
				if (udd_g_ctrlreq.req.wLength == 4){
   83474:	4b89      	ldr	r3, [pc, #548]	; (8369c <ctrl_usart+0x254>)
   83476:	88dc      	ldrh	r4, [r3, #6]
   83478:	2c04      	cmp	r4, #4
   8347a:	bf14      	ite	ne
   8347c:	2000      	movne	r0, #0
   8347e:	2001      	moveq	r0, #1
   83480:	e0c2      	b.n	83608 <ctrl_usart+0x1c0>
					word2buf(ctrlbuffer, baud);
					*/
					return true;
				}
			} else {	
					if (udd_g_ctrlreq.req.wLength == 7) 
   83482:	4b86      	ldr	r3, [pc, #536]	; (8369c <ctrl_usart+0x254>)
   83484:	88db      	ldrh	r3, [r3, #6]
   83486:	2b07      	cmp	r3, #7
   83488:	d176      	bne.n	83578 <ctrl_usart+0x130>
						{
					
						buf2word(baud, udd_g_ctrlreq.payload);	
   8348a:	4b84      	ldr	r3, [pc, #528]	; (8369c <ctrl_usart+0x254>)
   8348c:	689b      	ldr	r3, [r3, #8]
   8348e:	681a      	ldr	r2, [r3, #0]
					
						usartopts.baudrate = baud;
   83490:	9202      	str	r2, [sp, #8]
						
						/* Stop Bits */
						switch(udd_g_ctrlreq.payload[4])
   83492:	791a      	ldrb	r2, [r3, #4]
   83494:	2a01      	cmp	r2, #1
   83496:	d00f      	beq.n	834b8 <ctrl_usart+0x70>
   83498:	b122      	cbz	r2, 834a4 <ctrl_usart+0x5c>
   8349a:	2a02      	cmp	r2, #2
   8349c:	d010      	beq.n	834c0 <ctrl_usart+0x78>
								break;
							case 2:
								usartopts.stop_bits = US_MR_NBSTOP_2_BIT;
								break;
							default:
								usartopts.stop_bits = US_MR_NBSTOP_1_BIT;
   8349e:	2200      	movs	r2, #0
   834a0:	9205      	str	r2, [sp, #20]
   834a2:	e001      	b.n	834a8 <ctrl_usart+0x60>
								usartopts.stop_bits = US_MR_NBSTOP_1_BIT;
   834a4:	2200      	movs	r2, #0
   834a6:	9205      	str	r2, [sp, #20]
							}
					
						/* Parity */
						switch(udd_g_ctrlreq.payload[5])
   834a8:	795a      	ldrb	r2, [r3, #5]
   834aa:	2a04      	cmp	r2, #4
   834ac:	d828      	bhi.n	83500 <ctrl_usart+0xb8>
   834ae:	e8df f002 	tbb	[pc, r2]
   834b2:	180b      	.short	0x180b
   834b4:	1f1c      	.short	0x1f1c
   834b6:	23          	.byte	0x23
   834b7:	00          	.byte	0x00
								usartopts.stop_bits = US_MR_NBSTOP_1_5_BIT;
   834b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   834bc:	9205      	str	r2, [sp, #20]
								break;
   834be:	e7f3      	b.n	834a8 <ctrl_usart+0x60>
								usartopts.stop_bits = US_MR_NBSTOP_2_BIT;
   834c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   834c4:	9205      	str	r2, [sp, #20]
								break;
   834c6:	e7ef      	b.n	834a8 <ctrl_usart+0x60>
							{
							case 0:
								usartopts.parity_type = US_MR_PAR_NO;
   834c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
   834cc:	9204      	str	r2, [sp, #16]
							default:
								usartopts.parity_type = US_MR_PAR_NO;
							}
					
						/* Data Bits */
						switch(udd_g_ctrlreq.payload[6])
   834ce:	799b      	ldrb	r3, [r3, #6]
   834d0:	2b06      	cmp	r3, #6
   834d2:	d02d      	beq.n	83530 <ctrl_usart+0xe8>
   834d4:	2b07      	cmp	r3, #7
   834d6:	d02e      	beq.n	83536 <ctrl_usart+0xee>
   834d8:	2b05      	cmp	r3, #5
   834da:	d015      	beq.n	83508 <ctrl_usart+0xc0>
							case 7:
								usartopts.char_length = US_MR_CHRL_7_BIT;
								break;					
							case 8:							
							default:
								usartopts.char_length = US_MR_CHRL_8_BIT;
   834dc:	23c0      	movs	r3, #192	; 0xc0
   834de:	9303      	str	r3, [sp, #12]
   834e0:	e014      	b.n	8350c <ctrl_usart+0xc4>
								usartopts.parity_type = US_MR_PAR_ODD;
   834e2:	f44f 7200 	mov.w	r2, #512	; 0x200
   834e6:	9204      	str	r2, [sp, #16]
								break;
   834e8:	e7f1      	b.n	834ce <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_EVEN;
   834ea:	2200      	movs	r2, #0
   834ec:	9204      	str	r2, [sp, #16]
								break;
   834ee:	e7ee      	b.n	834ce <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_MARK;
   834f0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   834f4:	9204      	str	r2, [sp, #16]
								break;
   834f6:	e7ea      	b.n	834ce <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_SPACE;
   834f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   834fc:	9204      	str	r2, [sp, #16]
								break;							
   834fe:	e7e6      	b.n	834ce <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_NO;
   83500:	f44f 6200 	mov.w	r2, #2048	; 0x800
   83504:	9204      	str	r2, [sp, #16]
   83506:	e7e2      	b.n	834ce <ctrl_usart+0x86>
								usartopts.char_length = US_MR_CHRL_5_BIT;
   83508:	2300      	movs	r3, #0
   8350a:	9303      	str	r3, [sp, #12]
							}
							
						usartopts.channel_mode = US_MR_CHMODE_NORMAL;
   8350c:	2300      	movs	r3, #0
   8350e:	9306      	str	r3, [sp, #24]

						if (usart == USART0)
   83510:	4b63      	ldr	r3, [pc, #396]	; (836a0 <ctrl_usart+0x258>)
   83512:	429d      	cmp	r5, r3
   83514:	d012      	beq.n	8353c <ctrl_usart+0xf4>
						{
							sysclk_enable_peripheral_clock(ID_USART0);
							init_circ_buf(&tx0buf);
							init_circ_buf(&rx0buf);
							printf("Enabling USART0\n");
						} else if (usart == USART1)
   83516:	4b63      	ldr	r3, [pc, #396]	; (836a4 <ctrl_usart+0x25c>)
   83518:	429d      	cmp	r5, r3
   8351a:	d01b      	beq.n	83554 <ctrl_usart+0x10c>
						{
							sysclk_enable_peripheral_clock(ID_USART1);
							init_circ_buf(&tx1buf);
							init_circ_buf(&rx1buf);
						} else if (usart == USART2)
   8351c:	4b62      	ldr	r3, [pc, #392]	; (836a8 <ctrl_usart+0x260>)
   8351e:	429d      	cmp	r5, r3
   83520:	d021      	beq.n	83566 <ctrl_usart+0x11e>
							sysclk_enable_peripheral_clock(ID_USART3);
							init_circ_buf(&tx3buf);
							init_circ_buf(&rx3buf);
						}
#endif
						usart_init_rs232(usart, &usartopts,  sysclk_get_cpu_hz());						 
   83522:	4a62      	ldr	r2, [pc, #392]	; (836ac <ctrl_usart+0x264>)
   83524:	a902      	add	r1, sp, #8
   83526:	4628      	mov	r0, r5
   83528:	4b61      	ldr	r3, [pc, #388]	; (836b0 <ctrl_usart+0x268>)
   8352a:	4798      	blx	r3
				}
			}
			break;		
	}
	
	return false;
   8352c:	4620      	mov	r0, r4
   8352e:	e06b      	b.n	83608 <ctrl_usart+0x1c0>
								usartopts.char_length = US_MR_CHRL_6_BIT;
   83530:	2340      	movs	r3, #64	; 0x40
   83532:	9303      	str	r3, [sp, #12]
								break;
   83534:	e7ea      	b.n	8350c <ctrl_usart+0xc4>
								usartopts.char_length = US_MR_CHRL_7_BIT;
   83536:	2380      	movs	r3, #128	; 0x80
   83538:	9303      	str	r3, [sp, #12]
								break;					
   8353a:	e7e7      	b.n	8350c <ctrl_usart+0xc4>
   8353c:	200d      	movs	r0, #13
   8353e:	4b5d      	ldr	r3, [pc, #372]	; (836b4 <ctrl_usart+0x26c>)
   83540:	4798      	blx	r3
							init_circ_buf(&tx0buf);
   83542:	485d      	ldr	r0, [pc, #372]	; (836b8 <ctrl_usart+0x270>)
   83544:	4e5d      	ldr	r6, [pc, #372]	; (836bc <ctrl_usart+0x274>)
   83546:	47b0      	blx	r6
							init_circ_buf(&rx0buf);
   83548:	485d      	ldr	r0, [pc, #372]	; (836c0 <ctrl_usart+0x278>)
   8354a:	47b0      	blx	r6
							printf("Enabling USART0\n");
   8354c:	485d      	ldr	r0, [pc, #372]	; (836c4 <ctrl_usart+0x27c>)
   8354e:	4b5e      	ldr	r3, [pc, #376]	; (836c8 <ctrl_usart+0x280>)
   83550:	4798      	blx	r3
   83552:	e7e6      	b.n	83522 <ctrl_usart+0xda>
   83554:	200e      	movs	r0, #14
   83556:	4b57      	ldr	r3, [pc, #348]	; (836b4 <ctrl_usart+0x26c>)
   83558:	4798      	blx	r3
							init_circ_buf(&tx1buf);
   8355a:	485c      	ldr	r0, [pc, #368]	; (836cc <ctrl_usart+0x284>)
   8355c:	4e57      	ldr	r6, [pc, #348]	; (836bc <ctrl_usart+0x274>)
   8355e:	47b0      	blx	r6
							init_circ_buf(&rx1buf);
   83560:	485b      	ldr	r0, [pc, #364]	; (836d0 <ctrl_usart+0x288>)
   83562:	47b0      	blx	r6
   83564:	e7dd      	b.n	83522 <ctrl_usart+0xda>
   83566:	200f      	movs	r0, #15
   83568:	4b52      	ldr	r3, [pc, #328]	; (836b4 <ctrl_usart+0x26c>)
   8356a:	4798      	blx	r3
							init_circ_buf(&tx2buf);
   8356c:	4859      	ldr	r0, [pc, #356]	; (836d4 <ctrl_usart+0x28c>)
   8356e:	4e53      	ldr	r6, [pc, #332]	; (836bc <ctrl_usart+0x274>)
   83570:	47b0      	blx	r6
							init_circ_buf(&rx2buf);
   83572:	4859      	ldr	r0, [pc, #356]	; (836d8 <ctrl_usart+0x290>)
   83574:	47b0      	blx	r6
   83576:	e7d4      	b.n	83522 <ctrl_usart+0xda>
						printf("ERR: Invalid USART Configuration packet?\n");
   83578:	4858      	ldr	r0, [pc, #352]	; (836dc <ctrl_usart+0x294>)
   8357a:	4b53      	ldr	r3, [pc, #332]	; (836c8 <ctrl_usart+0x280>)
   8357c:	4798      	blx	r3
	return false;
   8357e:	4620      	mov	r0, r4
   83580:	e042      	b.n	83608 <ctrl_usart+0x1c0>
			if (directionIn == false){
   83582:	b109      	cbz	r1, 83588 <ctrl_usart+0x140>
	return false;
   83584:	2000      	movs	r0, #0
   83586:	e03f      	b.n	83608 <ctrl_usart+0x1c0>
				usart_enable_rx(usart);
   83588:	4b55      	ldr	r3, [pc, #340]	; (836e0 <ctrl_usart+0x298>)
   8358a:	4798      	blx	r3
				usart_enable_tx(usart);
   8358c:	4628      	mov	r0, r5
   8358e:	4b55      	ldr	r3, [pc, #340]	; (836e4 <ctrl_usart+0x29c>)
   83590:	4798      	blx	r3
				usart_enable_interrupt(usart, UART_IER_RXRDY);
   83592:	2101      	movs	r1, #1
   83594:	4628      	mov	r0, r5
   83596:	4b54      	ldr	r3, [pc, #336]	; (836e8 <ctrl_usart+0x2a0>)
   83598:	4798      	blx	r3
				if (usart == USART0){
   8359a:	4b41      	ldr	r3, [pc, #260]	; (836a0 <ctrl_usart+0x258>)
   8359c:	429d      	cmp	r5, r3
   8359e:	d007      	beq.n	835b0 <ctrl_usart+0x168>
				} else if (usart == USART1) {
   835a0:	4b40      	ldr	r3, [pc, #256]	; (836a4 <ctrl_usart+0x25c>)
   835a2:	429d      	cmp	r5, r3
   835a4:	d018      	beq.n	835d8 <ctrl_usart+0x190>
				} else if (usart == USART2) {
   835a6:	4b40      	ldr	r3, [pc, #256]	; (836a8 <ctrl_usart+0x260>)
   835a8:	429d      	cmp	r5, r3
   835aa:	d020      	beq.n	835ee <ctrl_usart+0x1a6>
	return false;
   835ac:	4620      	mov	r0, r4
   835ae:	e02b      	b.n	83608 <ctrl_usart+0x1c0>
	gpio_configure_pin(PIN_USART0_RXD, PIN_USART0_RXD_FLAGS);
   835b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   835b4:	2013      	movs	r0, #19
   835b6:	4d4d      	ldr	r5, [pc, #308]	; (836ec <ctrl_usart+0x2a4>)
   835b8:	47a8      	blx	r5
	gpio_configure_pin(PIN_USART0_TXD, PIN_USART0_TXD_FLAGS);
   835ba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   835be:	2012      	movs	r0, #18
   835c0:	47a8      	blx	r5
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   835c2:	4b4b      	ldr	r3, [pc, #300]	; (836f0 <ctrl_usart+0x2a8>)
   835c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   835c8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   835cc:	2150      	movs	r1, #80	; 0x50
   835ce:	f883 130d 	strb.w	r1, [r3, #781]	; 0x30d
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   835d2:	601a      	str	r2, [r3, #0]
	return false;
   835d4:	4620      	mov	r0, r4
   835d6:	e017      	b.n	83608 <ctrl_usart+0x1c0>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   835d8:	4b45      	ldr	r3, [pc, #276]	; (836f0 <ctrl_usart+0x2a8>)
   835da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   835de:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   835e2:	2150      	movs	r1, #80	; 0x50
   835e4:	f883 130e 	strb.w	r1, [r3, #782]	; 0x30e
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   835e8:	601a      	str	r2, [r3, #0]
   835ea:	4620      	mov	r0, r4
   835ec:	e00c      	b.n	83608 <ctrl_usart+0x1c0>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   835ee:	4b40      	ldr	r3, [pc, #256]	; (836f0 <ctrl_usart+0x2a8>)
   835f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   835f4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   835f8:	2150      	movs	r1, #80	; 0x50
   835fa:	f883 130f 	strb.w	r1, [r3, #783]	; 0x30f
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   835fe:	601a      	str	r2, [r3, #0]
   83600:	4620      	mov	r0, r4
   83602:	e001      	b.n	83608 <ctrl_usart+0x1c0>
			if (directionIn == false){
   83604:	b111      	cbz	r1, 8360c <ctrl_usart+0x1c4>
	return false;
   83606:	2000      	movs	r0, #0
}
   83608:	b008      	add	sp, #32
   8360a:	bd70      	pop	{r4, r5, r6, pc}
				usart_disable_rx(usart);
   8360c:	4e39      	ldr	r6, [pc, #228]	; (836f4 <ctrl_usart+0x2ac>)
   8360e:	47b0      	blx	r6
				usart_disable_rx(usart);
   83610:	4628      	mov	r0, r5
   83612:	47b0      	blx	r6
				usart_disable_interrupt(usart, UART_IER_RXRDY|UART_IER_TXRDY);
   83614:	2103      	movs	r1, #3
   83616:	4628      	mov	r0, r5
   83618:	4b37      	ldr	r3, [pc, #220]	; (836f8 <ctrl_usart+0x2b0>)
   8361a:	4798      	blx	r3
	return false;
   8361c:	4620      	mov	r0, r4
   8361e:	e7f3      	b.n	83608 <ctrl_usart+0x1c0>
			if (directionIn){
   83620:	2900      	cmp	r1, #0
   83622:	f000 809d 	beq.w	83760 <ctrl_usart+0x318>
				if (udd_g_ctrlreq.req.wLength == 4){
   83626:	4b1d      	ldr	r3, [pc, #116]	; (8369c <ctrl_usart+0x254>)
   83628:	88db      	ldrh	r3, [r3, #6]
   8362a:	2b04      	cmp	r3, #4
   8362c:	d001      	beq.n	83632 <ctrl_usart+0x1ea>
	return false;
   8362e:	2000      	movs	r0, #0
   83630:	e7ea      	b.n	83608 <ctrl_usart+0x1c0>
					udd_g_ctrlreq.payload = ctrlbuffer;
   83632:	4b1a      	ldr	r3, [pc, #104]	; (8369c <ctrl_usart+0x254>)
   83634:	4a31      	ldr	r2, [pc, #196]	; (836fc <ctrl_usart+0x2b4>)
   83636:	609a      	str	r2, [r3, #8]
					udd_g_ctrlreq.payload_size = 4;
   83638:	2204      	movs	r2, #4
   8363a:	819a      	strh	r2, [r3, #12]
					if (usart == USART0){
   8363c:	4b18      	ldr	r3, [pc, #96]	; (836a0 <ctrl_usart+0x258>)
   8363e:	4298      	cmp	r0, r3
   83640:	d014      	beq.n	8366c <ctrl_usart+0x224>
					} else if (usart == USART1){
   83642:	4b18      	ldr	r3, [pc, #96]	; (836a4 <ctrl_usart+0x25c>)
   83644:	4298      	cmp	r0, r3
   83646:	d016      	beq.n	83676 <ctrl_usart+0x22e>
					} else if (usart == USART2){
   83648:	4b17      	ldr	r3, [pc, #92]	; (836a8 <ctrl_usart+0x260>)
   8364a:	4298      	cmp	r0, r3
   8364c:	d018      	beq.n	83680 <ctrl_usart+0x238>
					word2buf(ctrlbuffer, cnt);
   8364e:	4b2b      	ldr	r3, [pc, #172]	; (836fc <ctrl_usart+0x2b4>)
   83650:	f89d 2004 	ldrb.w	r2, [sp, #4]
   83654:	701a      	strb	r2, [r3, #0]
   83656:	f89d 2005 	ldrb.w	r2, [sp, #5]
   8365a:	705a      	strb	r2, [r3, #1]
   8365c:	f89d 2006 	ldrb.w	r2, [sp, #6]
   83660:	709a      	strb	r2, [r3, #2]
   83662:	f89d 2007 	ldrb.w	r2, [sp, #7]
   83666:	70da      	strb	r2, [r3, #3]
					return true;
   83668:	4620      	mov	r0, r4
   8366a:	e7cd      	b.n	83608 <ctrl_usart+0x1c0>
						cnt = circ_buf_count(&rx0buf);
   8366c:	4814      	ldr	r0, [pc, #80]	; (836c0 <ctrl_usart+0x278>)
   8366e:	4b24      	ldr	r3, [pc, #144]	; (83700 <ctrl_usart+0x2b8>)
   83670:	4798      	blx	r3
   83672:	9001      	str	r0, [sp, #4]
   83674:	e7eb      	b.n	8364e <ctrl_usart+0x206>
						cnt = circ_buf_count(&rx1buf);
   83676:	4816      	ldr	r0, [pc, #88]	; (836d0 <ctrl_usart+0x288>)
   83678:	4b21      	ldr	r3, [pc, #132]	; (83700 <ctrl_usart+0x2b8>)
   8367a:	4798      	blx	r3
   8367c:	9001      	str	r0, [sp, #4]
   8367e:	e7e6      	b.n	8364e <ctrl_usart+0x206>
						cnt = circ_buf_count(&rx2buf);
   83680:	4815      	ldr	r0, [pc, #84]	; (836d8 <ctrl_usart+0x290>)
   83682:	4b1f      	ldr	r3, [pc, #124]	; (83700 <ctrl_usart+0x2b8>)
   83684:	4798      	blx	r3
   83686:	9001      	str	r0, [sp, #4]
   83688:	e7e1      	b.n	8364e <ctrl_usart+0x206>
			if (directionIn){
   8368a:	2900      	cmp	r1, #0
   8368c:	d06a      	beq.n	83764 <ctrl_usart+0x31c>
				if (udd_g_ctrlreq.req.wLength == 4){
   8368e:	4b03      	ldr	r3, [pc, #12]	; (8369c <ctrl_usart+0x254>)
   83690:	88db      	ldrh	r3, [r3, #6]
   83692:	2b04      	cmp	r3, #4
   83694:	d036      	beq.n	83704 <ctrl_usart+0x2bc>
	return false;
   83696:	2000      	movs	r0, #0
   83698:	e7b6      	b.n	83608 <ctrl_usart+0x1c0>
   8369a:	bf00      	nop
   8369c:	20002468 	.word	0x20002468
   836a0:	40090000 	.word	0x40090000
   836a4:	40094000 	.word	0x40094000
   836a8:	40098000 	.word	0x40098000
   836ac:	05b8d800 	.word	0x05b8d800
   836b0:	00086a0d 	.word	0x00086a0d
   836b4:	00085249 	.word	0x00085249
   836b8:	2000237c 	.word	0x2000237c
   836bc:	00081ee5 	.word	0x00081ee5
   836c0:	20001e84 	.word	0x20001e84
   836c4:	0008d8ec 	.word	0x0008d8ec
   836c8:	00087755 	.word	0x00087755
   836cc:	2000202c 	.word	0x2000202c
   836d0:	200022a8 	.word	0x200022a8
   836d4:	20001db0 	.word	0x20001db0
   836d8:	200021d4 	.word	0x200021d4
   836dc:	0008d900 	.word	0x0008d900
   836e0:	00086d11 	.word	0x00086d11
   836e4:	00086d01 	.word	0x00086d01
   836e8:	00086d1d 	.word	0x00086d1d
   836ec:	00084ef5 	.word	0x00084ef5
   836f0:	e000e100 	.word	0xe000e100
   836f4:	00086d17 	.word	0x00086d17
   836f8:	00086d21 	.word	0x00086d21
   836fc:	200018b0 	.word	0x200018b0
   83700:	00081f99 	.word	0x00081f99
					udd_g_ctrlreq.payload = ctrlbuffer;
   83704:	4b18      	ldr	r3, [pc, #96]	; (83768 <ctrl_usart+0x320>)
   83706:	4a19      	ldr	r2, [pc, #100]	; (8376c <ctrl_usart+0x324>)
   83708:	609a      	str	r2, [r3, #8]
					udd_g_ctrlreq.payload_size = 4;
   8370a:	2204      	movs	r2, #4
   8370c:	819a      	strh	r2, [r3, #12]
					if (usart == USART0){
   8370e:	4b18      	ldr	r3, [pc, #96]	; (83770 <ctrl_usart+0x328>)
   83710:	4298      	cmp	r0, r3
   83712:	d014      	beq.n	8373e <ctrl_usart+0x2f6>
					} else if (usart == USART1){
   83714:	4b17      	ldr	r3, [pc, #92]	; (83774 <ctrl_usart+0x32c>)
   83716:	4298      	cmp	r0, r3
   83718:	d016      	beq.n	83748 <ctrl_usart+0x300>
					} else if (usart == USART2){
   8371a:	4b17      	ldr	r3, [pc, #92]	; (83778 <ctrl_usart+0x330>)
   8371c:	4298      	cmp	r0, r3
   8371e:	d018      	beq.n	83752 <ctrl_usart+0x30a>
					word2buf(ctrlbuffer, cnt);
   83720:	4b12      	ldr	r3, [pc, #72]	; (8376c <ctrl_usart+0x324>)
   83722:	f89d 2004 	ldrb.w	r2, [sp, #4]
   83726:	701a      	strb	r2, [r3, #0]
   83728:	f89d 2005 	ldrb.w	r2, [sp, #5]
   8372c:	705a      	strb	r2, [r3, #1]
   8372e:	f89d 2006 	ldrb.w	r2, [sp, #6]
   83732:	709a      	strb	r2, [r3, #2]
   83734:	f89d 2007 	ldrb.w	r2, [sp, #7]
   83738:	70da      	strb	r2, [r3, #3]
					return true;
   8373a:	4620      	mov	r0, r4
   8373c:	e764      	b.n	83608 <ctrl_usart+0x1c0>
						cnt = circ_buf_count(&tx0buf);
   8373e:	480f      	ldr	r0, [pc, #60]	; (8377c <ctrl_usart+0x334>)
   83740:	4b0f      	ldr	r3, [pc, #60]	; (83780 <ctrl_usart+0x338>)
   83742:	4798      	blx	r3
   83744:	9001      	str	r0, [sp, #4]
   83746:	e7eb      	b.n	83720 <ctrl_usart+0x2d8>
						cnt = circ_buf_count(&tx1buf);
   83748:	480e      	ldr	r0, [pc, #56]	; (83784 <ctrl_usart+0x33c>)
   8374a:	4b0d      	ldr	r3, [pc, #52]	; (83780 <ctrl_usart+0x338>)
   8374c:	4798      	blx	r3
   8374e:	9001      	str	r0, [sp, #4]
   83750:	e7e6      	b.n	83720 <ctrl_usart+0x2d8>
						cnt = circ_buf_count(&tx2buf);
   83752:	480d      	ldr	r0, [pc, #52]	; (83788 <ctrl_usart+0x340>)
   83754:	4b0a      	ldr	r3, [pc, #40]	; (83780 <ctrl_usart+0x338>)
   83756:	4798      	blx	r3
   83758:	9001      	str	r0, [sp, #4]
   8375a:	e7e1      	b.n	83720 <ctrl_usart+0x2d8>
	return false;
   8375c:	2000      	movs	r0, #0
   8375e:	e753      	b.n	83608 <ctrl_usart+0x1c0>
   83760:	4608      	mov	r0, r1
   83762:	e751      	b.n	83608 <ctrl_usart+0x1c0>
   83764:	4608      	mov	r0, r1
   83766:	e74f      	b.n	83608 <ctrl_usart+0x1c0>
   83768:	20002468 	.word	0x20002468
   8376c:	200018b0 	.word	0x200018b0
   83770:	40090000 	.word	0x40090000
   83774:	40094000 	.word	0x40094000
   83778:	40098000 	.word	0x40098000
   8377c:	2000237c 	.word	0x2000237c
   83780:	00081f99 	.word	0x00081f99
   83784:	2000202c 	.word	0x2000202c
   83788:	20001db0 	.word	0x20001db0

0008378c <usart_driver_putchar>:

void usart_driver_putchar(Usart * usart, tcirc_buf * txbuf, uint8_t data)
{
   8378c:	b538      	push	{r3, r4, r5, lr}
   8378e:	4604      	mov	r4, r0
   83790:	4613      	mov	r3, r2
	if (txbuf == NULL){
   83792:	460d      	mov	r5, r1
   83794:	b159      	cbz	r1, 837ae <usart_driver_putchar+0x22>
#endif
		else return;
	}
	
	// Add byte to transmit buffer
	add_to_circ_buf(txbuf, data, false);
   83796:	2200      	movs	r2, #0
   83798:	4619      	mov	r1, r3
   8379a:	4628      	mov	r0, r5
   8379c:	4b12      	ldr	r3, [pc, #72]	; (837e8 <usart_driver_putchar+0x5c>)
   8379e:	4798      	blx	r3

	// Send the first byte if nothing is yet being sent
	// This is determined by seeing if the TX complete interrupt is
	// enabled.
	if ((usart_get_interrupt_mask(usart) & US_CSR_TXRDY) == 0) {
   837a0:	4620      	mov	r0, r4
   837a2:	4b12      	ldr	r3, [pc, #72]	; (837ec <usart_driver_putchar+0x60>)
   837a4:	4798      	blx	r3
   837a6:	f010 0f02 	tst.w	r0, #2
   837aa:	d011      	beq.n	837d0 <usart_driver_putchar+0x44>
   837ac:	bd38      	pop	{r3, r4, r5, pc}
		if (usart == USART0) txbuf = &tx0buf;
   837ae:	4a10      	ldr	r2, [pc, #64]	; (837f0 <usart_driver_putchar+0x64>)
   837b0:	4290      	cmp	r0, r2
   837b2:	d009      	beq.n	837c8 <usart_driver_putchar+0x3c>
		else if (usart == USART1) txbuf = &tx1buf;
   837b4:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
   837b8:	4290      	cmp	r0, r2
   837ba:	d007      	beq.n	837cc <usart_driver_putchar+0x40>
		else if (usart == USART2) txbuf = &tx2buf;
   837bc:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
   837c0:	4290      	cmp	r0, r2
   837c2:	d1f3      	bne.n	837ac <usart_driver_putchar+0x20>
   837c4:	4d0b      	ldr	r5, [pc, #44]	; (837f4 <usart_driver_putchar+0x68>)
   837c6:	e7e6      	b.n	83796 <usart_driver_putchar+0xa>
		if (usart == USART0) txbuf = &tx0buf;
   837c8:	4d0b      	ldr	r5, [pc, #44]	; (837f8 <usart_driver_putchar+0x6c>)
   837ca:	e7e4      	b.n	83796 <usart_driver_putchar+0xa>
		else if (usart == USART1) txbuf = &tx1buf;
   837cc:	4d0b      	ldr	r5, [pc, #44]	; (837fc <usart_driver_putchar+0x70>)
   837ce:	e7e2      	b.n	83796 <usart_driver_putchar+0xa>
		usart_putchar(usart, get_from_circ_buf(txbuf));
   837d0:	4628      	mov	r0, r5
   837d2:	4b0b      	ldr	r3, [pc, #44]	; (83800 <usart_driver_putchar+0x74>)
   837d4:	4798      	blx	r3
   837d6:	4601      	mov	r1, r0
   837d8:	4620      	mov	r0, r4
   837da:	4b0a      	ldr	r3, [pc, #40]	; (83804 <usart_driver_putchar+0x78>)
   837dc:	4798      	blx	r3
		usart_enable_interrupt(usart, US_CSR_TXRDY);
   837de:	2102      	movs	r1, #2
   837e0:	4620      	mov	r0, r4
   837e2:	4b09      	ldr	r3, [pc, #36]	; (83808 <usart_driver_putchar+0x7c>)
   837e4:	4798      	blx	r3
   837e6:	e7e1      	b.n	837ac <usart_driver_putchar+0x20>
   837e8:	00081ef1 	.word	0x00081ef1
   837ec:	00086d25 	.word	0x00086d25
   837f0:	40090000 	.word	0x40090000
   837f4:	20001db0 	.word	0x20001db0
   837f8:	2000237c 	.word	0x2000237c
   837fc:	2000202c 	.word	0x2000202c
   83800:	00081f45 	.word	0x00081f45
   83804:	00086d61 	.word	0x00086d61
   83808:	00086d1d 	.word	0x00086d1d

0008380c <usart_driver_getchar>:
	}
}

uint8_t usart_driver_getchar(Usart * usart)
{
   8380c:	b508      	push	{r3, lr}
	tcirc_buf * rxbuf = NULL;	 
	if (rxbuf == NULL){
			if (usart == USART0) rxbuf = &rx0buf;
   8380e:	4b0a      	ldr	r3, [pc, #40]	; (83838 <usart_driver_getchar+0x2c>)
   83810:	4298      	cmp	r0, r3
   83812:	d00b      	beq.n	8382c <usart_driver_getchar+0x20>
			else if (usart == USART1) rxbuf = &rx1buf;
   83814:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
   83818:	4298      	cmp	r0, r3
   8381a:	d009      	beq.n	83830 <usart_driver_getchar+0x24>
			else if (usart == USART2) rxbuf = &rx2buf;
   8381c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
   83820:	4298      	cmp	r0, r3
   83822:	d001      	beq.n	83828 <usart_driver_getchar+0x1c>
#ifdef USART3
			else if (usart == USART3) rxbuf = &rx3buf;
#endif
			else return 0xFF;
   83824:	20ff      	movs	r0, #255	; 0xff
	}
	return get_from_circ_buf(rxbuf);
}
   83826:	bd08      	pop	{r3, pc}
			else if (usart == USART2) rxbuf = &rx2buf;
   83828:	4804      	ldr	r0, [pc, #16]	; (8383c <usart_driver_getchar+0x30>)
   8382a:	e002      	b.n	83832 <usart_driver_getchar+0x26>
			if (usart == USART0) rxbuf = &rx0buf;
   8382c:	4804      	ldr	r0, [pc, #16]	; (83840 <usart_driver_getchar+0x34>)
   8382e:	e000      	b.n	83832 <usart_driver_getchar+0x26>
			else if (usart == USART1) rxbuf = &rx1buf;
   83830:	4804      	ldr	r0, [pc, #16]	; (83844 <usart_driver_getchar+0x38>)
	return get_from_circ_buf(rxbuf);
   83832:	4b05      	ldr	r3, [pc, #20]	; (83848 <usart_driver_getchar+0x3c>)
   83834:	4798      	blx	r3
   83836:	bd08      	pop	{r3, pc}
   83838:	40090000 	.word	0x40090000
   8383c:	200021d4 	.word	0x200021d4
   83840:	20001e84 	.word	0x20001e84
   83844:	200022a8 	.word	0x200022a8
   83848:	00081f45 	.word	0x00081f45

0008384c <generic_isr>:

void generic_isr(Usart * usart, tcirc_buf * rxbuf, tcirc_buf * txbuf);
void generic_isr(Usart * usart, tcirc_buf * rxbuf, tcirc_buf * txbuf)
{
   8384c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8384e:	4605      	mov	r5, r0
   83850:	460f      	mov	r7, r1
   83852:	4616      	mov	r6, r2
	uint32_t status;
	status = usart_get_status(usart);
   83854:	4b10      	ldr	r3, [pc, #64]	; (83898 <generic_isr+0x4c>)
   83856:	4798      	blx	r3
   83858:	4604      	mov	r4, r0
	if (status & US_CSR_RXRDY){
   8385a:	f010 0f01 	tst.w	r0, #1
   8385e:	d103      	bne.n	83868 <generic_isr+0x1c>
		uint32_t temp;
		temp = usart->US_RHR & US_RHR_RXCHR_Msk;
		add_to_circ_buf(rxbuf, temp, false);
	}
	
	if (status & US_CSR_TXRDY){
   83860:	f014 0f02 	tst.w	r4, #2
   83864:	d107      	bne.n	83876 <generic_isr+0x2a>
   83866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp = usart->US_RHR & US_RHR_RXCHR_Msk;
   83868:	69a9      	ldr	r1, [r5, #24]
		add_to_circ_buf(rxbuf, temp, false);
   8386a:	2200      	movs	r2, #0
   8386c:	b2c9      	uxtb	r1, r1
   8386e:	4638      	mov	r0, r7
   83870:	4b0a      	ldr	r3, [pc, #40]	; (8389c <generic_isr+0x50>)
   83872:	4798      	blx	r3
   83874:	e7f4      	b.n	83860 <generic_isr+0x14>
		if (circ_buf_has_char(txbuf)){
   83876:	4630      	mov	r0, r6
   83878:	4b09      	ldr	r3, [pc, #36]	; (838a0 <generic_isr+0x54>)
   8387a:	4798      	blx	r3
   8387c:	b920      	cbnz	r0, 83888 <generic_isr+0x3c>
			//Still data to send
			usart_putchar(usart, get_from_circ_buf(txbuf));			
		} else {
			//No more data, stop this madness
			usart_disable_interrupt(usart, UART_IER_TXRDY);
   8387e:	2102      	movs	r1, #2
   83880:	4628      	mov	r0, r5
   83882:	4b08      	ldr	r3, [pc, #32]	; (838a4 <generic_isr+0x58>)
   83884:	4798      	blx	r3
		}
	}
}
   83886:	e7ee      	b.n	83866 <generic_isr+0x1a>
			usart_putchar(usart, get_from_circ_buf(txbuf));			
   83888:	4630      	mov	r0, r6
   8388a:	4b07      	ldr	r3, [pc, #28]	; (838a8 <generic_isr+0x5c>)
   8388c:	4798      	blx	r3
   8388e:	4601      	mov	r1, r0
   83890:	4628      	mov	r0, r5
   83892:	4b06      	ldr	r3, [pc, #24]	; (838ac <generic_isr+0x60>)
   83894:	4798      	blx	r3
   83896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83898:	00086d29 	.word	0x00086d29
   8389c:	00081ef1 	.word	0x00081ef1
   838a0:	00081f8d 	.word	0x00081f8d
   838a4:	00086d21 	.word	0x00086d21
   838a8:	00081f45 	.word	0x00081f45
   838ac:	00086d61 	.word	0x00086d61

000838b0 <USART0_Handler>:

ISR(USART0_Handler)
{
   838b0:	b508      	push	{r3, lr}
	generic_isr(USART0, &rx0buf, &tx0buf);
   838b2:	4a03      	ldr	r2, [pc, #12]	; (838c0 <USART0_Handler+0x10>)
   838b4:	4903      	ldr	r1, [pc, #12]	; (838c4 <USART0_Handler+0x14>)
   838b6:	4804      	ldr	r0, [pc, #16]	; (838c8 <USART0_Handler+0x18>)
   838b8:	4b04      	ldr	r3, [pc, #16]	; (838cc <USART0_Handler+0x1c>)
   838ba:	4798      	blx	r3
   838bc:	bd08      	pop	{r3, pc}
   838be:	bf00      	nop
   838c0:	2000237c 	.word	0x2000237c
   838c4:	20001e84 	.word	0x20001e84
   838c8:	40090000 	.word	0x40090000
   838cc:	0008384d 	.word	0x0008384d

000838d0 <USART1_Handler>:
}

ISR(USART1_Handler)
{
   838d0:	b508      	push	{r3, lr}
	generic_isr(USART1, &rx1buf, &tx1buf);
   838d2:	4a03      	ldr	r2, [pc, #12]	; (838e0 <USART1_Handler+0x10>)
   838d4:	4903      	ldr	r1, [pc, #12]	; (838e4 <USART1_Handler+0x14>)
   838d6:	4804      	ldr	r0, [pc, #16]	; (838e8 <USART1_Handler+0x18>)
   838d8:	4b04      	ldr	r3, [pc, #16]	; (838ec <USART1_Handler+0x1c>)
   838da:	4798      	blx	r3
   838dc:	bd08      	pop	{r3, pc}
   838de:	bf00      	nop
   838e0:	2000202c 	.word	0x2000202c
   838e4:	200022a8 	.word	0x200022a8
   838e8:	40094000 	.word	0x40094000
   838ec:	0008384d 	.word	0x0008384d

000838f0 <USART2_Handler>:
}

#ifndef USART2_SPIDUMP
ISR(USART2_Handler)
{
   838f0:	b508      	push	{r3, lr}
	generic_isr(USART2, &rx2buf, &tx2buf);
   838f2:	4a03      	ldr	r2, [pc, #12]	; (83900 <USART2_Handler+0x10>)
   838f4:	4903      	ldr	r1, [pc, #12]	; (83904 <USART2_Handler+0x14>)
   838f6:	4804      	ldr	r0, [pc, #16]	; (83908 <USART2_Handler+0x18>)
   838f8:	4b04      	ldr	r3, [pc, #16]	; (8390c <USART2_Handler+0x1c>)
   838fa:	4798      	blx	r3
   838fc:	bd08      	pop	{r3, pc}
   838fe:	bf00      	nop
   83900:	20001db0 	.word	0x20001db0
   83904:	200021d4 	.word	0x200021d4
   83908:	40098000 	.word	0x40098000
   8390c:	0008384d 	.word	0x0008384d

00083910 <XMEGANVM_SendAddress>:
/** Sends the given 32-bit absolute address to the target.
 *
 *  \param[in] AbsoluteAddress  Absolute address to send to the target
 */
static void XMEGANVM_SendAddress(const uint32_t AbsoluteAddress)
{
   83910:	b538      	push	{r3, r4, r5, lr}
   83912:	4605      	mov	r5, r0
	/* Send the given 32-bit address to the target, LSB first */
	XPROGTarget_SendByte(AbsoluteAddress &  0xFF);
   83914:	b2c0      	uxtb	r0, r0
   83916:	4c05      	ldr	r4, [pc, #20]	; (8392c <XMEGANVM_SendAddress+0x1c>)
   83918:	47a0      	blx	r4
	XPROGTarget_SendByte(AbsoluteAddress >> 8);
   8391a:	f3c5 2007 	ubfx	r0, r5, #8, #8
   8391e:	47a0      	blx	r4
	XPROGTarget_SendByte(AbsoluteAddress >> 16);
   83920:	f3c5 4007 	ubfx	r0, r5, #16, #8
   83924:	47a0      	blx	r4
	XPROGTarget_SendByte(AbsoluteAddress >> 24);
   83926:	0e28      	lsrs	r0, r5, #24
   83928:	47a0      	blx	r4
   8392a:	bd38      	pop	{r3, r4, r5, pc}
   8392c:	000841a5 	.word	0x000841a5

00083930 <XMEGANVM_SendNVMRegAddress>:
/** Sends the given NVM register address to the target.
 *
 *  \param[in] Register  NVM register whose absolute address is to be sent
 */
static void XMEGANVM_SendNVMRegAddress(const uint8_t Register)
{
   83930:	b508      	push	{r3, lr}
	/* Determine the absolute register address from the NVM base memory address and the NVM register address */
	uint32_t Address = XPROG_Param_NVMBase | Register;
   83932:	4b03      	ldr	r3, [pc, #12]	; (83940 <XMEGANVM_SendNVMRegAddress+0x10>)
   83934:	681b      	ldr	r3, [r3, #0]

	/* Send the calculated 32-bit address to the target, LSB first */
	XMEGANVM_SendAddress(Address);
   83936:	4318      	orrs	r0, r3
   83938:	4b02      	ldr	r3, [pc, #8]	; (83944 <XMEGANVM_SendNVMRegAddress+0x14>)
   8393a:	4798      	blx	r3
   8393c:	bd08      	pop	{r3, pc}
   8393e:	bf00      	nop
   83940:	2000052c 	.word	0x2000052c
   83944:	00083911 	.word	0x00083911

00083948 <XMEGANVM_WaitWhileNVMBusBusy>:
 *  calculation.
 *
 *  \return Boolean \c true if the NVM controller became ready within the timeout period, \c false otherwise
 */
bool XMEGANVM_WaitWhileNVMBusBusy(void)
{
   83948:	b570      	push	{r4, r5, r6, lr}
	/* Poll the STATUS register to check to see if NVM access has been enabled */
	for (;;)
	{
		/* Send the LDCS command to read the PDI STATUS register to see the NVM bus is active */
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_STATUS));
   8394a:	4e07      	ldr	r6, [pc, #28]	; (83968 <XMEGANVM_WaitWhileNVMBusBusy+0x20>)

		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   8394c:	4d07      	ldr	r5, [pc, #28]	; (8396c <XMEGANVM_WaitWhileNVMBusBusy+0x24>)

		/* We might have timed out waiting for the status register read response, check here */
		if (TimeoutTicksRemaining == 0) {
   8394e:	4c08      	ldr	r4, [pc, #32]	; (83970 <XMEGANVM_WaitWhileNVMBusBusy+0x28>)
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_STATUS));
   83950:	2080      	movs	r0, #128	; 0x80
   83952:	47b0      	blx	r6
		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   83954:	47a8      	blx	r5
		if (TimeoutTicksRemaining == 0) {
   83956:	6823      	ldr	r3, [r4, #0]
   83958:	b123      	cbz	r3, 83964 <XMEGANVM_WaitWhileNVMBusBusy+0x1c>
		  return false;
		}

		/* Check the status register read response to see if the NVM bus is enabled */
		if (StatusRegister & PDI_STATUS_NVM) {
   8395a:	f010 0f02 	tst.w	r0, #2
   8395e:	d0f7      	beq.n	83950 <XMEGANVM_WaitWhileNVMBusBusy+0x8>
		  return true;
   83960:	2001      	movs	r0, #1
   83962:	bd70      	pop	{r4, r5, r6, pc}
		  return false;
   83964:	2000      	movs	r0, #0
		}
	}
}
   83966:	bd70      	pop	{r4, r5, r6, pc}
   83968:	000841a5 	.word	0x000841a5
   8396c:	000841d1 	.word	0x000841d1
   83970:	20001dac 	.word	0x20001dac

00083974 <XMEGANVM_WaitWhileNVMControllerBusy>:
 *  timeout period expires.
 *
 *  \return Boolean \c true if the NVM controller became ready within the timeout period, \c false otherwise
 */
bool XMEGANVM_WaitWhileNVMControllerBusy(void)
{
   83974:	b570      	push	{r4, r5, r6, lr}
	/* Preload the pointer register with the NVM STATUS register address to check the BUSY flag */
	XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83976:	206b      	movs	r0, #107	; 0x6b
   83978:	4b09      	ldr	r3, [pc, #36]	; (839a0 <XMEGANVM_WaitWhileNVMControllerBusy+0x2c>)
   8397a:	4798      	blx	r3
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_STATUS);
   8397c:	200f      	movs	r0, #15
   8397e:	4b09      	ldr	r3, [pc, #36]	; (839a4 <XMEGANVM_WaitWhileNVMControllerBusy+0x30>)
   83980:	4798      	blx	r3

	/* Poll the NVM STATUS register while the NVM controller is busy */
	for (;;)
	{
		/* Fetch the current status value via the pointer register (without auto-increment afterwards) */
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT, PDI_DATASIZE_1BYTE));
   83982:	4e07      	ldr	r6, [pc, #28]	; (839a0 <XMEGANVM_WaitWhileNVMControllerBusy+0x2c>)

		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   83984:	4d08      	ldr	r5, [pc, #32]	; (839a8 <XMEGANVM_WaitWhileNVMControllerBusy+0x34>)

		/* We might have timed out waiting for the status register read response, check here */
		if (TimeoutTicksRemaining == 0){
   83986:	4c09      	ldr	r4, [pc, #36]	; (839ac <XMEGANVM_WaitWhileNVMControllerBusy+0x38>)
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT, PDI_DATASIZE_1BYTE));
   83988:	2020      	movs	r0, #32
   8398a:	47b0      	blx	r6
		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   8398c:	47a8      	blx	r5
		if (TimeoutTicksRemaining == 0){
   8398e:	6823      	ldr	r3, [r4, #0]
   83990:	b123      	cbz	r3, 8399c <XMEGANVM_WaitWhileNVMControllerBusy+0x28>
		  return false;
		}

		/* Check to see if the BUSY flag is still set */
		if (!(StatusRegister & (1 << 7))) {
   83992:	f010 0f80 	tst.w	r0, #128	; 0x80
   83996:	d1f7      	bne.n	83988 <XMEGANVM_WaitWhileNVMControllerBusy+0x14>
		  return true;
   83998:	2001      	movs	r0, #1
   8399a:	bd70      	pop	{r4, r5, r6, pc}
		  return false;
   8399c:	2000      	movs	r0, #0
		}
	}
}
   8399e:	bd70      	pop	{r4, r5, r6, pc}
   839a0:	000841a5 	.word	0x000841a5
   839a4:	00083931 	.word	0x00083931
   839a8:	000841d1 	.word	0x000841d1
   839ac:	20001dac 	.word	0x20001dac

000839b0 <XMEGANVM_EnablePDI>:
/** Enables the physical PDI interface on the target and enables access to the internal NVM controller.
 *
 *  \return Boolean \c true if the PDI interface was enabled successfully, \c false otherwise
 */
bool XMEGANVM_EnablePDI(void)
{
   839b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   839b4:	b082      	sub	sp, #8
	/* Enable PDI programming mode with the attached target */
	XPROGTarget_EnableTargetPDI();
   839b6:	4b1a      	ldr	r3, [pc, #104]	; (83a20 <XMEGANVM_EnablePDI+0x70>)
   839b8:	4798      	blx	r3

	/* Store the RESET key into the RESET PDI register to keep the XMEGA in reset */
	XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   839ba:	20c1      	movs	r0, #193	; 0xc1
   839bc:	4c19      	ldr	r4, [pc, #100]	; (83a24 <XMEGANVM_EnablePDI+0x74>)
   839be:	47a0      	blx	r4
	XPROGTarget_SendByte(PDI_RESET_KEY);
   839c0:	2059      	movs	r0, #89	; 0x59
   839c2:	47a0      	blx	r4

	/* Lower direction change guard time to 32 USART bits */
	XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_CTRL));
   839c4:	20c2      	movs	r0, #194	; 0xc2
   839c6:	47a0      	blx	r4
	XPROGTarget_SendByte(0x02);
   839c8:	2002      	movs	r0, #2
   839ca:	47a0      	blx	r4

	/* Enable access to the XPROG NVM bus by sending the documented NVM access key to the device */
	XPROGTarget_SendByte(PDI_CMD_KEY);
   839cc:	20e0      	movs	r0, #224	; 0xe0
   839ce:	47a0      	blx	r4
   839d0:	f10d 0407 	add.w	r4, sp, #7
   839d4:	f10d 38ff 	add.w	r8, sp, #4294967295
	for (uint8_t i = sizeof(PDI_NVMENABLE_KEY); i > 0; i--)
	  XPROGTarget_SendByte(PDI_NVMENABLE_KEY[i - 1]);
   839d8:	2712      	movs	r7, #18
   839da:	2689      	movs	r6, #137	; 0x89
   839dc:	4d11      	ldr	r5, [pc, #68]	; (83a24 <XMEGANVM_EnablePDI+0x74>)
   839de:	f88d 7000 	strb.w	r7, [sp]
   839e2:	f88d 6001 	strb.w	r6, [sp, #1]
   839e6:	23ab      	movs	r3, #171	; 0xab
   839e8:	f88d 3002 	strb.w	r3, [sp, #2]
   839ec:	2345      	movs	r3, #69	; 0x45
   839ee:	f88d 3003 	strb.w	r3, [sp, #3]
   839f2:	23cd      	movs	r3, #205	; 0xcd
   839f4:	f88d 3004 	strb.w	r3, [sp, #4]
   839f8:	23d8      	movs	r3, #216	; 0xd8
   839fa:	f88d 3005 	strb.w	r3, [sp, #5]
   839fe:	2388      	movs	r3, #136	; 0x88
   83a00:	f88d 3006 	strb.w	r3, [sp, #6]
   83a04:	23ff      	movs	r3, #255	; 0xff
   83a06:	f88d 3007 	strb.w	r3, [sp, #7]
   83a0a:	f814 0901 	ldrb.w	r0, [r4], #-1
   83a0e:	47a8      	blx	r5
	for (uint8_t i = sizeof(PDI_NVMENABLE_KEY); i > 0; i--)
   83a10:	4544      	cmp	r4, r8
   83a12:	d1e4      	bne.n	839de <XMEGANVM_EnablePDI+0x2e>

	/* Wait until the NVM bus becomes active */
	return XMEGANVM_WaitWhileNVMBusBusy();
   83a14:	4b04      	ldr	r3, [pc, #16]	; (83a28 <XMEGANVM_EnablePDI+0x78>)
   83a16:	4798      	blx	r3
}
   83a18:	b002      	add	sp, #8
   83a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a1e:	bf00      	nop
   83a20:	00084271 	.word	0x00084271
   83a24:	000841a5 	.word	0x000841a5
   83a28:	00083949 	.word	0x00083949

00083a2c <XMEGANVM_DisablePDI>:

/** Removes access to the target's NVM controller and physically disables the target's physical PDI interface. */
void XMEGANVM_DisablePDI(void)
{
   83a2c:	b570      	push	{r4, r5, r6, lr}
	XMEGANVM_WaitWhileNVMBusBusy();
   83a2e:	4b09      	ldr	r3, [pc, #36]	; (83a54 <XMEGANVM_DisablePDI+0x28>)
   83a30:	4798      	blx	r3
	 * change takes effect, as in some cases it takes multiple writes (silicon bug?).
	 */
	do
	{
		/* Clear reset register */
		XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   83a32:	4c09      	ldr	r4, [pc, #36]	; (83a58 <XMEGANVM_DisablePDI+0x2c>)
		XPROGTarget_SendByte(0x00);

		/* Read back the reset register, check to see if it took effect */
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_RESET));
	} while ((XPROGTarget_ReceiveByte() != 0x00) && TimeoutTicksRemaining);
   83a34:	4d09      	ldr	r5, [pc, #36]	; (83a5c <XMEGANVM_DisablePDI+0x30>)
   83a36:	4e0a      	ldr	r6, [pc, #40]	; (83a60 <XMEGANVM_DisablePDI+0x34>)
		XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   83a38:	20c1      	movs	r0, #193	; 0xc1
   83a3a:	47a0      	blx	r4
		XPROGTarget_SendByte(0x00);
   83a3c:	2000      	movs	r0, #0
   83a3e:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_RESET));
   83a40:	2081      	movs	r0, #129	; 0x81
   83a42:	47a0      	blx	r4
	} while ((XPROGTarget_ReceiveByte() != 0x00) && TimeoutTicksRemaining);
   83a44:	47a8      	blx	r5
   83a46:	b110      	cbz	r0, 83a4e <XMEGANVM_DisablePDI+0x22>
   83a48:	6833      	ldr	r3, [r6, #0]
   83a4a:	2b00      	cmp	r3, #0
   83a4c:	d1f4      	bne.n	83a38 <XMEGANVM_DisablePDI+0xc>

	XPROGTarget_DisableTargetPDI();
   83a4e:	4b05      	ldr	r3, [pc, #20]	; (83a64 <XMEGANVM_DisablePDI+0x38>)
   83a50:	4798      	blx	r3
   83a52:	bd70      	pop	{r4, r5, r6, pc}
   83a54:	00083949 	.word	0x00083949
   83a58:	000841a5 	.word	0x000841a5
   83a5c:	000841d1 	.word	0x000841d1
   83a60:	20001dac 	.word	0x20001dac
   83a64:	00084149 	.word	0x00084149

00083a68 <XMEGANVM_ReadMemory>:
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_ReadMemory(const uint32_t ReadAddress,
                         uint8_t* ReadBuffer,
                         uint16_t ReadSize)
{
   83a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83a6a:	4607      	mov	r7, r0
   83a6c:	460d      	mov	r5, r1
   83a6e:	4614      	mov	r4, r2
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83a70:	4b1e      	ldr	r3, [pc, #120]	; (83aec <XMEGANVM_ReadMemory+0x84>)
   83a72:	4798      	blx	r3
   83a74:	4603      	mov	r3, r0
   83a76:	b908      	cbnz	r0, 83a7c <XMEGANVM_ReadMemory+0x14>
		XMEGANVM_SendAddress(ReadAddress);
		*(ReadBuffer++) = XPROGTarget_ReceiveByte();
	}

	return (TimeoutTicksRemaining > 0);
}
   83a78:	4618      	mov	r0, r3
   83a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83a7c:	204c      	movs	r0, #76	; 0x4c
   83a7e:	4e1c      	ldr	r6, [pc, #112]	; (83af0 <XMEGANVM_ReadMemory+0x88>)
   83a80:	47b0      	blx	r6
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83a82:	200a      	movs	r0, #10
   83a84:	4b1b      	ldr	r3, [pc, #108]	; (83af4 <XMEGANVM_ReadMemory+0x8c>)
   83a86:	4798      	blx	r3
	XPROGTarget_SendByte(XMEGA_NVM_CMD_READNVM);
   83a88:	2043      	movs	r0, #67	; 0x43
   83a8a:	47b0      	blx	r6
	if (ReadSize > 1)
   83a8c:	2c01      	cmp	r4, #1
   83a8e:	d923      	bls.n	83ad8 <XMEGANVM_ReadMemory+0x70>
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83a90:	206b      	movs	r0, #107	; 0x6b
   83a92:	47b0      	blx	r6
		XMEGANVM_SendAddress(ReadAddress);
   83a94:	4638      	mov	r0, r7
   83a96:	4b18      	ldr	r3, [pc, #96]	; (83af8 <XMEGANVM_ReadMemory+0x90>)
   83a98:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   83a9a:	20a0      	movs	r0, #160	; 0xa0
   83a9c:	47b0      	blx	r6
		XPROGTarget_SendByte(ReadSize - 1);
   83a9e:	1e60      	subs	r0, r4, #1
   83aa0:	b2c0      	uxtb	r0, r0
   83aa2:	47b0      	blx	r6
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   83aa4:	2024      	movs	r0, #36	; 0x24
   83aa6:	47b0      	blx	r6
		while (ReadSize-- && TimeoutTicksRemaining)
   83aa8:	1e63      	subs	r3, r4, #1
   83aaa:	b29b      	uxth	r3, r3
   83aac:	b174      	cbz	r4, 83acc <XMEGANVM_ReadMemory+0x64>
   83aae:	4a13      	ldr	r2, [pc, #76]	; (83afc <XMEGANVM_ReadMemory+0x94>)
   83ab0:	6812      	ldr	r2, [r2, #0]
   83ab2:	b15a      	cbz	r2, 83acc <XMEGANVM_ReadMemory+0x64>
   83ab4:	1e6c      	subs	r4, r5, #1
   83ab6:	441d      	add	r5, r3
		  *(ReadBuffer++) = XPROGTarget_ReceiveByte();
   83ab8:	4e11      	ldr	r6, [pc, #68]	; (83b00 <XMEGANVM_ReadMemory+0x98>)
		while (ReadSize-- && TimeoutTicksRemaining)
   83aba:	4f10      	ldr	r7, [pc, #64]	; (83afc <XMEGANVM_ReadMemory+0x94>)
		  *(ReadBuffer++) = XPROGTarget_ReceiveByte();
   83abc:	47b0      	blx	r6
   83abe:	f804 0f01 	strb.w	r0, [r4, #1]!
		while (ReadSize-- && TimeoutTicksRemaining)
   83ac2:	42ac      	cmp	r4, r5
   83ac4:	d002      	beq.n	83acc <XMEGANVM_ReadMemory+0x64>
   83ac6:	683b      	ldr	r3, [r7, #0]
   83ac8:	2b00      	cmp	r3, #0
   83aca:	d1f7      	bne.n	83abc <XMEGANVM_ReadMemory+0x54>
	return (TimeoutTicksRemaining > 0);
   83acc:	4b0b      	ldr	r3, [pc, #44]	; (83afc <XMEGANVM_ReadMemory+0x94>)
   83ace:	681b      	ldr	r3, [r3, #0]
   83ad0:	3300      	adds	r3, #0
   83ad2:	bf18      	it	ne
   83ad4:	2301      	movne	r3, #1
   83ad6:	e7cf      	b.n	83a78 <XMEGANVM_ReadMemory+0x10>
		XPROGTarget_SendByte(PDI_CMD_LDS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83ad8:	200c      	movs	r0, #12
   83ada:	4b05      	ldr	r3, [pc, #20]	; (83af0 <XMEGANVM_ReadMemory+0x88>)
   83adc:	4798      	blx	r3
		XMEGANVM_SendAddress(ReadAddress);
   83ade:	4638      	mov	r0, r7
   83ae0:	4b05      	ldr	r3, [pc, #20]	; (83af8 <XMEGANVM_ReadMemory+0x90>)
   83ae2:	4798      	blx	r3
		*(ReadBuffer++) = XPROGTarget_ReceiveByte();
   83ae4:	4b06      	ldr	r3, [pc, #24]	; (83b00 <XMEGANVM_ReadMemory+0x98>)
   83ae6:	4798      	blx	r3
   83ae8:	7028      	strb	r0, [r5, #0]
   83aea:	e7ef      	b.n	83acc <XMEGANVM_ReadMemory+0x64>
   83aec:	00083975 	.word	0x00083975
   83af0:	000841a5 	.word	0x000841a5
   83af4:	00083931 	.word	0x00083931
   83af8:	00083911 	.word	0x00083911
   83afc:	20001dac 	.word	0x20001dac
   83b00:	000841d1 	.word	0x000841d1

00083b04 <XMEGANVM_WriteByteMemory>:
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_WriteByteMemory(const uint8_t WriteCommand,
                              const uint32_t WriteAddress,
                              const uint8_t data)
{
   83b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83b08:	4680      	mov	r8, r0
   83b0a:	460f      	mov	r7, r1
   83b0c:	4616      	mov	r6, r2
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83b0e:	4b0b      	ldr	r3, [pc, #44]	; (83b3c <XMEGANVM_WriteByteMemory+0x38>)
   83b10:	4798      	blx	r3
   83b12:	4604      	mov	r4, r0
   83b14:	b910      	cbnz	r0, 83b1c <XMEGANVM_WriteByteMemory+0x18>
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
	XMEGANVM_SendAddress(WriteAddress);
	XPROGTarget_SendByte(data);

	return true;
}
   83b16:	4620      	mov	r0, r4
   83b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83b1c:	204c      	movs	r0, #76	; 0x4c
   83b1e:	4d08      	ldr	r5, [pc, #32]	; (83b40 <XMEGANVM_WriteByteMemory+0x3c>)
   83b20:	47a8      	blx	r5
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83b22:	200a      	movs	r0, #10
   83b24:	4b07      	ldr	r3, [pc, #28]	; (83b44 <XMEGANVM_WriteByteMemory+0x40>)
   83b26:	4798      	blx	r3
	XPROGTarget_SendByte(WriteCommand);
   83b28:	4640      	mov	r0, r8
   83b2a:	47a8      	blx	r5
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83b2c:	204c      	movs	r0, #76	; 0x4c
   83b2e:	47a8      	blx	r5
	XMEGANVM_SendAddress(WriteAddress);
   83b30:	4638      	mov	r0, r7
   83b32:	4b05      	ldr	r3, [pc, #20]	; (83b48 <XMEGANVM_WriteByteMemory+0x44>)
   83b34:	4798      	blx	r3
	XPROGTarget_SendByte(data);
   83b36:	4630      	mov	r0, r6
   83b38:	47a8      	blx	r5
	return true;
   83b3a:	e7ec      	b.n	83b16 <XMEGANVM_WriteByteMemory+0x12>
   83b3c:	00083975 	.word	0x00083975
   83b40:	000841a5 	.word	0x000841a5
   83b44:	00083931 	.word	0x00083931
   83b48:	00083911 	.word	0x00083911

00083b4c <XMEGANVM_WritePageMemory>:
                              const uint8_t WritePageCommand,
                              const uint8_t PageMode,
                              const uint32_t WriteAddress,
                              const uint8_t* WriteBuffer,
                              uint16_t WriteSize)
{
   83b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83b50:	4681      	mov	r9, r0
   83b52:	4617      	mov	r7, r2
   83b54:	461d      	mov	r5, r3
   83b56:	f8bd 6028 	ldrh.w	r6, [sp, #40]	; 0x28
	if (PageMode & XPROG_PAGEMODE_ERASE)
   83b5a:	f013 0f01 	tst.w	r3, #1
   83b5e:	d107      	bne.n	83b70 <XMEGANVM_WritePageMemory+0x24>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}

	if (WriteSize)
   83b60:	b9e6      	cbnz	r6, 83b9c <XMEGANVM_WritePageMemory+0x50>
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
		while (WriteSize--)
		  XPROGTarget_SendByte(*(WriteBuffer++));
	}

	if (PageMode & XPROG_PAGEMODE_WRITE)
   83b62:	f015 0f02 	tst.w	r5, #2
   83b66:	d13f      	bne.n	83be8 <XMEGANVM_WritePageMemory+0x9c>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendAddress(WriteAddress);
		XPROGTarget_SendByte(0x00);
	}

	return true;
   83b68:	2401      	movs	r4, #1
}
   83b6a:	4620      	mov	r0, r4
   83b6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83b70:	4688      	mov	r8, r1
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83b72:	4b28      	ldr	r3, [pc, #160]	; (83c14 <XMEGANVM_WritePageMemory+0xc8>)
   83b74:	4798      	blx	r3
   83b76:	4604      	mov	r4, r0
   83b78:	2800      	cmp	r0, #0
   83b7a:	d0f6      	beq.n	83b6a <XMEGANVM_WritePageMemory+0x1e>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83b7c:	204c      	movs	r0, #76	; 0x4c
   83b7e:	4c26      	ldr	r4, [pc, #152]	; (83c18 <XMEGANVM_WritePageMemory+0xcc>)
   83b80:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83b82:	200a      	movs	r0, #10
   83b84:	f8df a094 	ldr.w	sl, [pc, #148]	; 83c1c <XMEGANVM_WritePageMemory+0xd0>
   83b88:	47d0      	blx	sl
		XPROGTarget_SendByte(EraseBuffCommand);
   83b8a:	4640      	mov	r0, r8
   83b8c:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83b8e:	204c      	movs	r0, #76	; 0x4c
   83b90:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83b92:	200b      	movs	r0, #11
   83b94:	47d0      	blx	sl
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83b96:	2001      	movs	r0, #1
   83b98:	47a0      	blx	r4
   83b9a:	e7e1      	b.n	83b60 <XMEGANVM_WritePageMemory+0x14>
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83b9c:	4b1d      	ldr	r3, [pc, #116]	; (83c14 <XMEGANVM_WritePageMemory+0xc8>)
   83b9e:	4798      	blx	r3
   83ba0:	4604      	mov	r4, r0
   83ba2:	2800      	cmp	r0, #0
   83ba4:	d0e1      	beq.n	83b6a <XMEGANVM_WritePageMemory+0x1e>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83ba6:	204c      	movs	r0, #76	; 0x4c
   83ba8:	4c1b      	ldr	r4, [pc, #108]	; (83c18 <XMEGANVM_WritePageMemory+0xcc>)
   83baa:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83bac:	200a      	movs	r0, #10
   83bae:	4b1b      	ldr	r3, [pc, #108]	; (83c1c <XMEGANVM_WritePageMemory+0xd0>)
   83bb0:	4798      	blx	r3
		XPROGTarget_SendByte(WriteBuffCommand);
   83bb2:	4648      	mov	r0, r9
   83bb4:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83bb6:	206b      	movs	r0, #107	; 0x6b
   83bb8:	47a0      	blx	r4
		XMEGANVM_SendAddress(WriteAddress);
   83bba:	9808      	ldr	r0, [sp, #32]
   83bbc:	4b18      	ldr	r3, [pc, #96]	; (83c20 <XMEGANVM_WritePageMemory+0xd4>)
   83bbe:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   83bc0:	20a0      	movs	r0, #160	; 0xa0
   83bc2:	47a0      	blx	r4
		XPROGTarget_SendByte(WriteSize - 1);
   83bc4:	1e70      	subs	r0, r6, #1
   83bc6:	b2c0      	uxtb	r0, r0
   83bc8:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   83bca:	2064      	movs	r0, #100	; 0x64
   83bcc:	47a0      	blx	r4
   83bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83bd0:	1e5c      	subs	r4, r3, #1
		while (WriteSize--)
   83bd2:	3e01      	subs	r6, #1
   83bd4:	b2b6      	uxth	r6, r6
   83bd6:	441e      	add	r6, r3
		  XPROGTarget_SendByte(*(WriteBuffer++));
   83bd8:	f8df 803c 	ldr.w	r8, [pc, #60]	; 83c18 <XMEGANVM_WritePageMemory+0xcc>
   83bdc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   83be0:	47c0      	blx	r8
		while (WriteSize--)
   83be2:	42b4      	cmp	r4, r6
   83be4:	d1fa      	bne.n	83bdc <XMEGANVM_WritePageMemory+0x90>
   83be6:	e7bc      	b.n	83b62 <XMEGANVM_WritePageMemory+0x16>
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83be8:	4b0a      	ldr	r3, [pc, #40]	; (83c14 <XMEGANVM_WritePageMemory+0xc8>)
   83bea:	4798      	blx	r3
   83bec:	4604      	mov	r4, r0
   83bee:	2800      	cmp	r0, #0
   83bf0:	d0bb      	beq.n	83b6a <XMEGANVM_WritePageMemory+0x1e>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83bf2:	204c      	movs	r0, #76	; 0x4c
   83bf4:	4d08      	ldr	r5, [pc, #32]	; (83c18 <XMEGANVM_WritePageMemory+0xcc>)
   83bf6:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83bf8:	200a      	movs	r0, #10
   83bfa:	4b08      	ldr	r3, [pc, #32]	; (83c1c <XMEGANVM_WritePageMemory+0xd0>)
   83bfc:	4798      	blx	r3
		XPROGTarget_SendByte(WritePageCommand);
   83bfe:	4638      	mov	r0, r7
   83c00:	47a8      	blx	r5
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83c02:	204c      	movs	r0, #76	; 0x4c
   83c04:	47a8      	blx	r5
		XMEGANVM_SendAddress(WriteAddress);
   83c06:	9808      	ldr	r0, [sp, #32]
   83c08:	4b05      	ldr	r3, [pc, #20]	; (83c20 <XMEGANVM_WritePageMemory+0xd4>)
   83c0a:	4798      	blx	r3
		XPROGTarget_SendByte(0x00);
   83c0c:	2000      	movs	r0, #0
   83c0e:	47a8      	blx	r5
   83c10:	e7ab      	b.n	83b6a <XMEGANVM_WritePageMemory+0x1e>
   83c12:	bf00      	nop
   83c14:	00083975 	.word	0x00083975
   83c18:	000841a5 	.word	0x000841a5
   83c1c:	00083931 	.word	0x00083931
   83c20:	00083911 	.word	0x00083911

00083c24 <XMEGANVM_EraseMemory>:
 *
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_EraseMemory(const uint8_t EraseCommand,
                          const uint32_t Address)
{
   83c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c26:	4604      	mov	r4, r0
   83c28:	460e      	mov	r6, r1
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83c2a:	4b36      	ldr	r3, [pc, #216]	; (83d04 <XMEGANVM_EraseMemory+0xe0>)
   83c2c:	4798      	blx	r3
   83c2e:	4603      	mov	r3, r0
   83c30:	b1a8      	cbz	r0, 83c5e <XMEGANVM_EraseMemory+0x3a>
	  return false;

	/* EEPROM and Chip erasures are triggered differently to FLASH section erasures */
	if (EraseCommand == XMEGA_NVM_CMD_CHIPERASE)
   83c32:	2c40      	cmp	r4, #64	; 0x40
   83c34:	d015      	beq.n	83c62 <XMEGANVM_EraseMemory+0x3e>
		/* Set CMDEX bit in NVM CTRLA register to start the erase sequence */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}
	else if (EraseCommand == XMEGA_NVM_CMD_ERASEEEPROM)
   83c36:	2c30      	cmp	r4, #48	; 0x30
   83c38:	d022      	beq.n	83c80 <XMEGANVM_EraseMemory+0x5c>
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}
	else
	{
		/* Send the memory erase command to the target */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83c3a:	204c      	movs	r0, #76	; 0x4c
   83c3c:	4d32      	ldr	r5, [pc, #200]	; (83d08 <XMEGANVM_EraseMemory+0xe4>)
   83c3e:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83c40:	200a      	movs	r0, #10
   83c42:	4b32      	ldr	r3, [pc, #200]	; (83d0c <XMEGANVM_EraseMemory+0xe8>)
   83c44:	4798      	blx	r3
		XPROGTarget_SendByte(EraseCommand);
   83c46:	4620      	mov	r0, r4
   83c48:	47a8      	blx	r5

		/* Other erase modes just need us to address a byte within the target memory space */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83c4a:	204c      	movs	r0, #76	; 0x4c
   83c4c:	47a8      	blx	r5
		XMEGANVM_SendAddress(Address);
   83c4e:	4630      	mov	r0, r6
   83c50:	4b2f      	ldr	r3, [pc, #188]	; (83d10 <XMEGANVM_EraseMemory+0xec>)
   83c52:	4798      	blx	r3
		XPROGTarget_SendByte(0x00);
   83c54:	2000      	movs	r0, #0
   83c56:	47a8      	blx	r5
	}

	/* Wait until the NVM bus is ready again */
	if (!(XMEGANVM_WaitWhileNVMBusBusy())) {
   83c58:	4b2e      	ldr	r3, [pc, #184]	; (83d14 <XMEGANVM_EraseMemory+0xf0>)
   83c5a:	4798      	blx	r3
   83c5c:	4603      	mov	r3, r0
	  return false;
	}

	return true;
}
   83c5e:	4618      	mov	r0, r3
   83c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83c62:	204c      	movs	r0, #76	; 0x4c
   83c64:	4c28      	ldr	r4, [pc, #160]	; (83d08 <XMEGANVM_EraseMemory+0xe4>)
   83c66:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83c68:	200a      	movs	r0, #10
   83c6a:	4d28      	ldr	r5, [pc, #160]	; (83d0c <XMEGANVM_EraseMemory+0xe8>)
   83c6c:	47a8      	blx	r5
		XPROGTarget_SendByte(EraseCommand);
   83c6e:	2040      	movs	r0, #64	; 0x40
   83c70:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83c72:	204c      	movs	r0, #76	; 0x4c
   83c74:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83c76:	200b      	movs	r0, #11
   83c78:	47a8      	blx	r5
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83c7a:	2001      	movs	r0, #1
   83c7c:	47a0      	blx	r4
   83c7e:	e7eb      	b.n	83c58 <XMEGANVM_EraseMemory+0x34>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83c80:	204c      	movs	r0, #76	; 0x4c
   83c82:	4c21      	ldr	r4, [pc, #132]	; (83d08 <XMEGANVM_EraseMemory+0xe4>)
   83c84:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83c86:	200a      	movs	r0, #10
   83c88:	4d20      	ldr	r5, [pc, #128]	; (83d0c <XMEGANVM_EraseMemory+0xe8>)
   83c8a:	47a8      	blx	r5
		XPROGTarget_SendByte(XMEGA_NVM_CMD_ERASEEEPROMPAGEBUFF);
   83c8c:	2036      	movs	r0, #54	; 0x36
   83c8e:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83c90:	204c      	movs	r0, #76	; 0x4c
   83c92:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83c94:	200b      	movs	r0, #11
   83c96:	47a8      	blx	r5
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83c98:	2001      	movs	r0, #1
   83c9a:	47a0      	blx	r4
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83c9c:	4b19      	ldr	r3, [pc, #100]	; (83d04 <XMEGANVM_EraseMemory+0xe0>)
   83c9e:	4798      	blx	r3
   83ca0:	4603      	mov	r3, r0
   83ca2:	2800      	cmp	r0, #0
   83ca4:	d0db      	beq.n	83c5e <XMEGANVM_EraseMemory+0x3a>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83ca6:	204c      	movs	r0, #76	; 0x4c
   83ca8:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83caa:	200a      	movs	r0, #10
   83cac:	47a8      	blx	r5
		XPROGTarget_SendByte(XMEGA_NVM_CMD_LOADEEPROMPAGEBUFF);
   83cae:	2033      	movs	r0, #51	; 0x33
   83cb0:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83cb2:	206b      	movs	r0, #107	; 0x6b
   83cb4:	47a0      	blx	r4
		XMEGANVM_SendAddress(Address);
   83cb6:	4630      	mov	r0, r6
   83cb8:	4b15      	ldr	r3, [pc, #84]	; (83d10 <XMEGANVM_EraseMemory+0xec>)
   83cba:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   83cbc:	20a0      	movs	r0, #160	; 0xa0
   83cbe:	47a0      	blx	r4
		XPROGTarget_SendByte(XPROG_Param_EEPageSize - 1);
   83cc0:	4d15      	ldr	r5, [pc, #84]	; (83d18 <XMEGANVM_EraseMemory+0xf4>)
   83cc2:	7828      	ldrb	r0, [r5, #0]
   83cc4:	3801      	subs	r0, #1
   83cc6:	b2c0      	uxtb	r0, r0
   83cc8:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   83cca:	2064      	movs	r0, #100	; 0x64
   83ccc:	47a0      	blx	r4
		for (uint8_t PageByte = 0; PageByte < XPROG_Param_EEPageSize; PageByte++)
   83cce:	882b      	ldrh	r3, [r5, #0]
   83cd0:	b14b      	cbz	r3, 83ce6 <XMEGANVM_EraseMemory+0xc2>
   83cd2:	2400      	movs	r4, #0
		  XPROGTarget_SendByte(0x00);
   83cd4:	4627      	mov	r7, r4
   83cd6:	4e0c      	ldr	r6, [pc, #48]	; (83d08 <XMEGANVM_EraseMemory+0xe4>)
   83cd8:	4638      	mov	r0, r7
   83cda:	47b0      	blx	r6
		for (uint8_t PageByte = 0; PageByte < XPROG_Param_EEPageSize; PageByte++)
   83cdc:	3401      	adds	r4, #1
   83cde:	b2e4      	uxtb	r4, r4
   83ce0:	882b      	ldrh	r3, [r5, #0]
   83ce2:	42a3      	cmp	r3, r4
   83ce4:	d8f8      	bhi.n	83cd8 <XMEGANVM_EraseMemory+0xb4>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83ce6:	204c      	movs	r0, #76	; 0x4c
   83ce8:	4c07      	ldr	r4, [pc, #28]	; (83d08 <XMEGANVM_EraseMemory+0xe4>)
   83cea:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83cec:	200a      	movs	r0, #10
   83cee:	4d07      	ldr	r5, [pc, #28]	; (83d0c <XMEGANVM_EraseMemory+0xe8>)
   83cf0:	47a8      	blx	r5
		XPROGTarget_SendByte(EraseCommand);
   83cf2:	2030      	movs	r0, #48	; 0x30
   83cf4:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83cf6:	204c      	movs	r0, #76	; 0x4c
   83cf8:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83cfa:	200b      	movs	r0, #11
   83cfc:	47a8      	blx	r5
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83cfe:	2001      	movs	r0, #1
   83d00:	47a0      	blx	r4
   83d02:	e7a9      	b.n	83c58 <XMEGANVM_EraseMemory+0x34>
   83d04:	00083975 	.word	0x00083975
   83d08:	000841a5 	.word	0x000841a5
   83d0c:	00083931 	.word	0x00083931
   83d10:	00083911 	.word	0x00083911
   83d14:	00083949 	.word	0x00083949
   83d18:	20000528 	.word	0x20000528

00083d1c <XPROGProtocol_Command>:
/** Handler for the CMD_XPROG command, which wraps up XPROG commands in a V2 wrapper which need to be
 *  removed and processed so that the underlying XPROG command can be handled.
 */
#define XMEGA_BUF_SIZE 256
bool XPROGProtocol_Command(void)
{
   83d1c:	b570      	push	{r4, r5, r6, lr}
   83d1e:	b084      	sub	sp, #16
	static uint8_t status_payload[4];
	status_payload[0] = udd_g_ctrlreq.req.wValue & 0xff;	
   83d20:	4b8e      	ldr	r3, [pc, #568]	; (83f5c <XPROGProtocol_Command+0x240>)
   83d22:	8858      	ldrh	r0, [r3, #2]
   83d24:	b2c3      	uxtb	r3, r0
   83d26:	4a8e      	ldr	r2, [pc, #568]	; (83f60 <XPROGProtocol_Command+0x244>)
   83d28:	7013      	strb	r3, [r2, #0]
	
	static uint8_t xprog_rambuf[XMEGA_BUF_SIZE];
	uint8_t offset;
	
	switch (status_payload[0])
   83d2a:	3b01      	subs	r3, #1
   83d2c:	2b21      	cmp	r3, #33	; 0x21
   83d2e:	d82b      	bhi.n	83d88 <XPROGProtocol_Command+0x6c>
   83d30:	e8df f013 	tbh	[pc, r3, lsl #1]
   83d34:	002f0022 	.word	0x002f0022
   83d38:	00730037 	.word	0x00730037
   83d3c:	00c900a5 	.word	0x00c900a5
   83d40:	002a00cc 	.word	0x002a00cc
   83d44:	002a002a 	.word	0x002a002a
   83d48:	002a002a 	.word	0x002a002a
   83d4c:	002a002a 	.word	0x002a002a
   83d50:	002a002a 	.word	0x002a002a
   83d54:	002a002a 	.word	0x002a002a
   83d58:	002a002a 	.word	0x002a002a
   83d5c:	002a002a 	.word	0x002a002a
   83d60:	002a002a 	.word	0x002a002a
   83d64:	002a002a 	.word	0x002a002a
   83d68:	002a002a 	.word	0x002a002a
   83d6c:	002a002a 	.word	0x002a002a
   83d70:	0160002a 	.word	0x0160002a
   83d74:	014f0141 	.word	0x014f0141
	{
		case XPROG_CMD_ENTER_PROGMODE:
			start_timeoutcnt();
   83d78:	4b7a      	ldr	r3, [pc, #488]	; (83f64 <XPROGProtocol_Command+0x248>)
   83d7a:	4798      	blx	r3
	return false;
}
/** Handler for the XPROG ENTER_PROGMODE command to establish a connection with the attached device. */
static void XPROGProtocol_EnterXPROGMode(void)
{	
	bool NVMBusEnabled = XMEGANVM_EnablePDI();
   83d7c:	4b7a      	ldr	r3, [pc, #488]	; (83f68 <XPROGProtocol_Command+0x24c>)
   83d7e:	4798      	blx	r3
	XPROG_Status = NVMBusEnabled ? XPROG_ERR_OK : XPROG_ERR_FAILED;
   83d80:	f080 0001 	eor.w	r0, r0, #1
   83d84:	4b79      	ldr	r3, [pc, #484]	; (83f6c <XPROGProtocol_Command+0x250>)
   83d86:	7018      	strb	r0, [r3, #0]
	stop_timeoutcnt();
   83d88:	4b79      	ldr	r3, [pc, #484]	; (83f70 <XPROGProtocol_Command+0x254>)
   83d8a:	4798      	blx	r3
	return false;
   83d8c:	2000      	movs	r0, #0
}
   83d8e:	b004      	add	sp, #16
   83d90:	bd70      	pop	{r4, r5, r6, pc}
			start_timeoutcnt();
   83d92:	4b74      	ldr	r3, [pc, #464]	; (83f64 <XPROGProtocol_Command+0x248>)
   83d94:	4798      	blx	r3
/** Handler for the XPROG LEAVE_PROGMODE command to terminate the PDI programming connection with
 *  the attached device.
 */
static void XPROGProtocol_LeaveXPROGMode(void)
{
    XMEGANVM_DisablePDI();
   83d96:	4b77      	ldr	r3, [pc, #476]	; (83f74 <XPROGProtocol_Command+0x258>)
   83d98:	4798      	blx	r3
	XPROG_Status = XPROG_ERR_OK;
   83d9a:	2200      	movs	r2, #0
   83d9c:	4b73      	ldr	r3, [pc, #460]	; (83f6c <XPROGProtocol_Command+0x250>)
   83d9e:	701a      	strb	r2, [r3, #0]
   83da0:	e7f2      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			start_timeoutcnt();
   83da2:	4b70      	ldr	r3, [pc, #448]	; (83f64 <XPROGProtocol_Command+0x248>)
   83da4:	4798      	blx	r3
}

/** Handler for the XPRG ERASE command to erase a specific memory address space in the attached device. */
static void XPROGProtocol_Erase(void)
{
	XPROG_Status = XPROG_ERR_OK;
   83da6:	2200      	movs	r2, #0
   83da8:	4b70      	ldr	r3, [pc, #448]	; (83f6c <XPROGProtocol_Command+0x250>)
   83daa:	701a      	strb	r2, [r3, #0]
	
	if (udd_g_ctrlreq.payload_size < 5){
   83dac:	4b6b      	ldr	r3, [pc, #428]	; (83f5c <XPROGProtocol_Command+0x240>)
   83dae:	899b      	ldrh	r3, [r3, #12]
   83db0:	2b04      	cmp	r3, #4
   83db2:	d915      	bls.n	83de0 <XPROGProtocol_Command+0xc4>
		XPROG_Status = XPROG_ERR_FAILED;
		return;
	}
	
	uint8_t MemoryType = udd_g_ctrlreq.payload[0]; //Not used
   83db4:	4b69      	ldr	r3, [pc, #420]	; (83f5c <XPROGProtocol_Command+0x240>)
   83db6:	689b      	ldr	r3, [r3, #8]
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   83db8:	791a      	ldrb	r2, [r3, #4]
   83dba:	78d9      	ldrb	r1, [r3, #3]
   83dbc:	0409      	lsls	r1, r1, #16
   83dbe:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
   83dc2:	785a      	ldrb	r2, [r3, #1]
   83dc4:	4311      	orrs	r1, r2
   83dc6:	789a      	ldrb	r2, [r3, #2]
   83dc8:	ea41 2102 	orr.w	r1, r1, r2, lsl #8

	uint8_t EraseCommand;

	/* Determine which NVM command to send to the device depending on the memory to erase */
	switch (MemoryType)
   83dcc:	781b      	ldrb	r3, [r3, #0]
   83dce:	3b01      	subs	r3, #1
   83dd0:	2b07      	cmp	r3, #7
   83dd2:	d817      	bhi.n	83e04 <XPROGProtocol_Command+0xe8>
   83dd4:	e8df f003 	tbb	[pc, r3]
   83dd8:	0c0a0818 	.word	0x0c0a0818
   83ddc:	1412100e 	.word	0x1412100e
		XPROG_Status = XPROG_ERR_FAILED;
   83de0:	2201      	movs	r2, #1
   83de2:	4b62      	ldr	r3, [pc, #392]	; (83f6c <XPROGProtocol_Command+0x250>)
   83de4:	701a      	strb	r2, [r3, #0]
   83de6:	e7cf      	b.n	83d88 <XPROGProtocol_Command+0x6c>
	{
		case XPROG_ERASE_CHIP:
		EraseCommand = XMEGA_NVM_CMD_CHIPERASE;
		break;
		case XPROG_ERASE_APP:
		EraseCommand = XMEGA_NVM_CMD_ERASEAPPSEC;
   83de8:	2020      	movs	r0, #32
   83dea:	e00e      	b.n	83e0a <XPROGProtocol_Command+0xee>
		break;
		case XPROG_ERASE_BOOT:
		EraseCommand = XMEGA_NVM_CMD_ERASEBOOTSEC;
   83dec:	2068      	movs	r0, #104	; 0x68
   83dee:	e00c      	b.n	83e0a <XPROGProtocol_Command+0xee>
		break;
		case XPROG_ERASE_EEPROM:
		EraseCommand = XMEGA_NVM_CMD_ERASEEEPROM;
   83df0:	2030      	movs	r0, #48	; 0x30
   83df2:	e00a      	b.n	83e0a <XPROGProtocol_Command+0xee>
		break;
		case XPROG_ERASE_APP_PAGE:
		EraseCommand = XMEGA_NVM_CMD_ERASEAPPSECPAGE;
   83df4:	2022      	movs	r0, #34	; 0x22
   83df6:	e008      	b.n	83e0a <XPROGProtocol_Command+0xee>
		break;
		case XPROG_ERASE_BOOT_PAGE:
		EraseCommand = XMEGA_NVM_CMD_ERASEBOOTSECPAGE;
   83df8:	202a      	movs	r0, #42	; 0x2a
   83dfa:	e006      	b.n	83e0a <XPROGProtocol_Command+0xee>
		break;
		case XPROG_ERASE_EEPROM_PAGE:
		EraseCommand = XMEGA_NVM_CMD_ERASEEEPROMPAGE;
   83dfc:	2032      	movs	r0, #50	; 0x32
   83dfe:	e004      	b.n	83e0a <XPROGProtocol_Command+0xee>
		break;
		case XPROG_ERASE_USERSIG:
		EraseCommand = XMEGA_NVM_CMD_ERASEUSERSIG;
   83e00:	2018      	movs	r0, #24
   83e02:	e002      	b.n	83e0a <XPROGProtocol_Command+0xee>
		break;
		default:
		EraseCommand = XMEGA_NVM_CMD_NOOP;
   83e04:	2000      	movs	r0, #0
   83e06:	e000      	b.n	83e0a <XPROGProtocol_Command+0xee>
		EraseCommand = XMEGA_NVM_CMD_CHIPERASE;
   83e08:	2040      	movs	r0, #64	; 0x40
		break;
	}

	/* Erase the target memory, indicate timeout if occurred */
	if (XMEGANVM_EraseMemory(EraseCommand, Address) == false) {
   83e0a:	4b5b      	ldr	r3, [pc, #364]	; (83f78 <XPROGProtocol_Command+0x25c>)
   83e0c:	4798      	blx	r3
   83e0e:	2800      	cmp	r0, #0
   83e10:	d1ba      	bne.n	83d88 <XPROGProtocol_Command+0x6c>
		XPROG_Status = XPROG_ERR_TIMEOUT;		
   83e12:	2203      	movs	r2, #3
   83e14:	4b55      	ldr	r3, [pc, #340]	; (83f6c <XPROGProtocol_Command+0x250>)
   83e16:	701a      	strb	r2, [r3, #0]
   83e18:	e7b6      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			start_timeoutcnt();
   83e1a:	4b52      	ldr	r3, [pc, #328]	; (83f64 <XPROGProtocol_Command+0x248>)
   83e1c:	4798      	blx	r3
}

/** Handler for the XPROG WRITE_MEMORY command to write to a specific memory space within the attached device. */
static void XPROGProtocol_WriteMemory(uint8_t * outbuf)
{
	XPROG_Status = XPROG_ERR_OK;
   83e1e:	2200      	movs	r2, #0
   83e20:	4b52      	ldr	r3, [pc, #328]	; (83f6c <XPROGProtocol_Command+0x250>)
   83e22:	701a      	strb	r2, [r3, #0]
	
	if (udd_g_ctrlreq.req.wLength < 8) {
   83e24:	4b4d      	ldr	r3, [pc, #308]	; (83f5c <XPROGProtocol_Command+0x240>)
   83e26:	88db      	ldrh	r3, [r3, #6]
   83e28:	2b07      	cmp	r3, #7
   83e2a:	d802      	bhi.n	83e32 <XPROGProtocol_Command+0x116>
		XPROG_Status = XPROG_ERR_FAILED;
   83e2c:	2201      	movs	r2, #1
   83e2e:	4b4f      	ldr	r3, [pc, #316]	; (83f6c <XPROGProtocol_Command+0x250>)
   83e30:	701a      	strb	r2, [r3, #0]
	}
	
	uint8_t MemoryType = udd_g_ctrlreq.payload[0];
   83e32:	4b4a      	ldr	r3, [pc, #296]	; (83f5c <XPROGProtocol_Command+0x240>)
   83e34:	689b      	ldr	r3, [r3, #8]
	uint8_t  PageMode = udd_g_ctrlreq.payload[1];
	uint32_t Address = (udd_g_ctrlreq.payload[5] << 24) | (udd_g_ctrlreq.payload[4] << 16) | (udd_g_ctrlreq.payload[3] << 8) | (udd_g_ctrlreq.payload[2]);
   83e36:	795a      	ldrb	r2, [r3, #5]
   83e38:	7919      	ldrb	r1, [r3, #4]
   83e3a:	0409      	lsls	r1, r1, #16
   83e3c:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
   83e40:	789a      	ldrb	r2, [r3, #2]
   83e42:	4311      	orrs	r1, r2
   83e44:	78da      	ldrb	r2, [r3, #3]
   83e46:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
	uint8_t WriteCommand     = XMEGA_NVM_CMD_WRITEFLASHPAGE;
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
	bool    PagedMemory      = true;

	switch (MemoryType)
   83e4a:	781a      	ldrb	r2, [r3, #0]
   83e4c:	3a01      	subs	r2, #1
   83e4e:	2a05      	cmp	r2, #5
   83e50:	d811      	bhi.n	83e76 <XPROGProtocol_Command+0x15a>
   83e52:	e8df f012 	tbh	[pc, r2, lsl #1]
   83e56:	00e1      	.short	0x00e1
   83e58:	00e50008 	.word	0x00e50008
   83e5c:	000600fd 	.word	0x000600fd
   83e60:	000c      	.short	0x000c
		case XPROG_MEM_TYPE_FUSE:
		WriteCommand     = XMEGA_NVM_CMD_WRITEFUSE;
		PagedMemory      = false;
		break;
		case XPROG_MEM_TYPE_LOCKBITS:
		WriteCommand     = XMEGA_NVM_CMD_WRITELOCK;
   83e62:	2008      	movs	r0, #8
   83e64:	e0f5      	b.n	84052 <XPROGProtocol_Command+0x336>
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   83e66:	2526      	movs	r5, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   83e68:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITEBOOTSECPAGE;
   83e6a:	222c      	movs	r2, #44	; 0x2c
   83e6c:	e0db      	b.n	84026 <XPROGProtocol_Command+0x30a>
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   83e6e:	2526      	movs	r5, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   83e70:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITEUSERSIG;
   83e72:	221a      	movs	r2, #26
   83e74:	e0d7      	b.n	84026 <XPROGProtocol_Command+0x30a>
	uint8_t WriteCommand     = XMEGA_NVM_CMD_WRITEFLASHPAGE;
   83e76:	222e      	movs	r2, #46	; 0x2e
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   83e78:	2526      	movs	r5, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   83e7a:	2023      	movs	r0, #35	; 0x23
   83e7c:	e0d3      	b.n	84026 <XPROGProtocol_Command+0x30a>
			start_timeoutcnt();
   83e7e:	4b39      	ldr	r3, [pc, #228]	; (83f64 <XPROGProtocol_Command+0x248>)
   83e80:	4798      	blx	r3
/** Handler for the XPROG READ_MEMORY command to read data from a specific address space within the
 *  attached device.
 */
static void XPROGProtocol_ReadMemory(uint8_t * outbuf)
{
	XPROG_Status = XPROG_ERR_OK;
   83e82:	2200      	movs	r2, #0
   83e84:	4b39      	ldr	r3, [pc, #228]	; (83f6c <XPROGProtocol_Command+0x250>)
   83e86:	701a      	strb	r2, [r3, #0]
	//uint8_t MemoryType = udd_g_ctrlreq.payload[0]; //Not used
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   83e88:	4b34      	ldr	r3, [pc, #208]	; (83f5c <XPROGProtocol_Command+0x240>)
   83e8a:	6899      	ldr	r1, [r3, #8]
	uint16_t Length = udd_g_ctrlreq.payload[5] | (udd_g_ctrlreq.payload[6] << 8);
   83e8c:	798b      	ldrb	r3, [r1, #6]
   83e8e:	794a      	ldrb	r2, [r1, #5]
   83e90:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   83e94:	7908      	ldrb	r0, [r1, #4]
   83e96:	78cb      	ldrb	r3, [r1, #3]
   83e98:	041b      	lsls	r3, r3, #16
   83e9a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
   83e9e:	7848      	ldrb	r0, [r1, #1]
   83ea0:	4303      	orrs	r3, r0
   83ea2:	7888      	ldrb	r0, [r1, #2]
	}
	
	//printf("Reading from %x, %d\n", Address, Length);

	/* Read the PDI target's memory, indicate timeout if occurred */
	if (!(XMEGANVM_ReadMemory(Address, outbuf, Length))) {
   83ea4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
   83ea8:	bf28      	it	cs
   83eaa:	f44f 7280 	movcs.w	r2, #256	; 0x100
   83eae:	4933      	ldr	r1, [pc, #204]	; (83f7c <XPROGProtocol_Command+0x260>)
   83eb0:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
   83eb4:	4b32      	ldr	r3, [pc, #200]	; (83f80 <XPROGProtocol_Command+0x264>)
   83eb6:	4798      	blx	r3
   83eb8:	2800      	cmp	r0, #0
   83eba:	f47f af65 	bne.w	83d88 <XPROGProtocol_Command+0x6c>
	  XPROG_Status = XPROG_ERR_TIMEOUT;
   83ebe:	2203      	movs	r2, #3
   83ec0:	4b2a      	ldr	r3, [pc, #168]	; (83f6c <XPROGProtocol_Command+0x250>)
   83ec2:	701a      	strb	r2, [r3, #0]
   83ec4:	e760      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			start_timeoutcnt();
   83ec6:	4b27      	ldr	r3, [pc, #156]	; (83f64 <XPROGProtocol_Command+0x248>)
   83ec8:	4798      	blx	r3
			break;
   83eca:	e75d      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			start_timeoutcnt();
   83ecc:	4b25      	ldr	r3, [pc, #148]	; (83f64 <XPROGProtocol_Command+0x248>)
   83ece:	4798      	blx	r3
}


static void XPROGProtocol_SetParam(void)
{
	XPROG_Status = XPROG_ERR_OK;
   83ed0:	2200      	movs	r2, #0
   83ed2:	4b26      	ldr	r3, [pc, #152]	; (83f6c <XPROGProtocol_Command+0x250>)
   83ed4:	701a      	strb	r2, [r3, #0]

	uint8_t XPROGParam = udd_g_ctrlreq.payload[0];
	
	//At least 2 bytes needed - parameters + value
	if (udd_g_ctrlreq.payload_size < 2){
   83ed6:	4b21      	ldr	r3, [pc, #132]	; (83f5c <XPROGProtocol_Command+0x240>)
   83ed8:	8999      	ldrh	r1, [r3, #12]
   83eda:	2901      	cmp	r1, #1
   83edc:	d90b      	bls.n	83ef6 <XPROGProtocol_Command+0x1da>
	uint8_t XPROGParam = udd_g_ctrlreq.payload[0];
   83ede:	4b1f      	ldr	r3, [pc, #124]	; (83f5c <XPROGProtocol_Command+0x240>)
   83ee0:	689a      	ldr	r2, [r3, #8]
		XPROG_Status = XPROG_ERR_FAILED;
		return;
	}

	/* Determine which parameter is being set, store the new parameter value */
	switch (XPROGParam)
   83ee2:	7813      	ldrb	r3, [r2, #0]
   83ee4:	3b01      	subs	r3, #1
   83ee6:	2b07      	cmp	r3, #7
   83ee8:	d861      	bhi.n	83fae <XPROGProtocol_Command+0x292>
   83eea:	e8df f003 	tbb	[pc, r3]
   83eee:	1b08      	.short	0x1b08
   83ef0:	60602c28 	.word	0x60602c28
   83ef4:	3060      	.short	0x3060
		XPROG_Status = XPROG_ERR_FAILED;
   83ef6:	2201      	movs	r2, #1
   83ef8:	4b1c      	ldr	r3, [pc, #112]	; (83f6c <XPROGProtocol_Command+0x250>)
   83efa:	701a      	strb	r2, [r3, #0]
   83efc:	e744      	b.n	83d88 <XPROGProtocol_Command+0x6c>
	{
		case XPROG_PARAM_NVMBASE:
			//5 bytes - parameters + value
			if (udd_g_ctrlreq.payload_size < 5){
   83efe:	2904      	cmp	r1, #4
   83f00:	d803      	bhi.n	83f0a <XPROGProtocol_Command+0x1ee>
				XPROG_Status = XPROG_ERR_FAILED;
   83f02:	2201      	movs	r2, #1
   83f04:	4b19      	ldr	r3, [pc, #100]	; (83f6c <XPROGProtocol_Command+0x250>)
   83f06:	701a      	strb	r2, [r3, #0]
   83f08:	e73e      	b.n	83d88 <XPROGProtocol_Command+0x6c>
				return;
			}
			XPROG_Param_NVMBase       = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   83f0a:	7911      	ldrb	r1, [r2, #4]
   83f0c:	78d3      	ldrb	r3, [r2, #3]
   83f0e:	041b      	lsls	r3, r3, #16
   83f10:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
   83f14:	7851      	ldrb	r1, [r2, #1]
   83f16:	430b      	orrs	r3, r1
   83f18:	7892      	ldrb	r2, [r2, #2]
   83f1a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   83f1e:	4a19      	ldr	r2, [pc, #100]	; (83f84 <XPROGProtocol_Command+0x268>)
   83f20:	6013      	str	r3, [r2, #0]
   83f22:	e731      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			break;
		case XPROG_PARAM_EEPPAGESIZE:
			//3 bytes - parameters + value
			if (udd_g_ctrlreq.payload_size < 3){
   83f24:	2902      	cmp	r1, #2
   83f26:	d803      	bhi.n	83f30 <XPROGProtocol_Command+0x214>
				XPROG_Status = XPROG_ERR_FAILED;
   83f28:	2201      	movs	r2, #1
   83f2a:	4b10      	ldr	r3, [pc, #64]	; (83f6c <XPROGProtocol_Command+0x250>)
   83f2c:	701a      	strb	r2, [r3, #0]
   83f2e:	e72b      	b.n	83d88 <XPROGProtocol_Command+0x6c>
				return;
			}
			XPROG_Param_EEPageSize    = udd_g_ctrlreq.payload[1] | (udd_g_ctrlreq.payload[2] << 8);
   83f30:	7891      	ldrb	r1, [r2, #2]
   83f32:	7853      	ldrb	r3, [r2, #1]
   83f34:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   83f38:	4a13      	ldr	r2, [pc, #76]	; (83f88 <XPROGProtocol_Command+0x26c>)
   83f3a:	8013      	strh	r3, [r2, #0]
   83f3c:	e724      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			break;
		case XPROG_PARAM_NVMCMD_REG:
			XPROG_Param_NVMCMDRegAddr = udd_g_ctrlreq.payload[1];
   83f3e:	7852      	ldrb	r2, [r2, #1]
   83f40:	4b12      	ldr	r3, [pc, #72]	; (83f8c <XPROGProtocol_Command+0x270>)
   83f42:	701a      	strb	r2, [r3, #0]
   83f44:	e720      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			break;
		case XPROG_PARAM_NVMCSR_REG:
			XPROG_Param_NVMCSRRegAddr = udd_g_ctrlreq.payload[1];
   83f46:	7852      	ldrb	r2, [r2, #1]
   83f48:	4b11      	ldr	r3, [pc, #68]	; (83f90 <XPROGProtocol_Command+0x274>)
   83f4a:	701a      	strb	r2, [r3, #0]
   83f4c:	e71c      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			break;
		case XPROG_PARAM_TIMEOUT:
			//5 bytes - parameters + value
			if (udd_g_ctrlreq.payload_size < 5){
   83f4e:	2904      	cmp	r1, #4
   83f50:	d820      	bhi.n	83f94 <XPROGProtocol_Command+0x278>
				XPROG_Status = XPROG_ERR_FAILED;
   83f52:	2201      	movs	r2, #1
   83f54:	4b05      	ldr	r3, [pc, #20]	; (83f6c <XPROGProtocol_Command+0x250>)
   83f56:	701a      	strb	r2, [r3, #0]
   83f58:	e716      	b.n	83d88 <XPROGProtocol_Command+0x6c>
   83f5a:	bf00      	nop
   83f5c:	20002468 	.word	0x20002468
   83f60:	200018c0 	.word	0x200018c0
   83f64:	000833c9 	.word	0x000833c9
   83f68:	000839b1 	.word	0x000839b1
   83f6c:	20002450 	.word	0x20002450
   83f70:	00083411 	.word	0x00083411
   83f74:	00083a2d 	.word	0x00083a2d
   83f78:	00083c25 	.word	0x00083c25
   83f7c:	200018c4 	.word	0x200018c4
   83f80:	00083a69 	.word	0x00083a69
   83f84:	2000052c 	.word	0x2000052c
   83f88:	20000528 	.word	0x20000528
   83f8c:	20000530 	.word	0x20000530
   83f90:	20000531 	.word	0x20000531
				return;
			}
			set_timeout((udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]));
   83f94:	7911      	ldrb	r1, [r2, #4]
   83f96:	78d3      	ldrb	r3, [r2, #3]
   83f98:	041b      	lsls	r3, r3, #16
   83f9a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
   83f9e:	7851      	ldrb	r1, [r2, #1]
   83fa0:	430b      	orrs	r3, r1
   83fa2:	7890      	ldrb	r0, [r2, #2]
   83fa4:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
   83fa8:	4b2f      	ldr	r3, [pc, #188]	; (84068 <XPROGProtocol_Command+0x34c>)
   83faa:	4798      	blx	r3
   83fac:	e6ec      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			break;
		default:
			XPROG_Status = XPROG_ERR_FAILED;
   83fae:	2201      	movs	r2, #1
   83fb0:	4b2e      	ldr	r3, [pc, #184]	; (8406c <XPROGProtocol_Command+0x350>)
   83fb2:	701a      	strb	r2, [r3, #0]
   83fb4:	e6e8      	b.n	83d88 <XPROGProtocol_Command+0x6c>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   83fb6:	0a00      	lsrs	r0, r0, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > XMEGA_BUF_SIZE){
   83fb8:	4b2d      	ldr	r3, [pc, #180]	; (84070 <XPROGProtocol_Command+0x354>)
   83fba:	88db      	ldrh	r3, [r3, #6]
   83fbc:	18c2      	adds	r2, r0, r3
   83fbe:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
   83fc2:	dc27      	bgt.n	84014 <XPROGProtocol_Command+0x2f8>
			udd_g_ctrlreq.payload = xprog_rambuf + offset;
   83fc4:	492a      	ldr	r1, [pc, #168]	; (84070 <XPROGProtocol_Command+0x354>)
   83fc6:	4a2b      	ldr	r2, [pc, #172]	; (84074 <XPROGProtocol_Command+0x358>)
   83fc8:	4410      	add	r0, r2
   83fca:	6088      	str	r0, [r1, #8]
			udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   83fcc:	818b      	strh	r3, [r1, #12]
			return true;
   83fce:	2001      	movs	r0, #1
   83fd0:	e6dd      	b.n	83d8e <XPROGProtocol_Command+0x72>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   83fd2:	0a00      	lsrs	r0, r0, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > XMEGA_BUF_SIZE){
   83fd4:	4b26      	ldr	r3, [pc, #152]	; (84070 <XPROGProtocol_Command+0x354>)
   83fd6:	88da      	ldrh	r2, [r3, #6]
   83fd8:	1883      	adds	r3, r0, r2
   83fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   83fde:	dd01      	ble.n	83fe4 <XPROGProtocol_Command+0x2c8>
				return false;
   83fe0:	2000      	movs	r0, #0
   83fe2:	e6d4      	b.n	83d8e <XPROGProtocol_Command+0x72>
			memcpy(xprog_rambuf + offset, udd_g_ctrlreq.payload, udd_g_ctrlreq.req.wLength);
   83fe4:	4b22      	ldr	r3, [pc, #136]	; (84070 <XPROGProtocol_Command+0x354>)
   83fe6:	6899      	ldr	r1, [r3, #8]
   83fe8:	4b22      	ldr	r3, [pc, #136]	; (84074 <XPROGProtocol_Command+0x358>)
   83fea:	4418      	add	r0, r3
   83fec:	4b22      	ldr	r3, [pc, #136]	; (84078 <XPROGProtocol_Command+0x35c>)
   83fee:	4798      	blx	r3
			return true;
   83ff0:	2001      	movs	r0, #1
   83ff2:	e6cc      	b.n	83d8e <XPROGProtocol_Command+0x72>
			status_payload[1] = XPROG_Status;
   83ff4:	4a21      	ldr	r2, [pc, #132]	; (8407c <XPROGProtocol_Command+0x360>)
   83ff6:	4b1d      	ldr	r3, [pc, #116]	; (8406c <XPROGProtocol_Command+0x350>)
   83ff8:	781b      	ldrb	r3, [r3, #0]
   83ffa:	7053      	strb	r3, [r2, #1]
			status_payload[2] = (uint8_t)(TimeoutTicksRemaining == 0);
   83ffc:	4b20      	ldr	r3, [pc, #128]	; (84080 <XPROGProtocol_Command+0x364>)
   83ffe:	681b      	ldr	r3, [r3, #0]
   84000:	fab3 f383 	clz	r3, r3
   84004:	095b      	lsrs	r3, r3, #5
   84006:	7093      	strb	r3, [r2, #2]
			udd_g_ctrlreq.payload = status_payload;
   84008:	4b19      	ldr	r3, [pc, #100]	; (84070 <XPROGProtocol_Command+0x354>)
   8400a:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = 3;
   8400c:	2203      	movs	r2, #3
   8400e:	819a      	strh	r2, [r3, #12]
			return true;
   84010:	2001      	movs	r0, #1
   84012:	e6bc      	b.n	83d8e <XPROGProtocol_Command+0x72>
				return false;
   84014:	2000      	movs	r0, #0
   84016:	e6ba      	b.n	83d8e <XPROGProtocol_Command+0x72>
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   84018:	2526      	movs	r5, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   8401a:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITEAPPSECPAGE;
   8401c:	2224      	movs	r2, #36	; 0x24
   8401e:	e002      	b.n	84026 <XPROGProtocol_Command+0x30a>
		EraseBuffCommand = XMEGA_NVM_CMD_ERASEEEPROMPAGEBUFF;
   84020:	2536      	movs	r5, #54	; 0x36
		WriteBuffCommand = XMEGA_NVM_CMD_LOADEEPROMPAGEBUFF;
   84022:	2033      	movs	r0, #51	; 0x33
		WriteCommand     = XMEGA_NVM_CMD_ERASEWRITEEEPROMPAGE;
   84024:	2235      	movs	r2, #53	; 0x35
	uint16_t Length = udd_g_ctrlreq.payload[6] | (udd_g_ctrlreq.payload[7] << 8);
   84026:	79de      	ldrb	r6, [r3, #7]
   84028:	799c      	ldrb	r4, [r3, #6]
   8402a:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
	if ((PagedMemory && !(XMEGANVM_WritePageMemory(WriteBuffCommand, EraseBuffCommand, WriteCommand,
   8402e:	785b      	ldrb	r3, [r3, #1]
   84030:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   84034:	bf28      	it	cs
   84036:	f44f 7480 	movcs.w	r4, #256	; 0x100
   8403a:	9402      	str	r4, [sp, #8]
   8403c:	4c0d      	ldr	r4, [pc, #52]	; (84074 <XPROGProtocol_Command+0x358>)
   8403e:	9401      	str	r4, [sp, #4]
   84040:	9100      	str	r1, [sp, #0]
   84042:	4629      	mov	r1, r5
   84044:	4c0f      	ldr	r4, [pc, #60]	; (84084 <XPROGProtocol_Command+0x368>)
   84046:	47a0      	blx	r4
   84048:	2800      	cmp	r0, #0
   8404a:	f47f ae9d 	bne.w	83d88 <XPROGProtocol_Command+0x6c>
   8404e:	e007      	b.n	84060 <XPROGProtocol_Command+0x344>
		WriteCommand     = XMEGA_NVM_CMD_WRITEFUSE;
   84050:	204c      	movs	r0, #76	; 0x4c
	     (!PagedMemory && !(XMEGANVM_WriteByteMemory(WriteCommand, Address, outbuf[0]))) )
   84052:	4b08      	ldr	r3, [pc, #32]	; (84074 <XPROGProtocol_Command+0x358>)
   84054:	781a      	ldrb	r2, [r3, #0]
   84056:	4b0c      	ldr	r3, [pc, #48]	; (84088 <XPROGProtocol_Command+0x36c>)
   84058:	4798      	blx	r3
   8405a:	2800      	cmp	r0, #0
   8405c:	f47f ae94 	bne.w	83d88 <XPROGProtocol_Command+0x6c>
		XPROG_Status = XPROG_ERR_TIMEOUT;
   84060:	2203      	movs	r2, #3
   84062:	4b02      	ldr	r3, [pc, #8]	; (8406c <XPROGProtocol_Command+0x350>)
   84064:	701a      	strb	r2, [r3, #0]
   84066:	e68f      	b.n	83d88 <XPROGProtocol_Command+0x6c>
   84068:	00083359 	.word	0x00083359
   8406c:	20002450 	.word	0x20002450
   84070:	20002468 	.word	0x20002468
   84074:	200018c4 	.word	0x200018c4
   84078:	0008777d 	.word	0x0008777d
   8407c:	200018c0 	.word	0x200018c0
   84080:	20001dac 	.word	0x20001dac
   84084:	00083b4d 	.word	0x00083b4d
   84088:	00083b05 	.word	0x00083b05

0008408c <XPROGTarget_SetRxMode>:

	IsSending = true;
}

static void XPROGTarget_SetRxMode(void)
{
   8408c:	b538      	push	{r3, r4, r5, lr}
	while(usart_is_tx_empty(USART_PDI) == 0);
   8408e:	4d0b      	ldr	r5, [pc, #44]	; (840bc <XPROGTarget_SetRxMode+0x30>)
   84090:	4c0b      	ldr	r4, [pc, #44]	; (840c0 <XPROGTarget_SetRxMode+0x34>)
   84092:	4628      	mov	r0, r5
   84094:	47a0      	blx	r4
   84096:	2800      	cmp	r0, #0
   84098:	d0fb      	beq.n	84092 <XPROGTarget_SetRxMode+0x6>

	usart_disable_tx(USART_PDI);
   8409a:	4c08      	ldr	r4, [pc, #32]	; (840bc <XPROGTarget_SetRxMode+0x30>)
   8409c:	4620      	mov	r0, r4
   8409e:	4b09      	ldr	r3, [pc, #36]	; (840c4 <XPROGTarget_SetRxMode+0x38>)
   840a0:	4798      	blx	r3
	usart_enable_rx(USART_PDI);
   840a2:	4620      	mov	r0, r4
   840a4:	4b08      	ldr	r3, [pc, #32]	; (840c8 <XPROGTarget_SetRxMode+0x3c>)
   840a6:	4798      	blx	r3
	
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_IN_FLAGS);
   840a8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   840ac:	2014      	movs	r0, #20
   840ae:	4b07      	ldr	r3, [pc, #28]	; (840cc <XPROGTarget_SetRxMode+0x40>)
   840b0:	4798      	blx	r3
	
#ifdef PIN_PDIDWR_GPIO
	gpio_set_pin_low(PIN_PDIDWR_GPIO);
#endif
	
	IsSending = false;
   840b2:	2200      	movs	r2, #0
   840b4:	4b06      	ldr	r3, [pc, #24]	; (840d0 <XPROGTarget_SetRxMode+0x44>)
   840b6:	701a      	strb	r2, [r3, #0]
   840b8:	bd38      	pop	{r3, r4, r5, pc}
   840ba:	bf00      	nop
   840bc:	40094000 	.word	0x40094000
   840c0:	00086d45 	.word	0x00086d45
   840c4:	00086d07 	.word	0x00086d07
   840c8:	00086d11 	.word	0x00086d11
   840cc:	00084ef5 	.word	0x00084ef5
   840d0:	200019c4 	.word	0x200019c4

000840d4 <XPROGTarget_SetTxMode>:
{
   840d4:	b570      	push	{r4, r5, r6, lr}
	while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   840d6:	2518      	movs	r5, #24
   840d8:	4c14      	ldr	r4, [pc, #80]	; (8412c <XPROGTarget_SetTxMode+0x58>)
   840da:	4e15      	ldr	r6, [pc, #84]	; (84130 <XPROGTarget_SetTxMode+0x5c>)
   840dc:	4628      	mov	r0, r5
   840de:	47a0      	blx	r4
   840e0:	b110      	cbz	r0, 840e8 <XPROGTarget_SetTxMode+0x14>
   840e2:	6833      	ldr	r3, [r6, #0]
   840e4:	2b00      	cmp	r3, #0
   840e6:	d1f9      	bne.n	840dc <XPROGTarget_SetTxMode+0x8>
	while(gpio_pin_is_low(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   840e8:	2518      	movs	r5, #24
   840ea:	4c10      	ldr	r4, [pc, #64]	; (8412c <XPROGTarget_SetTxMode+0x58>)
   840ec:	4e10      	ldr	r6, [pc, #64]	; (84130 <XPROGTarget_SetTxMode+0x5c>)
   840ee:	4628      	mov	r0, r5
   840f0:	47a0      	blx	r4
   840f2:	b910      	cbnz	r0, 840fa <XPROGTarget_SetTxMode+0x26>
   840f4:	6833      	ldr	r3, [r6, #0]
   840f6:	2b00      	cmp	r3, #0
   840f8:	d1f9      	bne.n	840ee <XPROGTarget_SetTxMode+0x1a>
	while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   840fa:	2518      	movs	r5, #24
   840fc:	4c0b      	ldr	r4, [pc, #44]	; (8412c <XPROGTarget_SetTxMode+0x58>)
   840fe:	4e0c      	ldr	r6, [pc, #48]	; (84130 <XPROGTarget_SetTxMode+0x5c>)
   84100:	4628      	mov	r0, r5
   84102:	47a0      	blx	r4
   84104:	b110      	cbz	r0, 8410c <XPROGTarget_SetTxMode+0x38>
   84106:	6833      	ldr	r3, [r6, #0]
   84108:	2b00      	cmp	r3, #0
   8410a:	d1f9      	bne.n	84100 <XPROGTarget_SetTxMode+0x2c>
	usart_disable_rx(USART_PDI);
   8410c:	4c09      	ldr	r4, [pc, #36]	; (84134 <XPROGTarget_SetTxMode+0x60>)
   8410e:	4620      	mov	r0, r4
   84110:	4b09      	ldr	r3, [pc, #36]	; (84138 <XPROGTarget_SetTxMode+0x64>)
   84112:	4798      	blx	r3
	usart_enable_tx(USART_PDI);
   84114:	4620      	mov	r0, r4
   84116:	4b09      	ldr	r3, [pc, #36]	; (8413c <XPROGTarget_SetTxMode+0x68>)
   84118:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_USART_FLAGS);
   8411a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8411e:	2014      	movs	r0, #20
   84120:	4b07      	ldr	r3, [pc, #28]	; (84140 <XPROGTarget_SetTxMode+0x6c>)
   84122:	4798      	blx	r3
	IsSending = true;
   84124:	2201      	movs	r2, #1
   84126:	4b07      	ldr	r3, [pc, #28]	; (84144 <XPROGTarget_SetTxMode+0x70>)
   84128:	701a      	strb	r2, [r3, #0]
   8412a:	bd70      	pop	{r4, r5, r6, pc}
   8412c:	00084ea3 	.word	0x00084ea3
   84130:	20001dac 	.word	0x20001dac
   84134:	40094000 	.word	0x40094000
   84138:	00086d17 	.word	0x00086d17
   8413c:	00086d01 	.word	0x00086d01
   84140:	00084ef5 	.word	0x00084ef5
   84144:	200019c4 	.word	0x200019c4

00084148 <XPROGTarget_DisableTargetPDI>:
{
   84148:	b510      	push	{r4, lr}
	if (IsSending)
   8414a:	4b0f      	ldr	r3, [pc, #60]	; (84188 <XPROGTarget_DisableTargetPDI+0x40>)
   8414c:	781b      	ldrb	r3, [r3, #0]
   8414e:	b9bb      	cbnz	r3, 84180 <XPROGTarget_DisableTargetPDI+0x38>
	usart_disable_rx(USART_PDI);
   84150:	4c0e      	ldr	r4, [pc, #56]	; (8418c <XPROGTarget_DisableTargetPDI+0x44>)
   84152:	4620      	mov	r0, r4
   84154:	4b0e      	ldr	r3, [pc, #56]	; (84190 <XPROGTarget_DisableTargetPDI+0x48>)
   84156:	4798      	blx	r3
	usart_disable_tx(USART_PDI);
   84158:	4620      	mov	r0, r4
   8415a:	4b0e      	ldr	r3, [pc, #56]	; (84194 <XPROGTarget_DisableTargetPDI+0x4c>)
   8415c:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_IN_FLAGS);
   8415e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   84162:	2018      	movs	r0, #24
   84164:	4c0c      	ldr	r4, [pc, #48]	; (84198 <XPROGTarget_DisableTargetPDI+0x50>)
   84166:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDRX_GPIO, PIN_PDIDRX_FLAGS);
   84168:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8416c:	2015      	movs	r0, #21
   8416e:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_IN_FLAGS);
   84170:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   84174:	2014      	movs	r0, #20
   84176:	47a0      	blx	r4
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_disable_peripheral_clock(uint32_t ul_id)
{
	pmc_disable_periph_clk(ul_id);
   84178:	200e      	movs	r0, #14
   8417a:	4b08      	ldr	r3, [pc, #32]	; (8419c <XPROGTarget_DisableTargetPDI+0x54>)
   8417c:	4798      	blx	r3
   8417e:	bd10      	pop	{r4, pc}
	  XPROGTarget_SetRxMode();
   84180:	4b07      	ldr	r3, [pc, #28]	; (841a0 <XPROGTarget_DisableTargetPDI+0x58>)
   84182:	4798      	blx	r3
   84184:	e7e4      	b.n	84150 <XPROGTarget_DisableTargetPDI+0x8>
   84186:	bf00      	nop
   84188:	200019c4 	.word	0x200019c4
   8418c:	40094000 	.word	0x40094000
   84190:	00086d17 	.word	0x00086d17
   84194:	00086d07 	.word	0x00086d07
   84198:	00084ef5 	.word	0x00084ef5
   8419c:	0008527d 	.word	0x0008527d
   841a0:	0008408d 	.word	0x0008408d

000841a4 <XPROGTarget_SendByte>:
{
   841a4:	b510      	push	{r4, lr}
   841a6:	4604      	mov	r4, r0
	if (!(IsSending))
   841a8:	4b05      	ldr	r3, [pc, #20]	; (841c0 <XPROGTarget_SendByte+0x1c>)
   841aa:	781b      	ldrb	r3, [r3, #0]
   841ac:	b123      	cbz	r3, 841b8 <XPROGTarget_SendByte+0x14>
	usart_putchar(USART_PDI, data);	
   841ae:	4621      	mov	r1, r4
   841b0:	4804      	ldr	r0, [pc, #16]	; (841c4 <XPROGTarget_SendByte+0x20>)
   841b2:	4b05      	ldr	r3, [pc, #20]	; (841c8 <XPROGTarget_SendByte+0x24>)
   841b4:	4798      	blx	r3
   841b6:	bd10      	pop	{r4, pc}
	  XPROGTarget_SetTxMode();
   841b8:	4b04      	ldr	r3, [pc, #16]	; (841cc <XPROGTarget_SendByte+0x28>)
   841ba:	4798      	blx	r3
   841bc:	e7f7      	b.n	841ae <XPROGTarget_SendByte+0xa>
   841be:	bf00      	nop
   841c0:	200019c4 	.word	0x200019c4
   841c4:	40094000 	.word	0x40094000
   841c8:	00086d61 	.word	0x00086d61
   841cc:	000840d5 	.word	0x000840d5

000841d0 <XPROGTarget_ReceiveByte>:
{
   841d0:	b570      	push	{r4, r5, r6, lr}
   841d2:	b082      	sub	sp, #8
	if (IsSending)
   841d4:	4b0a      	ldr	r3, [pc, #40]	; (84200 <XPROGTarget_ReceiveByte+0x30>)
   841d6:	781b      	ldrb	r3, [r3, #0]
   841d8:	b973      	cbnz	r3, 841f8 <XPROGTarget_ReceiveByte+0x28>
	while((usart_read(USART_PDI, &dummy_read) == 1) && (TimeoutTicksRemaining));
   841da:	4d0a      	ldr	r5, [pc, #40]	; (84204 <XPROGTarget_ReceiveByte+0x34>)
   841dc:	4c0a      	ldr	r4, [pc, #40]	; (84208 <XPROGTarget_ReceiveByte+0x38>)
   841de:	4e0b      	ldr	r6, [pc, #44]	; (8420c <XPROGTarget_ReceiveByte+0x3c>)
   841e0:	a901      	add	r1, sp, #4
   841e2:	4628      	mov	r0, r5
   841e4:	47a0      	blx	r4
   841e6:	2801      	cmp	r0, #1
   841e8:	d102      	bne.n	841f0 <XPROGTarget_ReceiveByte+0x20>
   841ea:	6833      	ldr	r3, [r6, #0]
   841ec:	2b00      	cmp	r3, #0
   841ee:	d1f7      	bne.n	841e0 <XPROGTarget_ReceiveByte+0x10>
}
   841f0:	f89d 0004 	ldrb.w	r0, [sp, #4]
   841f4:	b002      	add	sp, #8
   841f6:	bd70      	pop	{r4, r5, r6, pc}
	  XPROGTarget_SetRxMode();
   841f8:	4b05      	ldr	r3, [pc, #20]	; (84210 <XPROGTarget_ReceiveByte+0x40>)
   841fa:	4798      	blx	r3
   841fc:	e7ed      	b.n	841da <XPROGTarget_ReceiveByte+0xa>
   841fe:	bf00      	nop
   84200:	200019c4 	.word	0x200019c4
   84204:	40094000 	.word	0x40094000
   84208:	00086d73 	.word	0x00086d73
   8420c:	20001dac 	.word	0x20001dac
   84210:	0008408d 	.word	0x0008408d

00084214 <XPROGTarget_SendIdle>:
{
   84214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!(IsSending))
   84216:	4b12      	ldr	r3, [pc, #72]	; (84260 <XPROGTarget_SendIdle+0x4c>)
   84218:	781b      	ldrb	r3, [r3, #0]
   8421a:	b123      	cbz	r3, 84226 <XPROGTarget_SendIdle+0x12>
{
   8421c:	270c      	movs	r7, #12
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8421e:	2518      	movs	r5, #24
   84220:	4c10      	ldr	r4, [pc, #64]	; (84264 <XPROGTarget_SendIdle+0x50>)
   84222:	4e11      	ldr	r6, [pc, #68]	; (84268 <XPROGTarget_SendIdle+0x54>)
   84224:	e006      	b.n	84234 <XPROGTarget_SendIdle+0x20>
	  XPROGTarget_SetTxMode();
   84226:	4b11      	ldr	r3, [pc, #68]	; (8426c <XPROGTarget_SendIdle+0x58>)
   84228:	4798      	blx	r3
   8422a:	e7f7      	b.n	8421c <XPROGTarget_SendIdle+0x8>
   8422c:	1e7b      	subs	r3, r7, #1
	for (uint8_t i = 0; i < BITS_IN_USART_FRAME; i++)
   8422e:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
   84232:	d013      	beq.n	8425c <XPROGTarget_SendIdle+0x48>
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   84234:	4628      	mov	r0, r5
   84236:	47a0      	blx	r4
   84238:	b110      	cbz	r0, 84240 <XPROGTarget_SendIdle+0x2c>
   8423a:	6833      	ldr	r3, [r6, #0]
   8423c:	2b00      	cmp	r3, #0
   8423e:	d1f9      	bne.n	84234 <XPROGTarget_SendIdle+0x20>
		while(gpio_pin_is_low(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   84240:	4628      	mov	r0, r5
   84242:	47a0      	blx	r4
   84244:	b910      	cbnz	r0, 8424c <XPROGTarget_SendIdle+0x38>
   84246:	6833      	ldr	r3, [r6, #0]
   84248:	2b00      	cmp	r3, #0
   8424a:	d1f9      	bne.n	84240 <XPROGTarget_SendIdle+0x2c>
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8424c:	4628      	mov	r0, r5
   8424e:	47a0      	blx	r4
   84250:	2800      	cmp	r0, #0
   84252:	d0eb      	beq.n	8422c <XPROGTarget_SendIdle+0x18>
   84254:	6833      	ldr	r3, [r6, #0]
   84256:	2b00      	cmp	r3, #0
   84258:	d1f8      	bne.n	8424c <XPROGTarget_SendIdle+0x38>
   8425a:	e7e7      	b.n	8422c <XPROGTarget_SendIdle+0x18>
}
   8425c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8425e:	bf00      	nop
   84260:	200019c4 	.word	0x200019c4
   84264:	00084ea3 	.word	0x00084ea3
   84268:	20001dac 	.word	0x20001dac
   8426c:	000840d5 	.word	0x000840d5

00084270 <XPROGTarget_EnableTargetPDI>:
{
   84270:	b570      	push	{r4, r5, r6, lr}
   84272:	b086      	sub	sp, #24
	IsSending = false;
   84274:	2500      	movs	r5, #0
   84276:	4b19      	ldr	r3, [pc, #100]	; (842dc <XPROGTarget_EnableTargetPDI+0x6c>)
   84278:	701d      	strb	r5, [r3, #0]
	pmc_enable_periph_clk(ul_id);
   8427a:	200e      	movs	r0, #14
   8427c:	4b18      	ldr	r3, [pc, #96]	; (842e0 <XPROGTarget_EnableTargetPDI+0x70>)
   8427e:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_OUT_FLAGS);
   84280:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   84284:	2014      	movs	r0, #20
   84286:	4c17      	ldr	r4, [pc, #92]	; (842e4 <XPROGTarget_EnableTargetPDI+0x74>)
   84288:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDRX_GPIO, PIN_PDIDRX_FLAGS);
   8428a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8428e:	2015      	movs	r0, #21
   84290:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_OUT_FLAGS);
   84292:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   84296:	2018      	movs	r0, #24
   84298:	47a0      	blx	r4
	delay_us(50);
   8429a:	f240 1057 	movw	r0, #343	; 0x157
   8429e:	4e12      	ldr	r6, [pc, #72]	; (842e8 <XPROGTarget_EnableTargetPDI+0x78>)
   842a0:	47b0      	blx	r6
	gpio_set_pin_high(PIN_PDIDTX_GPIO);
   842a2:	2014      	movs	r0, #20
   842a4:	4b11      	ldr	r3, [pc, #68]	; (842ec <XPROGTarget_EnableTargetPDI+0x7c>)
   842a6:	4798      	blx	r3
	delay_us(10);
   842a8:	2045      	movs	r0, #69	; 0x45
   842aa:	47b0      	blx	r6
	const sam_usart_opt_t usart_pdid_settings = {
   842ac:	9502      	str	r5, [sp, #8]
   842ae:	9504      	str	r5, [sp, #16]
   842b0:	9505      	str	r5, [sp, #20]
   842b2:	4b0f      	ldr	r3, [pc, #60]	; (842f0 <XPROGTarget_EnableTargetPDI+0x80>)
   842b4:	9300      	str	r3, [sp, #0]
   842b6:	23c0      	movs	r3, #192	; 0xc0
   842b8:	9301      	str	r3, [sp, #4]
   842ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   842be:	9303      	str	r3, [sp, #12]
	usart_init_sync_master(USART_PDI, &usart_pdid_settings, sysclk_get_main_hz());
   842c0:	4a0c      	ldr	r2, [pc, #48]	; (842f4 <XPROGTarget_EnableTargetPDI+0x84>)
   842c2:	4669      	mov	r1, sp
   842c4:	480c      	ldr	r0, [pc, #48]	; (842f8 <XPROGTarget_EnableTargetPDI+0x88>)
   842c6:	4b0d      	ldr	r3, [pc, #52]	; (842fc <XPROGTarget_EnableTargetPDI+0x8c>)
   842c8:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_USART_FLAGS);
   842ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   842ce:	2018      	movs	r0, #24
   842d0:	47a0      	blx	r4
	XPROGTarget_SendIdle();
   842d2:	4c0b      	ldr	r4, [pc, #44]	; (84300 <XPROGTarget_EnableTargetPDI+0x90>)
   842d4:	47a0      	blx	r4
	XPROGTarget_SendIdle();
   842d6:	47a0      	blx	r4
}
   842d8:	b006      	add	sp, #24
   842da:	bd70      	pop	{r4, r5, r6, pc}
   842dc:	200019c4 	.word	0x200019c4
   842e0:	00085249 	.word	0x00085249
   842e4:	00084ef5 	.word	0x00084ef5
   842e8:	20000089 	.word	0x20000089
   842ec:	00084ebf 	.word	0x00084ebf
   842f0:	0007a120 	.word	0x0007a120
   842f4:	0b71b000 	.word	0x0b71b000
   842f8:	40094000 	.word	0x40094000
   842fc:	00086a61 	.word	0x00086a61
   84300:	00084215 	.word	0x00084215

00084304 <ui_init>:

#include <asf.h>
#include "ui.h"

void ui_init(void)
{
   84304:	b510      	push	{r4, lr}
	// Initialize LEDs
	LED_Off(LED0_GPIO);
   84306:	2006      	movs	r0, #6
   84308:	4c02      	ldr	r4, [pc, #8]	; (84314 <ui_init+0x10>)
   8430a:	47a0      	blx	r4
	LED_Off(LED1_GPIO);
   8430c:	2007      	movs	r0, #7
   8430e:	47a0      	blx	r4
   84310:	bd10      	pop	{r4, pc}
   84312:	bf00      	nop
   84314:	00084d81 	.word	0x00084d81

00084318 <ui_powerdown>:
}

void ui_powerdown(void)
{
   84318:	b510      	push	{r4, lr}
	LED_Off(LED0_GPIO);
   8431a:	2006      	movs	r0, #6
   8431c:	4c03      	ldr	r4, [pc, #12]	; (8432c <ui_powerdown+0x14>)
   8431e:	47a0      	blx	r4
	LED_Off(LED1_GPIO);
   84320:	2007      	movs	r0, #7
   84322:	47a0      	blx	r4
	
	// Power off FPGA
	board_power(0);
   84324:	201d      	movs	r0, #29
   84326:	4b02      	ldr	r3, [pc, #8]	; (84330 <ui_powerdown+0x18>)
   84328:	4798      	blx	r3
   8432a:	bd10      	pop	{r4, pc}
   8432c:	00084d81 	.word	0x00084d81
   84330:	00084ed9 	.word	0x00084ed9

00084334 <ui_wakeup>:
		
}

void ui_wakeup(void)
{
   84334:	b508      	push	{r3, lr}
	LED_On(LED0_GPIO);
   84336:	2006      	movs	r0, #6
   84338:	4b02      	ldr	r3, [pc, #8]	; (84344 <ui_wakeup+0x10>)
   8433a:	4798      	blx	r3
		board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);
		board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);				
	}
	*/	
	
	board_power(1);
   8433c:	201d      	movs	r0, #29
   8433e:	4b02      	ldr	r3, [pc, #8]	; (84348 <ui_wakeup+0x14>)
   84340:	4798      	blx	r3
   84342:	bd08      	pop	{r3, pc}
   84344:	00084da5 	.word	0x00084da5
   84348:	00084ebf 	.word	0x00084ebf

0008434c <ui_process>:
		LED_Off(LED1_GPIO);
	}
}

void ui_process(uint16_t framenumber)
{
   8434c:	b508      	push	{r3, lr}
	if ((framenumber % 1000) == 0) {
   8434e:	4b0b      	ldr	r3, [pc, #44]	; (8437c <ui_process+0x30>)
   84350:	fba3 2300 	umull	r2, r3, r3, r0
   84354:	099b      	lsrs	r3, r3, #6
   84356:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8435a:	fb02 0013 	mls	r0, r2, r3, r0
   8435e:	b280      	uxth	r0, r0
   84360:	b118      	cbz	r0, 8436a <ui_process+0x1e>
		LED_On(LED0_GPIO);
	}
	if ((framenumber % 1000) == 500) {
   84362:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
   84366:	d004      	beq.n	84372 <ui_process+0x26>
   84368:	bd08      	pop	{r3, pc}
		LED_On(LED0_GPIO);
   8436a:	2006      	movs	r0, #6
   8436c:	4b04      	ldr	r3, [pc, #16]	; (84380 <ui_process+0x34>)
   8436e:	4798      	blx	r3
   84370:	bd08      	pop	{r3, pc}
		LED_Off(LED0_GPIO);
   84372:	2006      	movs	r0, #6
   84374:	4b03      	ldr	r3, [pc, #12]	; (84384 <ui_process+0x38>)
   84376:	4798      	blx	r3
	}
}
   84378:	e7f6      	b.n	84368 <ui_process+0x1c>
   8437a:	bf00      	nop
   8437c:	10624dd3 	.word	0x10624dd3
   84380:	00084da5 	.word	0x00084da5
   84384:	00084d81 	.word	0x00084d81

00084388 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   84388:	b510      	push	{r4, lr}
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   8438a:	203e      	movs	r0, #62	; 0x3e
   8438c:	4b07      	ldr	r3, [pc, #28]	; (843ac <sysclk_enable_usb+0x24>)
   8438e:	4798      	blx	r3
		return pmc_osc_is_ready_main_xtal();
   84390:	4c07      	ldr	r4, [pc, #28]	; (843b0 <sysclk_enable_usb+0x28>)
   84392:	47a0      	blx	r4
   84394:	2800      	cmp	r0, #0
   84396:	d0fc      	beq.n	84392 <sysclk_enable_usb+0xa>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   84398:	f44f 0271 	mov.w	r2, #15794176	; 0xf10000
   8439c:	4b05      	ldr	r3, [pc, #20]	; (843b4 <sysclk_enable_usb+0x2c>)
   8439e:	61da      	str	r2, [r3, #28]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_upll();
   843a0:	4c05      	ldr	r4, [pc, #20]	; (843b8 <sysclk_enable_usb+0x30>)
   843a2:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   843a4:	2800      	cmp	r0, #0
   843a6:	d0fc      	beq.n	843a2 <sysclk_enable_usb+0x1a>

	pll_enable_source(CONFIG_PLL1_SOURCE);
	pll_config_defaults(&pllcfg, 1);
	pll_enable(&pllcfg, 1);
	pll_wait_for_lock(1);
}
   843a8:	bd10      	pop	{r4, pc}
   843aa:	bf00      	nop
   843ac:	000851a1 	.word	0x000851a1
   843b0:	000851c9 	.word	0x000851c9
   843b4:	400e0400 	.word	0x400e0400
   843b8:	00085239 	.word	0x00085239

000843bc <sysclk_init>:
		pll_disable(1);
	}
}

void sysclk_init(void)
{
   843bc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   843be:	4812      	ldr	r0, [pc, #72]	; (84408 <sysclk_init+0x4c>)
   843c0:	4b12      	ldr	r3, [pc, #72]	; (8440c <sysclk_init+0x50>)
   843c2:	4798      	blx	r3
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   843c4:	203e      	movs	r0, #62	; 0x3e
   843c6:	4b12      	ldr	r3, [pc, #72]	; (84410 <sysclk_init+0x54>)
   843c8:	4798      	blx	r3
		return pmc_osc_is_ready_main_xtal();
   843ca:	4c12      	ldr	r4, [pc, #72]	; (84414 <sysclk_init+0x58>)
   843cc:	47a0      	blx	r4
   843ce:	2800      	cmp	r0, #0
   843d0:	d0fc      	beq.n	843cc <sysclk_init+0x10>
#  ifndef CONFIG_PLL1_SOURCE
			pmc_osc_disable_main_xtal();
#  endif
		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   843d2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   843d6:	4b10      	ldr	r3, [pc, #64]	; (84418 <sysclk_init+0x5c>)
   843d8:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   843da:	4c10      	ldr	r4, [pc, #64]	; (8441c <sysclk_init+0x60>)
   843dc:	47a0      	blx	r4
   843de:	2800      	cmp	r0, #0
   843e0:	d0fc      	beq.n	843dc <sysclk_init+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
   843e2:	4b0f      	ldr	r3, [pc, #60]	; (84420 <sysclk_init+0x64>)
   843e4:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   843e6:	4a0f      	ldr	r2, [pc, #60]	; (84424 <sysclk_init+0x68>)
   843e8:	4b0f      	ldr	r3, [pc, #60]	; (84428 <sysclk_init+0x6c>)
   843ea:	629a      	str	r2, [r3, #40]	; 0x28
		return pmc_is_locked_pllack();
   843ec:	4c0f      	ldr	r4, [pc, #60]	; (8442c <sysclk_init+0x70>)
   843ee:	47a0      	blx	r4
   843f0:	2800      	cmp	r0, #0
   843f2:	d0fc      	beq.n	843ee <sysclk_init+0x32>
		}
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   843f4:	2010      	movs	r0, #16
   843f6:	4b0e      	ldr	r3, [pc, #56]	; (84430 <sysclk_init+0x74>)
   843f8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   843fa:	4b0e      	ldr	r3, [pc, #56]	; (84434 <sysclk_init+0x78>)
   843fc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   843fe:	4802      	ldr	r0, [pc, #8]	; (84408 <sysclk_init+0x4c>)
   84400:	4b02      	ldr	r3, [pc, #8]	; (8440c <sysclk_init+0x50>)
   84402:	4798      	blx	r3
   84404:	bd10      	pop	{r4, pc}
   84406:	bf00      	nop
   84408:	05b8d800 	.word	0x05b8d800
   8440c:	2000013d 	.word	0x2000013d
   84410:	000851a1 	.word	0x000851a1
   84414:	000851c9 	.word	0x000851c9
   84418:	000851e9 	.word	0x000851e9
   8441c:	000851d9 	.word	0x000851d9
   84420:	00085209 	.word	0x00085209
   84424:	200f3f01 	.word	0x200f3f01
   84428:	400e0400 	.word	0x400e0400
   8442c:	00085219 	.word	0x00085219
   84430:	0008513d 	.word	0x0008513d
   84434:	00086e91 	.word	0x00086e91

00084438 <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
   84438:	4b01      	ldr	r3, [pc, #4]	; (84440 <udi_vendor_getsetting+0x8>)
   8443a:	7818      	ldrb	r0, [r3, #0]
   8443c:	4770      	bx	lr
   8443e:	bf00      	nop
   84440:	200019c5 	.word	0x200019c5

00084444 <udi_vendor_enable>:
{
   84444:	b508      	push	{r3, lr}
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
   84446:	4b05      	ldr	r3, [pc, #20]	; (8445c <udi_vendor_enable+0x18>)
   84448:	4798      	blx	r3
   8444a:	78c3      	ldrb	r3, [r0, #3]
   8444c:	4a04      	ldr	r2, [pc, #16]	; (84460 <udi_vendor_enable+0x1c>)
   8444e:	7013      	strb	r3, [r2, #0]
	if (0 == udi_vendor_alternate_setting) {
   84450:	b10b      	cbz	r3, 84456 <udi_vendor_enable+0x12>
	return true;
   84452:	2001      	movs	r0, #1
}
   84454:	bd08      	pop	{r3, pc}
		if (!UDI_VENDOR_ENABLE_EXT()) {
   84456:	4b03      	ldr	r3, [pc, #12]	; (84464 <udi_vendor_enable+0x20>)
   84458:	4798      	blx	r3
   8445a:	bd08      	pop	{r3, pc}
   8445c:	00084691 	.word	0x00084691
   84460:	200019c5 	.word	0x200019c5
   84464:	00083055 	.word	0x00083055

00084468 <udi_vendor_disable>:
{
   84468:	b508      	push	{r3, lr}
	if (0 == udi_vendor_alternate_setting) {
   8446a:	4b03      	ldr	r3, [pc, #12]	; (84478 <udi_vendor_disable+0x10>)
   8446c:	781b      	ldrb	r3, [r3, #0]
   8446e:	b103      	cbz	r3, 84472 <udi_vendor_disable+0xa>
   84470:	bd08      	pop	{r3, pc}
		UDI_VENDOR_DISABLE_EXT();
   84472:	4b02      	ldr	r3, [pc, #8]	; (8447c <udi_vendor_disable+0x14>)
   84474:	4798      	blx	r3
}
   84476:	e7fb      	b.n	84470 <udi_vendor_disable+0x8>
   84478:	200019c5 	.word	0x200019c5
   8447c:	00083085 	.word	0x00083085

00084480 <udi_vendor_setup>:
{
   84480:	b508      	push	{r3, lr}
	if (Udd_setup_is_in()) {
   84482:	4b0b      	ldr	r3, [pc, #44]	; (844b0 <udi_vendor_setup+0x30>)
   84484:	781b      	ldrb	r3, [r3, #0]
   84486:	f013 0f80 	tst.w	r3, #128	; 0x80
   8448a:	d105      	bne.n	84498 <udi_vendor_setup+0x18>
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   8448c:	f003 0360 	and.w	r3, r3, #96	; 0x60
   84490:	2b40      	cmp	r3, #64	; 0x40
   84492:	d00a      	beq.n	844aa <udi_vendor_setup+0x2a>
	return false; // Not supported request
   84494:	2000      	movs	r0, #0
}
   84496:	bd08      	pop	{r3, pc}
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   84498:	f003 0360 	and.w	r3, r3, #96	; 0x60
   8449c:	2b40      	cmp	r3, #64	; 0x40
   8449e:	d001      	beq.n	844a4 <udi_vendor_setup+0x24>
	return false; // Not supported request
   844a0:	2000      	movs	r0, #0
   844a2:	bd08      	pop	{r3, pc}
			return UDI_VENDOR_SETUP_IN_RECEIVED();
   844a4:	4b03      	ldr	r3, [pc, #12]	; (844b4 <udi_vendor_setup+0x34>)
   844a6:	4798      	blx	r3
   844a8:	bd08      	pop	{r3, pc}
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
   844aa:	4b03      	ldr	r3, [pc, #12]	; (844b8 <udi_vendor_setup+0x38>)
   844ac:	4798      	blx	r3
   844ae:	bd08      	pop	{r3, pc}
   844b0:	20002468 	.word	0x20002468
   844b4:	000831d9 	.word	0x000831d9
   844b8:	00083091 	.word	0x00083091

000844bc <udi_vendor_bulk_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   844bc:	b510      	push	{r4, lr}
   844be:	b082      	sub	sp, #8
	return udd_ep_run(UDI_VENDOR_EP_BULK_IN,
   844c0:	9200      	str	r2, [sp, #0]
   844c2:	460b      	mov	r3, r1
   844c4:	4602      	mov	r2, r0
   844c6:	2100      	movs	r1, #0
   844c8:	2081      	movs	r0, #129	; 0x81
   844ca:	4c02      	ldr	r4, [pc, #8]	; (844d4 <udi_vendor_bulk_in_run+0x18>)
   844cc:	47a0      	blx	r4
			false,
			buf,
			buf_size,
			callback);
}
   844ce:	b002      	add	sp, #8
   844d0:	bd10      	pop	{r4, pc}
   844d2:	bf00      	nop
   844d4:	00086591 	.word	0x00086591

000844d8 <udi_vendor_bulk_out_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_out_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   844d8:	b510      	push	{r4, lr}
   844da:	b082      	sub	sp, #8
	return udd_ep_run(UDI_VENDOR_EP_BULK_OUT,
   844dc:	9200      	str	r2, [sp, #0]
   844de:	460b      	mov	r3, r1
   844e0:	4602      	mov	r2, r0
   844e2:	2100      	movs	r1, #0
   844e4:	2002      	movs	r0, #2
   844e6:	4c02      	ldr	r4, [pc, #8]	; (844f0 <udi_vendor_bulk_out_run+0x18>)
   844e8:	47a0      	blx	r4
			false,
			buf,
			buf_size,
			callback);
}
   844ea:	b002      	add	sp, #8
   844ec:	bd10      	pop	{r4, pc}
   844ee:	bf00      	nop
   844f0:	00086591 	.word	0x00086591

000844f4 <udc_next_desc_in_iface>:
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   844f4:	4b10      	ldr	r3, [pc, #64]	; (84538 <udc_next_desc_in_iface+0x44>)
   844f6:	681b      	ldr	r3, [r3, #0]
   844f8:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   844fa:	8853      	ldrh	r3, [r2, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   844fc:	441a      	add	r2, r3
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   844fe:	7803      	ldrb	r3, [r0, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   84500:	4418      	add	r0, r3
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   84502:	4290      	cmp	r0, r2
   84504:	d211      	bcs.n	8452a <udc_next_desc_in_iface+0x36>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   84506:	7843      	ldrb	r3, [r0, #1]
   84508:	2b04      	cmp	r3, #4
   8450a:	d010      	beq.n	8452e <udc_next_desc_in_iface+0x3a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   8450c:	428b      	cmp	r3, r1
   8450e:	d009      	beq.n	84524 <udc_next_desc_in_iface+0x30>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   84510:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   84512:	4418      	add	r0, r3
	while (ptr_eof_desc > desc) {
   84514:	4290      	cmp	r0, r2
   84516:	d206      	bcs.n	84526 <udc_next_desc_in_iface+0x32>
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   84518:	7843      	ldrb	r3, [r0, #1]
   8451a:	2b04      	cmp	r3, #4
   8451c:	d009      	beq.n	84532 <udc_next_desc_in_iface+0x3e>
		if (desc_id == desc->bDescriptorType) {
   8451e:	428b      	cmp	r3, r1
   84520:	d1f6      	bne.n	84510 <udc_next_desc_in_iface+0x1c>
   84522:	e007      	b.n	84534 <udc_next_desc_in_iface+0x40>
   84524:	4770      	bx	lr
	}
	return NULL; // No specific descriptor found
   84526:	2000      	movs	r0, #0
   84528:	4770      	bx	lr
   8452a:	2000      	movs	r0, #0
   8452c:	4770      	bx	lr
   8452e:	2000      	movs	r0, #0
   84530:	4770      	bx	lr
   84532:	2000      	movs	r0, #0
}
   84534:	4770      	bx	lr
   84536:	bf00      	nop
   84538:	200019cc 	.word	0x200019cc

0008453c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   8453c:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   8453e:	4b03      	ldr	r3, [pc, #12]	; (8454c <udc_valid_address+0x10>)
   84540:	7898      	ldrb	r0, [r3, #2]
   84542:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   84546:	4b02      	ldr	r3, [pc, #8]	; (84550 <udc_valid_address+0x14>)
   84548:	4798      	blx	r3
   8454a:	bd08      	pop	{r3, pc}
   8454c:	20002468 	.word	0x20002468
   84550:	000862e5 	.word	0x000862e5

00084554 <udc_update_iface_desc>:
	if (0 == udc_num_configuration) {
   84554:	4b19      	ldr	r3, [pc, #100]	; (845bc <udc_update_iface_desc+0x68>)
   84556:	781b      	ldrb	r3, [r3, #0]
   84558:	b34b      	cbz	r3, 845ae <udc_update_iface_desc+0x5a>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   8455a:	4b19      	ldr	r3, [pc, #100]	; (845c0 <udc_update_iface_desc+0x6c>)
   8455c:	681b      	ldr	r3, [r3, #0]
   8455e:	681b      	ldr	r3, [r3, #0]
   84560:	791a      	ldrb	r2, [r3, #4]
   84562:	4282      	cmp	r2, r0
   84564:	d925      	bls.n	845b2 <udc_update_iface_desc+0x5e>
{
   84566:	b470      	push	{r4, r5, r6}
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   84568:	4a16      	ldr	r2, [pc, #88]	; (845c4 <udc_update_iface_desc+0x70>)
   8456a:	6013      	str	r3, [r2, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   8456c:	885c      	ldrh	r4, [r3, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   8456e:	441c      	add	r4, r3
	while (ptr_end_desc >
   84570:	42a3      	cmp	r3, r4
   84572:	d220      	bcs.n	845b6 <udc_update_iface_desc+0x62>
   84574:	2500      	movs	r5, #0
   84576:	2601      	movs	r6, #1
   84578:	e007      	b.n	8458a <udc_update_iface_desc+0x36>
   8457a:	4a12      	ldr	r2, [pc, #72]	; (845c4 <udc_update_iface_desc+0x70>)
   8457c:	6013      	str	r3, [r2, #0]
   8457e:	e00f      	b.n	845a0 <udc_update_iface_desc+0x4c>
				udc_ptr_iface->bLength);
   84580:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   84582:	4413      	add	r3, r2
   84584:	4635      	mov	r5, r6
	while (ptr_end_desc >
   84586:	42a3      	cmp	r3, r4
   84588:	d20c      	bcs.n	845a4 <udc_update_iface_desc+0x50>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   8458a:	785a      	ldrb	r2, [r3, #1]
   8458c:	2a04      	cmp	r2, #4
   8458e:	d1f7      	bne.n	84580 <udc_update_iface_desc+0x2c>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   84590:	789a      	ldrb	r2, [r3, #2]
   84592:	4282      	cmp	r2, r0
   84594:	d1f4      	bne.n	84580 <udc_update_iface_desc+0x2c>
   84596:	78da      	ldrb	r2, [r3, #3]
   84598:	428a      	cmp	r2, r1
   8459a:	d1f1      	bne.n	84580 <udc_update_iface_desc+0x2c>
   8459c:	2d00      	cmp	r5, #0
   8459e:	d1ec      	bne.n	8457a <udc_update_iface_desc+0x26>
				return true; // Interface found
   845a0:	2001      	movs	r0, #1
   845a2:	e002      	b.n	845aa <udc_update_iface_desc+0x56>
   845a4:	4a07      	ldr	r2, [pc, #28]	; (845c4 <udc_update_iface_desc+0x70>)
   845a6:	6013      	str	r3, [r2, #0]
	return false; // Interface not found
   845a8:	2000      	movs	r0, #0
}
   845aa:	bc70      	pop	{r4, r5, r6}
   845ac:	4770      	bx	lr
		return false;
   845ae:	2000      	movs	r0, #0
   845b0:	4770      	bx	lr
		return false;
   845b2:	2000      	movs	r0, #0
   845b4:	4770      	bx	lr
	return false; // Interface not found
   845b6:	2000      	movs	r0, #0
   845b8:	e7f7      	b.n	845aa <udc_update_iface_desc+0x56>
   845ba:	bf00      	nop
   845bc:	200019cb 	.word	0x200019cb
   845c0:	200019cc 	.word	0x200019cc
   845c4:	200019d0 	.word	0x200019d0

000845c8 <udc_iface_disable>:
{
   845c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   845cc:	4604      	mov	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
   845ce:	2100      	movs	r1, #0
   845d0:	4b13      	ldr	r3, [pc, #76]	; (84620 <udc_iface_disable+0x58>)
   845d2:	4798      	blx	r3
   845d4:	4680      	mov	r8, r0
   845d6:	b910      	cbnz	r0, 845de <udc_iface_disable+0x16>
}
   845d8:	4640      	mov	r0, r8
   845da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   845de:	4b11      	ldr	r3, [pc, #68]	; (84624 <udc_iface_disable+0x5c>)
   845e0:	681b      	ldr	r3, [r3, #0]
   845e2:	685b      	ldr	r3, [r3, #4]
   845e4:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   845e8:	f8d9 300c 	ldr.w	r3, [r9, #12]
   845ec:	4798      	blx	r3
   845ee:	4601      	mov	r1, r0
   845f0:	4620      	mov	r0, r4
   845f2:	4b0b      	ldr	r3, [pc, #44]	; (84620 <udc_iface_disable+0x58>)
   845f4:	4798      	blx	r3
   845f6:	4680      	mov	r8, r0
   845f8:	2800      	cmp	r0, #0
   845fa:	d0ed      	beq.n	845d8 <udc_iface_disable+0x10>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   845fc:	4b0a      	ldr	r3, [pc, #40]	; (84628 <udc_iface_disable+0x60>)
   845fe:	681c      	ldr	r4, [r3, #0]
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   84600:	2605      	movs	r6, #5
   84602:	4d0a      	ldr	r5, [pc, #40]	; (8462c <udc_iface_disable+0x64>)
			udd_ep_free(ep_desc->bEndpointAddress);
   84604:	4f0a      	ldr	r7, [pc, #40]	; (84630 <udc_iface_disable+0x68>)
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   84606:	4631      	mov	r1, r6
   84608:	4620      	mov	r0, r4
   8460a:	47a8      	blx	r5
			if (NULL == ep_desc) {
   8460c:	4604      	mov	r4, r0
   8460e:	b110      	cbz	r0, 84616 <udc_iface_disable+0x4e>
			udd_ep_free(ep_desc->bEndpointAddress);
   84610:	7880      	ldrb	r0, [r0, #2]
   84612:	47b8      	blx	r7
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   84614:	e7f7      	b.n	84606 <udc_iface_disable+0x3e>
	udi_api->disable();
   84616:	f8d9 3004 	ldr.w	r3, [r9, #4]
   8461a:	4798      	blx	r3
	return true;
   8461c:	e7dc      	b.n	845d8 <udc_iface_disable+0x10>
   8461e:	bf00      	nop
   84620:	00084555 	.word	0x00084555
   84624:	200019cc 	.word	0x200019cc
   84628:	200019d0 	.word	0x200019d0
   8462c:	000844f5 	.word	0x000844f5
   84630:	00086349 	.word	0x00086349

00084634 <udc_iface_enable>:
{
   84634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84638:	4680      	mov	r8, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   8463a:	4b10      	ldr	r3, [pc, #64]	; (8467c <udc_iface_enable+0x48>)
   8463c:	4798      	blx	r3
   8463e:	4603      	mov	r3, r0
   84640:	b1c8      	cbz	r0, 84676 <udc_iface_enable+0x42>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   84642:	4b0f      	ldr	r3, [pc, #60]	; (84680 <udc_iface_enable+0x4c>)
   84644:	681c      	ldr	r4, [r3, #0]
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   84646:	2605      	movs	r6, #5
   84648:	4d0e      	ldr	r5, [pc, #56]	; (84684 <udc_iface_enable+0x50>)
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   8464a:	4f0f      	ldr	r7, [pc, #60]	; (84688 <udc_iface_enable+0x54>)
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   8464c:	4631      	mov	r1, r6
   8464e:	4620      	mov	r0, r4
   84650:	47a8      	blx	r5
		if (NULL == ep_desc)
   84652:	4604      	mov	r4, r0
   84654:	b138      	cbz	r0, 84666 <udc_iface_enable+0x32>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   84656:	8882      	ldrh	r2, [r0, #4]
   84658:	78c1      	ldrb	r1, [r0, #3]
   8465a:	7880      	ldrb	r0, [r0, #2]
   8465c:	47b8      	blx	r7
   8465e:	4603      	mov	r3, r0
   84660:	2800      	cmp	r0, #0
   84662:	d1f3      	bne.n	8464c <udc_iface_enable+0x18>
   84664:	e007      	b.n	84676 <udc_iface_enable+0x42>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   84666:	4b09      	ldr	r3, [pc, #36]	; (8468c <udc_iface_enable+0x58>)
   84668:	681b      	ldr	r3, [r3, #0]
   8466a:	685b      	ldr	r3, [r3, #4]
   8466c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
   84670:	681b      	ldr	r3, [r3, #0]
   84672:	4798      	blx	r3
   84674:	4603      	mov	r3, r0
}
   84676:	4618      	mov	r0, r3
   84678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8467c:	00084555 	.word	0x00084555
   84680:	200019d0 	.word	0x200019d0
   84684:	000844f5 	.word	0x000844f5
   84688:	0008667d 	.word	0x0008667d
   8468c:	200019cc 	.word	0x200019cc

00084690 <udc_get_interface_desc>:
}
   84690:	4b01      	ldr	r3, [pc, #4]	; (84698 <udc_get_interface_desc+0x8>)
   84692:	6818      	ldr	r0, [r3, #0]
   84694:	4770      	bx	lr
   84696:	bf00      	nop
   84698:	200019d0 	.word	0x200019d0

0008469c <udc_start>:
{
   8469c:	b508      	push	{r3, lr}
	udd_enable();
   8469e:	4b01      	ldr	r3, [pc, #4]	; (846a4 <udc_start+0x8>)
   846a0:	4798      	blx	r3
   846a2:	bd08      	pop	{r3, pc}
   846a4:	000861d5 	.word	0x000861d5

000846a8 <udc_reset>:
{
   846a8:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
   846aa:	4b0d      	ldr	r3, [pc, #52]	; (846e0 <udc_reset+0x38>)
   846ac:	781b      	ldrb	r3, [r3, #0]
   846ae:	b183      	cbz	r3, 846d2 <udc_reset+0x2a>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   846b0:	4b0c      	ldr	r3, [pc, #48]	; (846e4 <udc_reset+0x3c>)
   846b2:	681b      	ldr	r3, [r3, #0]
   846b4:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
   846b6:	791b      	ldrb	r3, [r3, #4]
   846b8:	b15b      	cbz	r3, 846d2 <udc_reset+0x2a>
   846ba:	2400      	movs	r4, #0
			udc_iface_disable(iface_num);
   846bc:	4e0a      	ldr	r6, [pc, #40]	; (846e8 <udc_reset+0x40>)
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   846be:	4d09      	ldr	r5, [pc, #36]	; (846e4 <udc_reset+0x3c>)
			udc_iface_disable(iface_num);
   846c0:	4620      	mov	r0, r4
   846c2:	47b0      	blx	r6
				iface_num++) {
   846c4:	3401      	adds	r4, #1
   846c6:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   846c8:	682b      	ldr	r3, [r5, #0]
   846ca:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
   846cc:	791b      	ldrb	r3, [r3, #4]
   846ce:	42a3      	cmp	r3, r4
   846d0:	d8f6      	bhi.n	846c0 <udc_reset+0x18>
	udc_num_configuration = 0;
   846d2:	2300      	movs	r3, #0
   846d4:	4a02      	ldr	r2, [pc, #8]	; (846e0 <udc_reset+0x38>)
   846d6:	7013      	strb	r3, [r2, #0]
	udc_device_status =
   846d8:	4a04      	ldr	r2, [pc, #16]	; (846ec <udc_reset+0x44>)
   846da:	8013      	strh	r3, [r2, #0]
   846dc:	bd70      	pop	{r4, r5, r6, pc}
   846de:	bf00      	nop
   846e0:	200019cb 	.word	0x200019cb
   846e4:	200019cc 	.word	0x200019cc
   846e8:	000845c9 	.word	0x000845c9
   846ec:	200019c6 	.word	0x200019c6

000846f0 <udc_sof_notify>:
{
   846f0:	b538      	push	{r3, r4, r5, lr}
	if (udc_num_configuration) {
   846f2:	4b0d      	ldr	r3, [pc, #52]	; (84728 <udc_sof_notify+0x38>)
   846f4:	781b      	ldrb	r3, [r3, #0]
   846f6:	b1b3      	cbz	r3, 84726 <udc_sof_notify+0x36>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   846f8:	4b0c      	ldr	r3, [pc, #48]	; (8472c <udc_sof_notify+0x3c>)
   846fa:	681b      	ldr	r3, [r3, #0]
   846fc:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
   846fe:	7912      	ldrb	r2, [r2, #4]
   84700:	b18a      	cbz	r2, 84726 <udc_sof_notify+0x36>
   84702:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84704:	4d09      	ldr	r5, [pc, #36]	; (8472c <udc_sof_notify+0x3c>)
   84706:	e006      	b.n	84716 <udc_sof_notify+0x26>
				iface_num++) {
   84708:	3401      	adds	r4, #1
   8470a:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8470c:	682b      	ldr	r3, [r5, #0]
   8470e:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
   84710:	7912      	ldrb	r2, [r2, #4]
   84712:	42a2      	cmp	r2, r4
   84714:	d907      	bls.n	84726 <udc_sof_notify+0x36>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   84716:	685b      	ldr	r3, [r3, #4]
   84718:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   8471c:	691b      	ldr	r3, [r3, #16]
   8471e:	2b00      	cmp	r3, #0
   84720:	d0f2      	beq.n	84708 <udc_sof_notify+0x18>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   84722:	4798      	blx	r3
   84724:	e7f0      	b.n	84708 <udc_sof_notify+0x18>
   84726:	bd38      	pop	{r3, r4, r5, pc}
   84728:	200019cb 	.word	0x200019cb
   8472c:	200019cc 	.word	0x200019cc

00084730 <udc_process_setup>:
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
static uint8_t null_mem[64] = {0};
bool udc_process_setup(void)
{
   84730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   84732:	4b8d      	ldr	r3, [pc, #564]	; (84968 <udc_process_setup+0x238>)
   84734:	2200      	movs	r2, #0
   84736:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   84738:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   8473a:	615a      	str	r2, [r3, #20]

	// MS requests this using request type 0xC0 and our user defined bRequest (0x01 in our case)
	if ((udd_g_ctrlreq.req.bmRequestType == 0xC0) && (udd_g_ctrlreq.req.bRequest == 0x01)) {
   8473c:	881b      	ldrh	r3, [r3, #0]
   8473e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
   84742:	d019      	beq.n	84778 <udc_process_setup+0x48>
		udd_set_setup_payload(winusb_20_desc, WINUSB_PLATFORM_DESCRIPTOR_LENGTH);
		return true;
	}

	if (Udd_setup_is_in()) {
   84744:	4b88      	ldr	r3, [pc, #544]	; (84968 <udc_process_setup+0x238>)
   84746:	781b      	ldrb	r3, [r3, #0]
   84748:	f013 0f80 	tst.w	r3, #128	; 0x80
   8474c:	d11a      	bne.n	84784 <udc_process_setup+0x54>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   8474e:	f013 0f60 	tst.w	r3, #96	; 0x60
   84752:	f000 80da 	beq.w	8490a <udc_process_setup+0x1da>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   84756:	4b84      	ldr	r3, [pc, #528]	; (84968 <udc_process_setup+0x238>)
   84758:	781b      	ldrb	r3, [r3, #0]
   8475a:	f003 031f 	and.w	r3, r3, #31
   8475e:	2b01      	cmp	r3, #1
   84760:	f000 8173 	beq.w	84a4a <udc_process_setup+0x31a>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   84764:	4b80      	ldr	r3, [pc, #512]	; (84968 <udc_process_setup+0x238>)
   84766:	781b      	ldrb	r3, [r3, #0]
   84768:	f003 031f 	and.w	r3, r3, #31
   8476c:	2b02      	cmp	r3, #2
   8476e:	f000 81ce 	beq.w	84b0e <udc_process_setup+0x3de>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   84772:	2300      	movs	r3, #0
#endif
}
   84774:	4618      	mov	r0, r3
   84776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		udd_set_setup_payload(winusb_20_desc, WINUSB_PLATFORM_DESCRIPTOR_LENGTH);
   84778:	21f8      	movs	r1, #248	; 0xf8
   8477a:	487c      	ldr	r0, [pc, #496]	; (8496c <udc_process_setup+0x23c>)
   8477c:	4b7c      	ldr	r3, [pc, #496]	; (84970 <udc_process_setup+0x240>)
   8477e:	4798      	blx	r3
		return true;
   84780:	2301      	movs	r3, #1
   84782:	e7f7      	b.n	84774 <udc_process_setup+0x44>
		if (udd_g_ctrlreq.req.wLength == 0) {
   84784:	4a78      	ldr	r2, [pc, #480]	; (84968 <udc_process_setup+0x238>)
   84786:	88d2      	ldrh	r2, [r2, #6]
   84788:	2a00      	cmp	r2, #0
   8478a:	f000 81e9 	beq.w	84b60 <udc_process_setup+0x430>
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   8478e:	f013 0f60 	tst.w	r3, #96	; 0x60
   84792:	d1e0      	bne.n	84756 <udc_process_setup+0x26>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   84794:	f013 031f 	ands.w	r3, r3, #31
   84798:	d106      	bne.n	847a8 <udc_process_setup+0x78>
			switch (udd_g_ctrlreq.req.bRequest) {
   8479a:	4973      	ldr	r1, [pc, #460]	; (84968 <udc_process_setup+0x238>)
   8479c:	7849      	ldrb	r1, [r1, #1]
   8479e:	2906      	cmp	r1, #6
   847a0:	d014      	beq.n	847cc <udc_process_setup+0x9c>
   847a2:	2908      	cmp	r1, #8
   847a4:	d073      	beq.n	8488e <udc_process_setup+0x15e>
   847a6:	b151      	cbz	r1, 847be <udc_process_setup+0x8e>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   847a8:	2b01      	cmp	r3, #1
   847aa:	d078      	beq.n	8489e <udc_process_setup+0x16e>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   847ac:	2b02      	cmp	r3, #2
   847ae:	d1d2      	bne.n	84756 <udc_process_setup+0x26>
			switch (udd_g_ctrlreq.req.bRequest) {
   847b0:	4b6d      	ldr	r3, [pc, #436]	; (84968 <udc_process_setup+0x238>)
   847b2:	785b      	ldrb	r3, [r3, #1]
   847b4:	2b00      	cmp	r3, #0
   847b6:	f000 809a 	beq.w	848ee <udc_process_setup+0x1be>
	return false;
   847ba:	2300      	movs	r3, #0
   847bc:	e189      	b.n	84ad2 <udc_process_setup+0x3a2>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   847be:	2a02      	cmp	r2, #2
   847c0:	d1d0      	bne.n	84764 <udc_process_setup+0x34>
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   847c2:	2102      	movs	r1, #2
   847c4:	486b      	ldr	r0, [pc, #428]	; (84974 <udc_process_setup+0x244>)
   847c6:	4b6a      	ldr	r3, [pc, #424]	; (84970 <udc_process_setup+0x240>)
   847c8:	4798      	blx	r3
   847ca:	e0ba      	b.n	84942 <udc_process_setup+0x212>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   847cc:	4b66      	ldr	r3, [pc, #408]	; (84968 <udc_process_setup+0x238>)
   847ce:	885a      	ldrh	r2, [r3, #2]
   847d0:	b2d1      	uxtb	r1, r2
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   847d2:	0a13      	lsrs	r3, r2, #8
   847d4:	3b01      	subs	r3, #1
   847d6:	2b0e      	cmp	r3, #14
   847d8:	f200 8178 	bhi.w	84acc <udc_process_setup+0x39c>
   847dc:	e8df f013 	tbh	[pc, r3, lsl #1]
   847e0:	0022000f 	.word	0x0022000f
   847e4:	01760038 	.word	0x01760038
   847e8:	01760176 	.word	0x01760176
   847ec:	01760176 	.word	0x01760176
   847f0:	01760176 	.word	0x01760176
   847f4:	01760176 	.word	0x01760176
   847f8:	01760176 	.word	0x01760176
   847fc:	0033      	.short	0x0033
			(udc_config.confdev_lsfs)->bcdUSB = 0x0210;
   847fe:	4b5e      	ldr	r3, [pc, #376]	; (84978 <udc_process_setup+0x248>)
   84800:	681a      	ldr	r2, [r3, #0]
   84802:	2110      	movs	r1, #16
   84804:	7091      	strb	r1, [r2, #2]
   84806:	2102      	movs	r1, #2
   84808:	70d1      	strb	r1, [r2, #3]
				(uint8_t *) udc_config.confdev_lsfs,
   8480a:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
   8480c:	7801      	ldrb	r1, [r0, #0]
   8480e:	4b58      	ldr	r3, [pc, #352]	; (84970 <udc_process_setup+0x240>)
   84810:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   84812:	4b55      	ldr	r3, [pc, #340]	; (84968 <udc_process_setup+0x238>)
   84814:	88da      	ldrh	r2, [r3, #6]
   84816:	899b      	ldrh	r3, [r3, #12]
   84818:	4293      	cmp	r3, r2
   8481a:	f240 8092 	bls.w	84942 <udc_process_setup+0x212>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   8481e:	4b52      	ldr	r3, [pc, #328]	; (84968 <udc_process_setup+0x238>)
   84820:	819a      	strh	r2, [r3, #12]
   84822:	e08e      	b.n	84942 <udc_process_setup+0x212>
			if (conf_num >= udc_config.confdev_lsfs->
   84824:	4b54      	ldr	r3, [pc, #336]	; (84978 <udc_process_setup+0x248>)
   84826:	681b      	ldr	r3, [r3, #0]
   84828:	7c5b      	ldrb	r3, [r3, #17]
   8482a:	428b      	cmp	r3, r1
   8482c:	d99a      	bls.n	84764 <udc_process_setup+0x34>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   8482e:	4b52      	ldr	r3, [pc, #328]	; (84978 <udc_process_setup+0x248>)
   84830:	685b      	ldr	r3, [r3, #4]
   84832:	f853 0031 	ldr.w	r0, [r3, r1, lsl #3]
			udd_set_setup_payload(
   84836:	8841      	ldrh	r1, [r0, #2]
   84838:	4b4d      	ldr	r3, [pc, #308]	; (84970 <udc_process_setup+0x240>)
   8483a:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   8483c:	4b4a      	ldr	r3, [pc, #296]	; (84968 <udc_process_setup+0x238>)
   8483e:	689b      	ldr	r3, [r3, #8]
   84840:	2202      	movs	r2, #2
   84842:	705a      	strb	r2, [r3, #1]
   84844:	e7e5      	b.n	84812 <udc_process_setup+0xe2>
		udd_set_setup_payload( (uint8_t *) BOS_DESC,
   84846:	2121      	movs	r1, #33	; 0x21
   84848:	484c      	ldr	r0, [pc, #304]	; (8497c <udc_process_setup+0x24c>)
   8484a:	4b49      	ldr	r3, [pc, #292]	; (84970 <udc_process_setup+0x240>)
   8484c:	4798      	blx	r3
   8484e:	e7e0      	b.n	84812 <udc_process_setup+0xe2>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   84850:	b2d2      	uxtb	r2, r2
   84852:	2a03      	cmp	r2, #3
   84854:	d80d      	bhi.n	84872 <udc_process_setup+0x142>
   84856:	e8df f012 	tbh	[pc, r2, lsl #1]
   8485a:	0007      	.short	0x0007
   8485c:	01870014 	.word	0x01870014
   84860:	0004      	.short	0x0004
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   84862:	2420      	movs	r4, #32
		str = udc_get_string_serial_name();
   84864:	4a46      	ldr	r2, [pc, #280]	; (84980 <udc_process_setup+0x250>)
   84866:	e181      	b.n	84b6c <udc_process_setup+0x43c>
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   84868:	2104      	movs	r1, #4
   8486a:	4846      	ldr	r0, [pc, #280]	; (84984 <udc_process_setup+0x254>)
   8486c:	4b40      	ldr	r3, [pc, #256]	; (84970 <udc_process_setup+0x240>)
   8486e:	4798      	blx	r3
   84870:	e7cf      	b.n	84812 <udc_process_setup+0xe2>
	
}

static inline uint8_t get_extra_str_length(uint8_t id)
{
	if (id == UDI_VENDOR_STRING_ID)
   84872:	2910      	cmp	r1, #16
   84874:	f000 818c 	beq.w	84b90 <udc_process_setup+0x460>
	return sizeof(VENDOR_STRING)-1;
	if (id == UDI_CDC_COMM_STRING_ID_0)
   84878:	2911      	cmp	r1, #17
   8487a:	f000 818c 	beq.w	84b96 <udc_process_setup+0x466>
			return false;
   8487e:	2300      	movs	r3, #0
   84880:	e127      	b.n	84ad2 <udc_process_setup+0x3a2>
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   84882:	2415      	movs	r4, #21
		str = udc_string_manufacturer_name;
   84884:	4a40      	ldr	r2, [pc, #256]	; (84988 <udc_process_setup+0x258>)
	if (str_length) {
   84886:	2c00      	cmp	r4, #0
   84888:	f040 8170 	bne.w	84b6c <udc_process_setup+0x43c>
   8488c:	e059      	b.n	84942 <udc_process_setup+0x212>
	if (udd_g_ctrlreq.req.wLength != 1) {
   8488e:	2a01      	cmp	r2, #1
   84890:	f47f af68 	bne.w	84764 <udc_process_setup+0x34>
	udd_set_setup_payload(&udc_num_configuration,1);
   84894:	2101      	movs	r1, #1
   84896:	483d      	ldr	r0, [pc, #244]	; (8498c <udc_process_setup+0x25c>)
   84898:	4b35      	ldr	r3, [pc, #212]	; (84970 <udc_process_setup+0x240>)
   8489a:	4798      	blx	r3
   8489c:	e051      	b.n	84942 <udc_process_setup+0x212>
			switch (udd_g_ctrlreq.req.bRequest) {
   8489e:	4932      	ldr	r1, [pc, #200]	; (84968 <udc_process_setup+0x238>)
   848a0:	7849      	ldrb	r1, [r1, #1]
   848a2:	290a      	cmp	r1, #10
   848a4:	d182      	bne.n	847ac <udc_process_setup+0x7c>
	if (udd_g_ctrlreq.req.wLength != 1) {
   848a6:	2a01      	cmp	r2, #1
   848a8:	f040 80cf 	bne.w	84a4a <udc_process_setup+0x31a>
	if (!udc_num_configuration) {
   848ac:	4b37      	ldr	r3, [pc, #220]	; (8498c <udc_process_setup+0x25c>)
   848ae:	781b      	ldrb	r3, [r3, #0]
   848b0:	2b00      	cmp	r3, #0
   848b2:	f000 80ca 	beq.w	84a4a <udc_process_setup+0x31a>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   848b6:	4b2c      	ldr	r3, [pc, #176]	; (84968 <udc_process_setup+0x238>)
   848b8:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   848ba:	4b35      	ldr	r3, [pc, #212]	; (84990 <udc_process_setup+0x260>)
   848bc:	681d      	ldr	r5, [r3, #0]
   848be:	682b      	ldr	r3, [r5, #0]
   848c0:	791b      	ldrb	r3, [r3, #4]
   848c2:	42a3      	cmp	r3, r4
   848c4:	f240 80c1 	bls.w	84a4a <udc_process_setup+0x31a>
	if (!udc_update_iface_desc(iface_num, 0)) {
   848c8:	2100      	movs	r1, #0
   848ca:	4620      	mov	r0, r4
   848cc:	4b31      	ldr	r3, [pc, #196]	; (84994 <udc_process_setup+0x264>)
   848ce:	4798      	blx	r3
   848d0:	2800      	cmp	r0, #0
   848d2:	f43f af40 	beq.w	84756 <udc_process_setup+0x26>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   848d6:	686b      	ldr	r3, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
   848d8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   848dc:	68db      	ldr	r3, [r3, #12]
   848de:	4798      	blx	r3
   848e0:	4b2d      	ldr	r3, [pc, #180]	; (84998 <udc_process_setup+0x268>)
   848e2:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
   848e4:	2101      	movs	r1, #1
   848e6:	4618      	mov	r0, r3
   848e8:	4b21      	ldr	r3, [pc, #132]	; (84970 <udc_process_setup+0x240>)
   848ea:	4798      	blx	r3
   848ec:	e029      	b.n	84942 <udc_process_setup+0x212>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   848ee:	2a02      	cmp	r2, #2
   848f0:	f47f af38 	bne.w	84764 <udc_process_setup+0x34>
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   848f4:	4b1c      	ldr	r3, [pc, #112]	; (84968 <udc_process_setup+0x238>)
   848f6:	7918      	ldrb	r0, [r3, #4]
   848f8:	4b28      	ldr	r3, [pc, #160]	; (8499c <udc_process_setup+0x26c>)
   848fa:	4798      	blx	r3
   848fc:	4b28      	ldr	r3, [pc, #160]	; (849a0 <udc_process_setup+0x270>)
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
   848fe:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   84900:	2102      	movs	r1, #2
   84902:	4618      	mov	r0, r3
   84904:	4b1a      	ldr	r3, [pc, #104]	; (84970 <udc_process_setup+0x240>)
   84906:	4798      	blx	r3
   84908:	e01b      	b.n	84942 <udc_process_setup+0x212>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   8490a:	f013 031f 	ands.w	r3, r3, #31
   8490e:	f040 8085 	bne.w	84a1c <udc_process_setup+0x2ec>
			switch (udd_g_ctrlreq.req.bRequest) {
   84912:	4a15      	ldr	r2, [pc, #84]	; (84968 <udc_process_setup+0x238>)
   84914:	7852      	ldrb	r2, [r2, #1]
   84916:	3a01      	subs	r2, #1
   84918:	2a08      	cmp	r2, #8
   8491a:	d87f      	bhi.n	84a1c <udc_process_setup+0x2ec>
   8491c:	e8df f012 	tbh	[pc, r2, lsl #1]
   84920:	007e0013 	.word	0x007e0013
   84924:	007e00d8 	.word	0x007e00d8
   84928:	007e0009 	.word	0x007e0009
   8492c:	007e007e 	.word	0x007e007e
   84930:	0044      	.short	0x0044
	if (udd_g_ctrlreq.req.wLength) {
   84932:	4b0d      	ldr	r3, [pc, #52]	; (84968 <udc_process_setup+0x238>)
   84934:	88db      	ldrh	r3, [r3, #6]
   84936:	2b00      	cmp	r3, #0
   84938:	f47f af14 	bne.w	84764 <udc_process_setup+0x34>
	udd_g_ctrlreq.callback = udc_valid_address;
   8493c:	4a19      	ldr	r2, [pc, #100]	; (849a4 <udc_process_setup+0x274>)
   8493e:	4b0a      	ldr	r3, [pc, #40]	; (84968 <udc_process_setup+0x238>)
   84940:	611a      	str	r2, [r3, #16]
			return true;
   84942:	2301      	movs	r3, #1
   84944:	e716      	b.n	84774 <udc_process_setup+0x44>
	if (udd_g_ctrlreq.req.wLength) {
   84946:	4b08      	ldr	r3, [pc, #32]	; (84968 <udc_process_setup+0x238>)
   84948:	88db      	ldrh	r3, [r3, #6]
   8494a:	2b00      	cmp	r3, #0
   8494c:	f47f af0a 	bne.w	84764 <udc_process_setup+0x34>
	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   84950:	4b05      	ldr	r3, [pc, #20]	; (84968 <udc_process_setup+0x238>)
   84952:	885b      	ldrh	r3, [r3, #2]
   84954:	2b01      	cmp	r3, #1
   84956:	f47f af05 	bne.w	84764 <udc_process_setup+0x34>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   8495a:	4a06      	ldr	r2, [pc, #24]	; (84974 <udc_process_setup+0x244>)
   8495c:	8813      	ldrh	r3, [r2, #0]
   8495e:	f023 0302 	bic.w	r3, r3, #2
   84962:	8013      	strh	r3, [r2, #0]
   84964:	e7ed      	b.n	84942 <udc_process_setup+0x212>
   84966:	bf00      	nop
   84968:	20002468 	.word	0x20002468
   8496c:	200005bc 	.word	0x200005bc
   84970:	0008633d 	.word	0x0008633d
   84974:	200019c6 	.word	0x200019c6
   84978:	200001d4 	.word	0x200001d4
   8497c:	0008d92c 	.word	0x0008d92c
   84980:	200006bc 	.word	0x200006bc
   84984:	2000058c 	.word	0x2000058c
   84988:	20000590 	.word	0x20000590
   8498c:	200019cb 	.word	0x200019cb
   84990:	200019cc 	.word	0x200019cc
   84994:	00084555 	.word	0x00084555
   84998:	200019ca 	.word	0x200019ca
   8499c:	0008639d 	.word	0x0008639d
   849a0:	200019c8 	.word	0x200019c8
   849a4:	0008453d 	.word	0x0008453d
	if (udd_g_ctrlreq.req.wLength) {
   849a8:	4b7c      	ldr	r3, [pc, #496]	; (84b9c <udc_process_setup+0x46c>)
   849aa:	88db      	ldrh	r3, [r3, #6]
   849ac:	2b00      	cmp	r3, #0
   849ae:	f47f aed9 	bne.w	84764 <udc_process_setup+0x34>
	if (!udd_getaddress()) {
   849b2:	4b7b      	ldr	r3, [pc, #492]	; (84ba0 <udc_process_setup+0x470>)
   849b4:	4798      	blx	r3
   849b6:	2800      	cmp	r0, #0
   849b8:	f43f aecd 	beq.w	84756 <udc_process_setup+0x26>
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   849bc:	4b77      	ldr	r3, [pc, #476]	; (84b9c <udc_process_setup+0x46c>)
   849be:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
   849c0:	4b78      	ldr	r3, [pc, #480]	; (84ba4 <udc_process_setup+0x474>)
   849c2:	681b      	ldr	r3, [r3, #0]
   849c4:	7c5b      	ldrb	r3, [r3, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   849c6:	429a      	cmp	r2, r3
   849c8:	f73f aec5 	bgt.w	84756 <udc_process_setup+0x26>
	udc_reset();
   849cc:	4b76      	ldr	r3, [pc, #472]	; (84ba8 <udc_process_setup+0x478>)
   849ce:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   849d0:	4b72      	ldr	r3, [pc, #456]	; (84b9c <udc_process_setup+0x46c>)
   849d2:	789b      	ldrb	r3, [r3, #2]
   849d4:	4a75      	ldr	r2, [pc, #468]	; (84bac <udc_process_setup+0x47c>)
   849d6:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
   849d8:	2b00      	cmp	r3, #0
   849da:	d0b2      	beq.n	84942 <udc_process_setup+0x212>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   849dc:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   849e0:	3b01      	subs	r3, #1
   849e2:	4a70      	ldr	r2, [pc, #448]	; (84ba4 <udc_process_setup+0x474>)
   849e4:	6852      	ldr	r2, [r2, #4]
   849e6:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
   849ea:	4971      	ldr	r1, [pc, #452]	; (84bb0 <udc_process_setup+0x480>)
   849ec:	6008      	str	r0, [r1, #0]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   849ee:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
   849f2:	791b      	ldrb	r3, [r3, #4]
   849f4:	2b00      	cmp	r3, #0
   849f6:	d0a4      	beq.n	84942 <udc_process_setup+0x212>
   849f8:	2400      	movs	r4, #0
		if (!udc_iface_enable(iface_num, 0)) {
   849fa:	4627      	mov	r7, r4
   849fc:	4e6d      	ldr	r6, [pc, #436]	; (84bb4 <udc_process_setup+0x484>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   849fe:	460d      	mov	r5, r1
		if (!udc_iface_enable(iface_num, 0)) {
   84a00:	4639      	mov	r1, r7
   84a02:	4620      	mov	r0, r4
   84a04:	47b0      	blx	r6
   84a06:	2800      	cmp	r0, #0
   84a08:	f43f aea5 	beq.w	84756 <udc_process_setup+0x26>
			iface_num++) {
   84a0c:	3401      	adds	r4, #1
   84a0e:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84a10:	682b      	ldr	r3, [r5, #0]
   84a12:	681b      	ldr	r3, [r3, #0]
   84a14:	791b      	ldrb	r3, [r3, #4]
   84a16:	42a3      	cmp	r3, r4
   84a18:	d8f2      	bhi.n	84a00 <udc_process_setup+0x2d0>
   84a1a:	e792      	b.n	84942 <udc_process_setup+0x212>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   84a1c:	2b01      	cmp	r3, #1
   84a1e:	d00a      	beq.n	84a36 <udc_process_setup+0x306>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   84a20:	2b02      	cmp	r3, #2
   84a22:	f47f ae98 	bne.w	84756 <udc_process_setup+0x26>
			switch (udd_g_ctrlreq.req.bRequest) {
   84a26:	4b5d      	ldr	r3, [pc, #372]	; (84b9c <udc_process_setup+0x46c>)
   84a28:	785b      	ldrb	r3, [r3, #1]
   84a2a:	2b01      	cmp	r3, #1
   84a2c:	d02b      	beq.n	84a86 <udc_process_setup+0x356>
   84a2e:	2b03      	cmp	r3, #3
   84a30:	d039      	beq.n	84aa6 <udc_process_setup+0x376>
	return false;
   84a32:	2300      	movs	r3, #0
   84a34:	e04d      	b.n	84ad2 <udc_process_setup+0x3a2>
			switch (udd_g_ctrlreq.req.bRequest) {
   84a36:	4a59      	ldr	r2, [pc, #356]	; (84b9c <udc_process_setup+0x46c>)
   84a38:	7852      	ldrb	r2, [r2, #1]
   84a3a:	2a0b      	cmp	r2, #11
   84a3c:	d1f0      	bne.n	84a20 <udc_process_setup+0x2f0>
	if (udd_g_ctrlreq.req.wLength) {
   84a3e:	4b57      	ldr	r3, [pc, #348]	; (84b9c <udc_process_setup+0x46c>)
   84a40:	88db      	ldrh	r3, [r3, #6]
   84a42:	b913      	cbnz	r3, 84a4a <udc_process_setup+0x31a>
	if (!udc_num_configuration) {
   84a44:	4b59      	ldr	r3, [pc, #356]	; (84bac <udc_process_setup+0x47c>)
   84a46:	781b      	ldrb	r3, [r3, #0]
   84a48:	b973      	cbnz	r3, 84a68 <udc_process_setup+0x338>
	if (0 == udc_num_configuration) {
   84a4a:	4b58      	ldr	r3, [pc, #352]	; (84bac <udc_process_setup+0x47c>)
   84a4c:	781b      	ldrb	r3, [r3, #0]
   84a4e:	2b00      	cmp	r3, #0
   84a50:	f000 8088 	beq.w	84b64 <udc_process_setup+0x434>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84a54:	4b51      	ldr	r3, [pc, #324]	; (84b9c <udc_process_setup+0x46c>)
   84a56:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   84a58:	4b55      	ldr	r3, [pc, #340]	; (84bb0 <udc_process_setup+0x480>)
   84a5a:	681d      	ldr	r5, [r3, #0]
   84a5c:	682b      	ldr	r3, [r5, #0]
   84a5e:	791b      	ldrb	r3, [r3, #4]
   84a60:	42a3      	cmp	r3, r4
   84a62:	d83a      	bhi.n	84ada <udc_process_setup+0x3aa>
	return false;
   84a64:	2300      	movs	r3, #0
   84a66:	e685      	b.n	84774 <udc_process_setup+0x44>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84a68:	4b4c      	ldr	r3, [pc, #304]	; (84b9c <udc_process_setup+0x46c>)
   84a6a:	791c      	ldrb	r4, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   84a6c:	885d      	ldrh	r5, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
   84a6e:	4620      	mov	r0, r4
   84a70:	4b51      	ldr	r3, [pc, #324]	; (84bb8 <udc_process_setup+0x488>)
   84a72:	4798      	blx	r3
   84a74:	2800      	cmp	r0, #0
   84a76:	f43f ae6e 	beq.w	84756 <udc_process_setup+0x26>
	return udc_iface_enable(iface_num, setting_num);
   84a7a:	b2e9      	uxtb	r1, r5
   84a7c:	4620      	mov	r0, r4
   84a7e:	4b4d      	ldr	r3, [pc, #308]	; (84bb4 <udc_process_setup+0x484>)
   84a80:	4798      	blx	r3
   84a82:	4603      	mov	r3, r0
   84a84:	e025      	b.n	84ad2 <udc_process_setup+0x3a2>
	if (udd_g_ctrlreq.req.wLength) {
   84a86:	4b45      	ldr	r3, [pc, #276]	; (84b9c <udc_process_setup+0x46c>)
   84a88:	88db      	ldrh	r3, [r3, #6]
   84a8a:	2b00      	cmp	r3, #0
   84a8c:	f47f ae6a 	bne.w	84764 <udc_process_setup+0x34>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   84a90:	4b42      	ldr	r3, [pc, #264]	; (84b9c <udc_process_setup+0x46c>)
   84a92:	885b      	ldrh	r3, [r3, #2]
   84a94:	2b00      	cmp	r3, #0
   84a96:	f47f ae65 	bne.w	84764 <udc_process_setup+0x34>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   84a9a:	4b40      	ldr	r3, [pc, #256]	; (84b9c <udc_process_setup+0x46c>)
   84a9c:	7918      	ldrb	r0, [r3, #4]
   84a9e:	4b47      	ldr	r3, [pc, #284]	; (84bbc <udc_process_setup+0x48c>)
   84aa0:	4798      	blx	r3
   84aa2:	4603      	mov	r3, r0
   84aa4:	e015      	b.n	84ad2 <udc_process_setup+0x3a2>
	if (udd_g_ctrlreq.req.wLength) {
   84aa6:	4b3d      	ldr	r3, [pc, #244]	; (84b9c <udc_process_setup+0x46c>)
   84aa8:	88db      	ldrh	r3, [r3, #6]
   84aaa:	2b00      	cmp	r3, #0
   84aac:	f47f ae5a 	bne.w	84764 <udc_process_setup+0x34>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   84ab0:	4b3a      	ldr	r3, [pc, #232]	; (84b9c <udc_process_setup+0x46c>)
   84ab2:	885b      	ldrh	r3, [r3, #2]
   84ab4:	2b00      	cmp	r3, #0
   84ab6:	f47f ae55 	bne.w	84764 <udc_process_setup+0x34>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   84aba:	4c38      	ldr	r4, [pc, #224]	; (84b9c <udc_process_setup+0x46c>)
   84abc:	7920      	ldrb	r0, [r4, #4]
   84abe:	4b40      	ldr	r3, [pc, #256]	; (84bc0 <udc_process_setup+0x490>)
   84ac0:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   84ac2:	7920      	ldrb	r0, [r4, #4]
   84ac4:	4b3f      	ldr	r3, [pc, #252]	; (84bc4 <udc_process_setup+0x494>)
   84ac6:	4798      	blx	r3
   84ac8:	4603      	mov	r3, r0
   84aca:	e002      	b.n	84ad2 <udc_process_setup+0x3a2>
		return false;
   84acc:	2300      	movs	r3, #0
   84ace:	e000      	b.n	84ad2 <udc_process_setup+0x3a2>
				return udc_req_std_dev_set_feature();
   84ad0:	2300      	movs	r3, #0
		if (udc_reqstd()) {
   84ad2:	2b00      	cmp	r3, #0
   84ad4:	f47f ae4e 	bne.w	84774 <udc_process_setup+0x44>
   84ad8:	e63d      	b.n	84756 <udc_process_setup+0x26>
	if (!udc_update_iface_desc(iface_num, 0)) {
   84ada:	2100      	movs	r1, #0
   84adc:	4620      	mov	r0, r4
   84ade:	4b3a      	ldr	r3, [pc, #232]	; (84bc8 <udc_process_setup+0x498>)
   84ae0:	4798      	blx	r3
   84ae2:	2800      	cmp	r0, #0
   84ae4:	f43f ae3e 	beq.w	84764 <udc_process_setup+0x34>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   84ae8:	686b      	ldr	r3, [r5, #4]
   84aea:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84aee:	68eb      	ldr	r3, [r5, #12]
   84af0:	4798      	blx	r3
   84af2:	4601      	mov	r1, r0
   84af4:	4620      	mov	r0, r4
   84af6:	4b34      	ldr	r3, [pc, #208]	; (84bc8 <udc_process_setup+0x498>)
   84af8:	4798      	blx	r3
   84afa:	2800      	cmp	r0, #0
   84afc:	f43f ae32 	beq.w	84764 <udc_process_setup+0x34>
	return udi_api->setup();
   84b00:	68ab      	ldr	r3, [r5, #8]
   84b02:	4798      	blx	r3
		if (udc_req_iface()) {
   84b04:	4603      	mov	r3, r0
   84b06:	2800      	cmp	r0, #0
   84b08:	f47f ae34 	bne.w	84774 <udc_process_setup+0x44>
   84b0c:	e62a      	b.n	84764 <udc_process_setup+0x34>
	if (0 == udc_num_configuration) {
   84b0e:	4b27      	ldr	r3, [pc, #156]	; (84bac <udc_process_setup+0x47c>)
   84b10:	781b      	ldrb	r3, [r3, #0]
   84b12:	b30b      	cbz	r3, 84b58 <udc_process_setup+0x428>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84b14:	4b26      	ldr	r3, [pc, #152]	; (84bb0 <udc_process_setup+0x480>)
   84b16:	681a      	ldr	r2, [r3, #0]
   84b18:	6813      	ldr	r3, [r2, #0]
   84b1a:	791b      	ldrb	r3, [r3, #4]
   84b1c:	b1f3      	cbz	r3, 84b5c <udc_process_setup+0x42c>
   84b1e:	2400      	movs	r4, #0
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84b20:	4e29      	ldr	r6, [pc, #164]	; (84bc8 <udc_process_setup+0x498>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84b22:	4f23      	ldr	r7, [pc, #140]	; (84bb0 <udc_process_setup+0x480>)
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   84b24:	6853      	ldr	r3, [r2, #4]
   84b26:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84b2a:	68eb      	ldr	r3, [r5, #12]
   84b2c:	4798      	blx	r3
   84b2e:	4601      	mov	r1, r0
   84b30:	4620      	mov	r0, r4
   84b32:	47b0      	blx	r6
   84b34:	4603      	mov	r3, r0
   84b36:	2800      	cmp	r0, #0
   84b38:	f43f ae1c 	beq.w	84774 <udc_process_setup+0x44>
		if (udi_api->setup()) {
   84b3c:	68ab      	ldr	r3, [r5, #8]
   84b3e:	4798      	blx	r3
   84b40:	4603      	mov	r3, r0
   84b42:	2800      	cmp	r0, #0
   84b44:	f47f ae16 	bne.w	84774 <udc_process_setup+0x44>
			iface_num++) {
   84b48:	3401      	adds	r4, #1
   84b4a:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84b4c:	683a      	ldr	r2, [r7, #0]
   84b4e:	6811      	ldr	r1, [r2, #0]
   84b50:	7909      	ldrb	r1, [r1, #4]
   84b52:	42a1      	cmp	r1, r4
   84b54:	d8e6      	bhi.n	84b24 <udc_process_setup+0x3f4>
   84b56:	e60d      	b.n	84774 <udc_process_setup+0x44>
		return false; // The device is not is configured state yet
   84b58:	2300      	movs	r3, #0
   84b5a:	e60b      	b.n	84774 <udc_process_setup+0x44>
	return false;
   84b5c:	2300      	movs	r3, #0
   84b5e:	e609      	b.n	84774 <udc_process_setup+0x44>
			return false; // Error from USB host
   84b60:	2300      	movs	r3, #0
   84b62:	e607      	b.n	84774 <udc_process_setup+0x44>
	return false;
   84b64:	2300      	movs	r3, #0
   84b66:	e605      	b.n	84774 <udc_process_setup+0x44>
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   84b68:	2412      	movs	r4, #18
		str = udc_string_product_name;
   84b6a:	4a18      	ldr	r2, [pc, #96]	; (84bcc <udc_process_setup+0x49c>)
   84b6c:	3a01      	subs	r2, #1
   84b6e:	4918      	ldr	r1, [pc, #96]	; (84bd0 <udc_process_setup+0x4a0>)
		str = udc_string_manufacturer_name;
   84b70:	2300      	movs	r3, #0
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   84b72:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   84b76:	f821 0f02 	strh.w	r0, [r1, #2]!
		for(i = 0; i < str_length; i++) {
   84b7a:	3301      	adds	r3, #1
   84b7c:	b2db      	uxtb	r3, r3
   84b7e:	42a3      	cmp	r3, r4
   84b80:	d3f7      	bcc.n	84b72 <udc_process_setup+0x442>
		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   84b82:	0061      	lsls	r1, r4, #1
   84b84:	3102      	adds	r1, #2
   84b86:	4812      	ldr	r0, [pc, #72]	; (84bd0 <udc_process_setup+0x4a0>)
   84b88:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
   84b8a:	4b12      	ldr	r3, [pc, #72]	; (84bd4 <udc_process_setup+0x4a4>)
   84b8c:	4798      	blx	r3
   84b8e:	e640      	b.n	84812 <udc_process_setup+0xe2>
	return sizeof(VENDOR_STRING)-1;
   84b90:	2418      	movs	r4, #24
	return VENDOR_STRING;
   84b92:	4a11      	ldr	r2, [pc, #68]	; (84bd8 <udc_process_setup+0x4a8>)
   84b94:	e677      	b.n	84886 <udc_process_setup+0x156>
	return sizeof(CDC_DATA_STRING_0)-1;
   84b96:	240c      	movs	r4, #12
	return CDC_DATA_STRING_0;
   84b98:	4a10      	ldr	r2, [pc, #64]	; (84bdc <udc_process_setup+0x4ac>)
   84b9a:	e674      	b.n	84886 <udc_process_setup+0x156>
   84b9c:	20002468 	.word	0x20002468
   84ba0:	0008630d 	.word	0x0008630d
   84ba4:	200001d4 	.word	0x200001d4
   84ba8:	000846a9 	.word	0x000846a9
   84bac:	200019cb 	.word	0x200019cb
   84bb0:	200019cc 	.word	0x200019cc
   84bb4:	00084635 	.word	0x00084635
   84bb8:	000845c9 	.word	0x000845c9
   84bbc:	00086499 	.word	0x00086499
   84bc0:	00086921 	.word	0x00086921
   84bc4:	000863d1 	.word	0x000863d1
   84bc8:	00084555 	.word	0x00084555
   84bcc:	200005a8 	.word	0x200005a8
   84bd0:	20000548 	.word	0x20000548
   84bd4:	0008633d 	.word	0x0008633d
   84bd8:	0008d960 	.word	0x0008d960
   84bdc:	0008d950 	.word	0x0008d950

00084be0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
   84be0:	4b0b      	ldr	r3, [pc, #44]	; (84c10 <cpu_irq_enter_critical+0x30>)
   84be2:	681b      	ldr	r3, [r3, #0]
   84be4:	b92b      	cbnz	r3, 84bf2 <cpu_irq_enter_critical+0x12>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   84be6:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
   84bea:	b13b      	cbz	r3, 84bfc <cpu_irq_enter_critical+0x1c>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
   84bec:	2200      	movs	r2, #0
   84bee:	4b09      	ldr	r3, [pc, #36]	; (84c14 <cpu_irq_enter_critical+0x34>)
   84bf0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
   84bf2:	4a07      	ldr	r2, [pc, #28]	; (84c10 <cpu_irq_enter_critical+0x30>)
   84bf4:	6813      	ldr	r3, [r2, #0]
   84bf6:	3301      	adds	r3, #1
   84bf8:	6013      	str	r3, [r2, #0]
   84bfa:	4770      	bx	lr
  __ASM volatile ("cpsid i");
   84bfc:	b672      	cpsid	i
   84bfe:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   84c02:	2200      	movs	r2, #0
   84c04:	4b04      	ldr	r3, [pc, #16]	; (84c18 <cpu_irq_enter_critical+0x38>)
   84c06:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   84c08:	2201      	movs	r2, #1
   84c0a:	4b02      	ldr	r3, [pc, #8]	; (84c14 <cpu_irq_enter_critical+0x34>)
   84c0c:	701a      	strb	r2, [r3, #0]
   84c0e:	e7f0      	b.n	84bf2 <cpu_irq_enter_critical+0x12>
   84c10:	200019d4 	.word	0x200019d4
   84c14:	200019d8 	.word	0x200019d8
   84c18:	200006b4 	.word	0x200006b4

00084c1c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   84c1c:	4b07      	ldr	r3, [pc, #28]	; (84c3c <cpu_irq_leave_critical+0x20>)
   84c1e:	681a      	ldr	r2, [r3, #0]
   84c20:	3a01      	subs	r2, #1
   84c22:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   84c24:	681b      	ldr	r3, [r3, #0]
   84c26:	b943      	cbnz	r3, 84c3a <cpu_irq_leave_critical+0x1e>
   84c28:	4b05      	ldr	r3, [pc, #20]	; (84c40 <cpu_irq_leave_critical+0x24>)
   84c2a:	781b      	ldrb	r3, [r3, #0]
   84c2c:	b12b      	cbz	r3, 84c3a <cpu_irq_leave_critical+0x1e>
		cpu_irq_enable();
   84c2e:	2201      	movs	r2, #1
   84c30:	4b04      	ldr	r3, [pc, #16]	; (84c44 <cpu_irq_leave_critical+0x28>)
   84c32:	701a      	strb	r2, [r3, #0]
   84c34:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   84c38:	b662      	cpsie	i
   84c3a:	4770      	bx	lr
   84c3c:	200019d4 	.word	0x200019d4
   84c40:	200019d8 	.word	0x200019d8
   84c44:	200006b4 	.word	0x200006b4

00084c48 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   84c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   84c4c:	b980      	cbnz	r0, 84c70 <_read+0x28>
   84c4e:	460c      	mov	r4, r1
   84c50:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   84c52:	2a00      	cmp	r2, #0
   84c54:	dd0f      	ble.n	84c76 <_read+0x2e>
   84c56:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   84c58:	4e08      	ldr	r6, [pc, #32]	; (84c7c <_read+0x34>)
   84c5a:	4d09      	ldr	r5, [pc, #36]	; (84c80 <_read+0x38>)
   84c5c:	6830      	ldr	r0, [r6, #0]
   84c5e:	4621      	mov	r1, r4
   84c60:	682b      	ldr	r3, [r5, #0]
   84c62:	4798      	blx	r3
		ptr++;
   84c64:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   84c66:	42bc      	cmp	r4, r7
   84c68:	d1f8      	bne.n	84c5c <_read+0x14>
		nChars++;
	}
	return nChars;
}
   84c6a:	4640      	mov	r0, r8
   84c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   84c70:	f04f 38ff 	mov.w	r8, #4294967295
   84c74:	e7f9      	b.n	84c6a <_read+0x22>
	for (; len > 0; --len) {
   84c76:	4680      	mov	r8, r0
   84c78:	e7f7      	b.n	84c6a <_read+0x22>
   84c7a:	bf00      	nop
   84c7c:	20002464 	.word	0x20002464
   84c80:	2000245c 	.word	0x2000245c

00084c84 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   84c84:	3801      	subs	r0, #1
   84c86:	2802      	cmp	r0, #2
   84c88:	d815      	bhi.n	84cb6 <_write+0x32>
{
   84c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84c8e:	460e      	mov	r6, r1
   84c90:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   84c92:	b19a      	cbz	r2, 84cbc <_write+0x38>
   84c94:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   84c96:	f8df 8038 	ldr.w	r8, [pc, #56]	; 84cd0 <_write+0x4c>
   84c9a:	4f0c      	ldr	r7, [pc, #48]	; (84ccc <_write+0x48>)
   84c9c:	f8d8 0000 	ldr.w	r0, [r8]
   84ca0:	f815 1b01 	ldrb.w	r1, [r5], #1
   84ca4:	683b      	ldr	r3, [r7, #0]
   84ca6:	4798      	blx	r3
   84ca8:	2800      	cmp	r0, #0
   84caa:	db0a      	blt.n	84cc2 <_write+0x3e>
   84cac:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   84cae:	3c01      	subs	r4, #1
   84cb0:	d1f4      	bne.n	84c9c <_write+0x18>
   84cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   84cb6:	f04f 30ff 	mov.w	r0, #4294967295
   84cba:	4770      	bx	lr
	for (; len != 0; --len) {
   84cbc:	4610      	mov	r0, r2
   84cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   84cc2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   84cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84cca:	bf00      	nop
   84ccc:	20002460 	.word	0x20002460
   84cd0:	20002464 	.word	0x20002464

00084cd4 <iopins_normal>:
	
	/* */
}

void iopins_normal(void)
{
   84cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   84cd6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84cda:	2006      	movs	r0, #6
   84cdc:	4c17      	ldr	r4, [pc, #92]	; (84d3c <iopins_normal+0x68>)
   84cde:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   84ce0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84ce4:	2007      	movs	r0, #7
   84ce6:	47a0      	blx	r4
	
	/* Configure MOSFET for turning on-off system */
	gpio_configure_pin(PIN_PWRON_GPIO, PIN_PWRON_FLAGS);
   84ce8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   84cec:	201d      	movs	r0, #29
   84cee:	47a0      	blx	r4
	board_power(0);
   84cf0:	201d      	movs	r0, #29
   84cf2:	4b13      	ldr	r3, [pc, #76]	; (84d40 <iopins_normal+0x6c>)
   84cf4:	4798      	blx	r3
	
	/* FPGA Programming pins */
	FPGA_NPROG_SETUP();
   84cf6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84cfa:	2008      	movs	r0, #8
   84cfc:	47a0      	blx	r4
	FPGA_NPROG_HIGH();
   84cfe:	2008      	movs	r0, #8
   84d00:	4e10      	ldr	r6, [pc, #64]	; (84d44 <iopins_normal+0x70>)
   84d02:	47b0      	blx	r6
	
	/* FPGA External memory interface */
	//Allow sync writing to address pins
	gpio_configure_group(FPGA_ADDR_PORT, FPGA_ADDR_PINS, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   84d04:	4f10      	ldr	r7, [pc, #64]	; (84d48 <iopins_normal+0x74>)
   84d06:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
   84d0a:	21ff      	movs	r1, #255	; 0xff
   84d0c:	4638      	mov	r0, r7
   84d0e:	4d0f      	ldr	r5, [pc, #60]	; (84d4c <iopins_normal+0x78>)
   84d10:	47a8      	blx	r5
	pio_enable_output_write(FPGA_ADDR_PORT, FPGA_ADDR_PINS);
   84d12:	21ff      	movs	r1, #255	; 0xff
   84d14:	4638      	mov	r0, r7
   84d16:	4b0e      	ldr	r3, [pc, #56]	; (84d50 <iopins_normal+0x7c>)
   84d18:	4798      	blx	r3
	
	//ALE pin under SW control
	gpio_configure_pin(FPGA_ALE_GPIO, FPGA_ALE_FLAGS);
   84d1a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84d1e:	2035      	movs	r0, #53	; 0x35
   84d20:	47a0      	blx	r4
	gpio_set_pin_high(FPGA_ALE_GPIO);
   84d22:	2035      	movs	r0, #53	; 0x35
   84d24:	47b0      	blx	r6

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   84d26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   84d2a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
   84d2e:	4809      	ldr	r0, [pc, #36]	; (84d54 <iopins_normal+0x80>)
   84d30:	47a8      	blx	r5
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_PCK0
	gpio_configure_pin(PIN_PCK0, PIN_PCK0_FLAGS);
   84d32:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   84d36:	201b      	movs	r0, #27
   84d38:	47a0      	blx	r4
   84d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84d3c:	00084ef5 	.word	0x00084ef5
   84d40:	00084ed9 	.word	0x00084ed9
   84d44:	00084ebf 	.word	0x00084ebf
   84d48:	400e0e00 	.word	0x400e0e00
   84d4c:	00084fc5 	.word	0x00084fc5
   84d50:	00084e91 	.word	0x00084e91
   84d54:	400e0c00 	.word	0x400e0c00

00084d58 <board_init>:
#  endif
#endif	
}

void board_init(void)
{
   84d58:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   84d5a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   84d5e:	4b05      	ldr	r3, [pc, #20]	; (84d74 <board_init+0x1c>)
   84d60:	605a      	str	r2, [r3, #4]
   84d62:	200a      	movs	r0, #10
   84d64:	4c04      	ldr	r4, [pc, #16]	; (84d78 <board_init+0x20>)
   84d66:	47a0      	blx	r4
   84d68:	200b      	movs	r0, #11
   84d6a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	iopins_normal();
   84d6c:	4b03      	ldr	r3, [pc, #12]	; (84d7c <board_init+0x24>)
   84d6e:	4798      	blx	r3
   84d70:	bd10      	pop	{r4, pc}
   84d72:	bf00      	nop
   84d74:	400e1250 	.word	0x400e1250
   84d78:	00085249 	.word	0x00085249
   84d7c:	00084cd5 	.word	0x00084cd5

00084d80 <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
   84d80:	b510      	push	{r4, lr}
   84d82:	4604      	mov	r4, r0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   84d84:	2806      	cmp	r0, #6
   84d86:	d002      	beq.n	84d8e <LED_Off+0xe>
   84d88:	2c07      	cmp	r4, #7
   84d8a:	d004      	beq.n	84d96 <LED_Off+0x16>
   84d8c:	bd10      	pop	{r4, pc}
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_low(led_gpio);
   84d8e:	2006      	movs	r0, #6
   84d90:	4b03      	ldr	r3, [pc, #12]	; (84da0 <LED_Off+0x20>)
   84d92:	4798      	blx	r3
   84d94:	e7f8      	b.n	84d88 <LED_Off+0x8>
   84d96:	2007      	movs	r0, #7
   84d98:	4b01      	ldr	r3, [pc, #4]	; (84da0 <LED_Off+0x20>)
   84d9a:	4798      	blx	r3
			} else {
				gpio_set_pin_high(led_gpio);
			}
		}
	}
}
   84d9c:	e7f6      	b.n	84d8c <LED_Off+0xc>
   84d9e:	bf00      	nop
   84da0:	00084ed9 	.word	0x00084ed9

00084da4 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
   84da4:	b510      	push	{r4, lr}
   84da6:	4604      	mov	r4, r0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   84da8:	2806      	cmp	r0, #6
   84daa:	d002      	beq.n	84db2 <LED_On+0xe>
   84dac:	2c07      	cmp	r4, #7
   84dae:	d004      	beq.n	84dba <LED_On+0x16>
   84db0:	bd10      	pop	{r4, pc}
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
   84db2:	2006      	movs	r0, #6
   84db4:	4b03      	ldr	r3, [pc, #12]	; (84dc4 <LED_On+0x20>)
   84db6:	4798      	blx	r3
   84db8:	e7f8      	b.n	84dac <LED_On+0x8>
   84dba:	2007      	movs	r0, #7
   84dbc:	4b01      	ldr	r3, [pc, #4]	; (84dc4 <LED_On+0x20>)
   84dbe:	4798      	blx	r3
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
   84dc0:	e7f6      	b.n	84db0 <LED_On+0xc>
   84dc2:	bf00      	nop
   84dc4:	00084ebf 	.word	0x00084ebf

00084dc8 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
   84dc8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84dcc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   84dd0:	670a      	str	r2, [r1, #112]	; 0x70
   84dd2:	4770      	bx	lr

00084dd4 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
   84dd4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84dd8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   84ddc:	674a      	str	r2, [r1, #116]	; 0x74
   84dde:	4770      	bx	lr

00084de0 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
   84de0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84de4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   84de8:	678a      	str	r2, [r1, #120]	; 0x78
   84dea:	4770      	bx	lr

00084dec <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
   84dec:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84df0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   84df4:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
   84df8:	4770      	bx	lr

00084dfa <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   84dfa:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   84dfc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   84e00:	d016      	beq.n	84e30 <pio_set_peripheral+0x36>
   84e02:	d80b      	bhi.n	84e1c <pio_set_peripheral+0x22>
   84e04:	b149      	cbz	r1, 84e1a <pio_set_peripheral+0x20>
   84e06:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   84e0a:	d105      	bne.n	84e18 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   84e0c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   84e0e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   84e10:	400b      	ands	r3, r1
   84e12:	ea23 0302 	bic.w	r3, r3, r2
   84e16:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   84e18:	6042      	str	r2, [r0, #4]
   84e1a:	4770      	bx	lr
	switch (ul_type) {
   84e1c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   84e20:	d0fb      	beq.n	84e1a <pio_set_peripheral+0x20>
   84e22:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   84e26:	d0f8      	beq.n	84e1a <pio_set_peripheral+0x20>
   84e28:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   84e2c:	d1f4      	bne.n	84e18 <pio_set_peripheral+0x1e>
   84e2e:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   84e30:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   84e32:	4313      	orrs	r3, r2
   84e34:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   84e36:	e7ef      	b.n	84e18 <pio_set_peripheral+0x1e>

00084e38 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   84e38:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   84e3a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   84e3e:	bf14      	ite	ne
   84e40:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   84e42:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   84e44:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   84e48:	bf14      	ite	ne
   84e4a:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   84e4c:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   84e4e:	f012 0f02 	tst.w	r2, #2
   84e52:	d107      	bne.n	84e64 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   84e54:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   84e58:	bf18      	it	ne
   84e5a:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   84e5e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   84e60:	6001      	str	r1, [r0, #0]
   84e62:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   84e64:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   84e68:	e7f9      	b.n	84e5e <pio_set_input+0x26>

00084e6a <pio_set_output>:
{
   84e6a:	b410      	push	{r4}
   84e6c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   84e6e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   84e70:	b944      	cbnz	r4, 84e84 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   84e72:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   84e74:	b143      	cbz	r3, 84e88 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   84e76:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   84e78:	b942      	cbnz	r2, 84e8c <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   84e7a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   84e7c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   84e7e:	6001      	str	r1, [r0, #0]
}
   84e80:	bc10      	pop	{r4}
   84e82:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   84e84:	6641      	str	r1, [r0, #100]	; 0x64
   84e86:	e7f5      	b.n	84e74 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   84e88:	6541      	str	r1, [r0, #84]	; 0x54
   84e8a:	e7f5      	b.n	84e78 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   84e8c:	6301      	str	r1, [r0, #48]	; 0x30
   84e8e:	e7f5      	b.n	84e7c <pio_set_output+0x12>

00084e90 <pio_enable_output_write>:
	p_pio->PIO_OWER = ul_mask;
   84e90:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
   84e94:	4770      	bx	lr

00084e96 <pio_sync_output_write>:
	p_pio->PIO_ODSR = ul_mask;
   84e96:	6381      	str	r1, [r0, #56]	; 0x38
   84e98:	4770      	bx	lr

00084e9a <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   84e9a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   84e9c:	4770      	bx	lr

00084e9e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   84e9e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   84ea0:	4770      	bx	lr

00084ea2 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   84ea2:	0943      	lsrs	r3, r0, #5
   84ea4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84ea8:	f203 7306 	addw	r3, r3, #1798	; 0x706
   84eac:	025b      	lsls	r3, r3, #9
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   84eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   84eb0:	f000 001f 	and.w	r0, r0, #31
   84eb4:	fa23 f000 	lsr.w	r0, r3, r0
}
   84eb8:	f000 0001 	and.w	r0, r0, #1
   84ebc:	4770      	bx	lr

00084ebe <pio_set_pin_high>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   84ebe:	0943      	lsrs	r3, r0, #5
   84ec0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84ec4:	f203 7306 	addw	r3, r3, #1798	; 0x706
   84ec8:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   84eca:	f000 001f 	and.w	r0, r0, #31
   84ece:	2201      	movs	r2, #1
   84ed0:	fa02 f000 	lsl.w	r0, r2, r0
   84ed4:	6318      	str	r0, [r3, #48]	; 0x30
   84ed6:	4770      	bx	lr

00084ed8 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   84ed8:	0943      	lsrs	r3, r0, #5
   84eda:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84ede:	f203 7306 	addw	r3, r3, #1798	; 0x706
   84ee2:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   84ee4:	f000 001f 	and.w	r0, r0, #31
   84ee8:	2201      	movs	r2, #1
   84eea:	fa02 f000 	lsl.w	r0, r2, r0
   84eee:	6358      	str	r0, [r3, #52]	; 0x34
   84ef0:	4770      	bx	lr
	...

00084ef4 <pio_configure_pin>:
{
   84ef4:	b570      	push	{r4, r5, r6, lr}
   84ef6:	b082      	sub	sp, #8
   84ef8:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   84efa:	0943      	lsrs	r3, r0, #5
   84efc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84f00:	f203 7306 	addw	r3, r3, #1798	; 0x706
   84f04:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   84f06:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   84f0a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84f0e:	d031      	beq.n	84f74 <pio_configure_pin+0x80>
   84f10:	d816      	bhi.n	84f40 <pio_configure_pin+0x4c>
   84f12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   84f16:	d01b      	beq.n	84f50 <pio_configure_pin+0x5c>
   84f18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84f1c:	d116      	bne.n	84f4c <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   84f1e:	f000 001f 	and.w	r0, r0, #31
   84f22:	2601      	movs	r6, #1
   84f24:	4086      	lsls	r6, r0
   84f26:	4632      	mov	r2, r6
   84f28:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   84f2c:	4620      	mov	r0, r4
   84f2e:	4b22      	ldr	r3, [pc, #136]	; (84fb8 <pio_configure_pin+0xc4>)
   84f30:	4798      	blx	r3
	if (ul_pull_up_enable) {
   84f32:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   84f36:	bf14      	ite	ne
   84f38:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   84f3a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   84f3c:	2001      	movs	r0, #1
   84f3e:	e017      	b.n	84f70 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   84f40:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   84f44:	d021      	beq.n	84f8a <pio_configure_pin+0x96>
   84f46:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   84f4a:	d01e      	beq.n	84f8a <pio_configure_pin+0x96>
		return 0;
   84f4c:	2000      	movs	r0, #0
   84f4e:	e00f      	b.n	84f70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   84f50:	f000 001f 	and.w	r0, r0, #31
   84f54:	2601      	movs	r6, #1
   84f56:	4086      	lsls	r6, r0
   84f58:	4632      	mov	r2, r6
   84f5a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   84f5e:	4620      	mov	r0, r4
   84f60:	4b15      	ldr	r3, [pc, #84]	; (84fb8 <pio_configure_pin+0xc4>)
   84f62:	4798      	blx	r3
	if (ul_pull_up_enable) {
   84f64:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   84f68:	bf14      	ite	ne
   84f6a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   84f6c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   84f6e:	2001      	movs	r0, #1
}
   84f70:	b002      	add	sp, #8
   84f72:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   84f74:	f000 011f 	and.w	r1, r0, #31
   84f78:	2601      	movs	r6, #1
   84f7a:	462a      	mov	r2, r5
   84f7c:	fa06 f101 	lsl.w	r1, r6, r1
   84f80:	4620      	mov	r0, r4
   84f82:	4b0e      	ldr	r3, [pc, #56]	; (84fbc <pio_configure_pin+0xc8>)
   84f84:	4798      	blx	r3
	return 1;
   84f86:	4630      	mov	r0, r6
		break;
   84f88:	e7f2      	b.n	84f70 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   84f8a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84f8e:	f000 011f 	and.w	r1, r0, #31
   84f92:	2601      	movs	r6, #1
   84f94:	ea05 0306 	and.w	r3, r5, r6
   84f98:	9300      	str	r3, [sp, #0]
   84f9a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   84f9e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   84fa2:	bf14      	ite	ne
   84fa4:	2200      	movne	r2, #0
   84fa6:	2201      	moveq	r2, #1
   84fa8:	fa06 f101 	lsl.w	r1, r6, r1
   84fac:	4620      	mov	r0, r4
   84fae:	4c04      	ldr	r4, [pc, #16]	; (84fc0 <pio_configure_pin+0xcc>)
   84fb0:	47a0      	blx	r4
	return 1;
   84fb2:	4630      	mov	r0, r6
		break;
   84fb4:	e7dc      	b.n	84f70 <pio_configure_pin+0x7c>
   84fb6:	bf00      	nop
   84fb8:	00084dfb 	.word	0x00084dfb
   84fbc:	00084e39 	.word	0x00084e39
   84fc0:	00084e6b 	.word	0x00084e6b

00084fc4 <pio_configure_pin_group>:
{
   84fc4:	b570      	push	{r4, r5, r6, lr}
   84fc6:	b082      	sub	sp, #8
   84fc8:	4605      	mov	r5, r0
   84fca:	460e      	mov	r6, r1
   84fcc:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   84fce:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   84fd2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84fd6:	d027      	beq.n	85028 <pio_configure_pin_group+0x64>
   84fd8:	d811      	bhi.n	84ffe <pio_configure_pin_group+0x3a>
   84fda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   84fde:	d016      	beq.n	8500e <pio_configure_pin_group+0x4a>
   84fe0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84fe4:	d111      	bne.n	8500a <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   84fe6:	460a      	mov	r2, r1
   84fe8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   84fec:	4b19      	ldr	r3, [pc, #100]	; (85054 <pio_configure_pin_group+0x90>)
   84fee:	4798      	blx	r3
	if (ul_pull_up_enable) {
   84ff0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   84ff4:	bf14      	ite	ne
   84ff6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   84ff8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   84ffa:	2001      	movs	r0, #1
   84ffc:	e012      	b.n	85024 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   84ffe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   85002:	d015      	beq.n	85030 <pio_configure_pin_group+0x6c>
   85004:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   85008:	d012      	beq.n	85030 <pio_configure_pin_group+0x6c>
		return 0;
   8500a:	2000      	movs	r0, #0
   8500c:	e00a      	b.n	85024 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8500e:	460a      	mov	r2, r1
   85010:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   85014:	4b0f      	ldr	r3, [pc, #60]	; (85054 <pio_configure_pin_group+0x90>)
   85016:	4798      	blx	r3
	if (ul_pull_up_enable) {
   85018:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   8501c:	bf14      	ite	ne
   8501e:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   85020:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   85022:	2001      	movs	r0, #1
}
   85024:	b002      	add	sp, #8
   85026:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   85028:	4b0b      	ldr	r3, [pc, #44]	; (85058 <pio_configure_pin_group+0x94>)
   8502a:	4798      	blx	r3
	return 1;
   8502c:	2001      	movs	r0, #1
		break;
   8502e:	e7f9      	b.n	85024 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   85030:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   85034:	f004 0301 	and.w	r3, r4, #1
   85038:	9300      	str	r3, [sp, #0]
   8503a:	f3c4 0380 	ubfx	r3, r4, #2, #1
   8503e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   85042:	bf14      	ite	ne
   85044:	2200      	movne	r2, #0
   85046:	2201      	moveq	r2, #1
   85048:	4631      	mov	r1, r6
   8504a:	4628      	mov	r0, r5
   8504c:	4c03      	ldr	r4, [pc, #12]	; (8505c <pio_configure_pin_group+0x98>)
   8504e:	47a0      	blx	r4
	return 1;
   85050:	2001      	movs	r0, #1
		break;
   85052:	e7e7      	b.n	85024 <pio_configure_pin_group+0x60>
   85054:	00084dfb 	.word	0x00084dfb
   85058:	00084e39 	.word	0x00084e39
   8505c:	00084e6b 	.word	0x00084e6b

00085060 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   85060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85064:	4604      	mov	r4, r0
   85066:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   85068:	4b0e      	ldr	r3, [pc, #56]	; (850a4 <pio_handler_process+0x44>)
   8506a:	4798      	blx	r3
   8506c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8506e:	4620      	mov	r0, r4
   85070:	4b0d      	ldr	r3, [pc, #52]	; (850a8 <pio_handler_process+0x48>)
   85072:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   85074:	4005      	ands	r5, r0
   85076:	d013      	beq.n	850a0 <pio_handler_process+0x40>
   85078:	4c0c      	ldr	r4, [pc, #48]	; (850ac <pio_handler_process+0x4c>)
   8507a:	f104 0660 	add.w	r6, r4, #96	; 0x60
   8507e:	e003      	b.n	85088 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   85080:	42b4      	cmp	r4, r6
   85082:	d00d      	beq.n	850a0 <pio_handler_process+0x40>
   85084:	3410      	adds	r4, #16
		while (status != 0) {
   85086:	b15d      	cbz	r5, 850a0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   85088:	6820      	ldr	r0, [r4, #0]
   8508a:	4540      	cmp	r0, r8
   8508c:	d1f8      	bne.n	85080 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8508e:	6861      	ldr	r1, [r4, #4]
   85090:	4229      	tst	r1, r5
   85092:	d0f5      	beq.n	85080 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   85094:	68e3      	ldr	r3, [r4, #12]
   85096:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   85098:	6863      	ldr	r3, [r4, #4]
   8509a:	ea25 0503 	bic.w	r5, r5, r3
   8509e:	e7ef      	b.n	85080 <pio_handler_process+0x20>
   850a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   850a4:	00084e9b 	.word	0x00084e9b
   850a8:	00084e9f 	.word	0x00084e9f
   850ac:	200019dc 	.word	0x200019dc

000850b0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   850b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   850b2:	210a      	movs	r1, #10
   850b4:	4801      	ldr	r0, [pc, #4]	; (850bc <PIOA_Handler+0xc>)
   850b6:	4b02      	ldr	r3, [pc, #8]	; (850c0 <PIOA_Handler+0x10>)
   850b8:	4798      	blx	r3
   850ba:	bd08      	pop	{r3, pc}
   850bc:	400e0c00 	.word	0x400e0c00
   850c0:	00085061 	.word	0x00085061

000850c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   850c4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   850c6:	210b      	movs	r1, #11
   850c8:	4801      	ldr	r0, [pc, #4]	; (850d0 <PIOB_Handler+0xc>)
   850ca:	4b02      	ldr	r3, [pc, #8]	; (850d4 <PIOB_Handler+0x10>)
   850cc:	4798      	blx	r3
   850ce:	bd08      	pop	{r3, pc}
   850d0:	400e0e00 	.word	0x400e0e00
   850d4:	00085061 	.word	0x00085061

000850d8 <pmc_switch_mck_to_mainck>:
 */
uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   850d8:	4a17      	ldr	r2, [pc, #92]	; (85138 <pmc_switch_mck_to_mainck+0x60>)
   850da:	6b13      	ldr	r3, [r2, #48]	; 0x30
   850dc:	f023 0303 	bic.w	r3, r3, #3
   850e0:	f043 0301 	orr.w	r3, r3, #1
   850e4:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_MAIN_CLK;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   850e6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   850e8:	f013 0f08 	tst.w	r3, #8
   850ec:	d10a      	bne.n	85104 <pmc_switch_mck_to_mainck+0x2c>
   850ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
   850f2:	4911      	ldr	r1, [pc, #68]	; (85138 <pmc_switch_mck_to_mainck+0x60>)
   850f4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   850f6:	f012 0f08 	tst.w	r2, #8
   850fa:	d103      	bne.n	85104 <pmc_switch_mck_to_mainck+0x2c>
			--ul_timeout) {
		if (ul_timeout == 0) {
   850fc:	3b01      	subs	r3, #1
   850fe:	d1f9      	bne.n	850f4 <pmc_switch_mck_to_mainck+0x1c>
			return 1;
   85100:	2001      	movs	r0, #1
   85102:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   85104:	4a0c      	ldr	r2, [pc, #48]	; (85138 <pmc_switch_mck_to_mainck+0x60>)
   85106:	6b13      	ldr	r3, [r2, #48]	; 0x30
   85108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   8510c:	4318      	orrs	r0, r3
   8510e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   85110:	6e93      	ldr	r3, [r2, #104]	; 0x68
   85112:	f013 0f08 	tst.w	r3, #8
   85116:	d10a      	bne.n	8512e <pmc_switch_mck_to_mainck+0x56>
   85118:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8511c:	4906      	ldr	r1, [pc, #24]	; (85138 <pmc_switch_mck_to_mainck+0x60>)
   8511e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   85120:	f012 0f08 	tst.w	r2, #8
   85124:	d105      	bne.n	85132 <pmc_switch_mck_to_mainck+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   85126:	3b01      	subs	r3, #1
   85128:	d1f9      	bne.n	8511e <pmc_switch_mck_to_mainck+0x46>
			return 1;
   8512a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8512c:	4770      	bx	lr
	return 0;
   8512e:	2000      	movs	r0, #0
   85130:	4770      	bx	lr
   85132:	2000      	movs	r0, #0
   85134:	4770      	bx	lr
   85136:	bf00      	nop
   85138:	400e0400 	.word	0x400e0400

0008513c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8513c:	4a17      	ldr	r2, [pc, #92]	; (8519c <pmc_switch_mck_to_pllack+0x60>)
   8513e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   85140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   85144:	4318      	orrs	r0, r3
   85146:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   85148:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8514a:	f013 0f08 	tst.w	r3, #8
   8514e:	d10a      	bne.n	85166 <pmc_switch_mck_to_pllack+0x2a>
   85150:	f44f 6300 	mov.w	r3, #2048	; 0x800
   85154:	4911      	ldr	r1, [pc, #68]	; (8519c <pmc_switch_mck_to_pllack+0x60>)
   85156:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   85158:	f012 0f08 	tst.w	r2, #8
   8515c:	d103      	bne.n	85166 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8515e:	3b01      	subs	r3, #1
   85160:	d1f9      	bne.n	85156 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   85162:	2001      	movs	r0, #1
   85164:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   85166:	4a0d      	ldr	r2, [pc, #52]	; (8519c <pmc_switch_mck_to_pllack+0x60>)
   85168:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8516a:	f023 0303 	bic.w	r3, r3, #3
   8516e:	f043 0302 	orr.w	r3, r3, #2
   85172:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   85174:	6e93      	ldr	r3, [r2, #104]	; 0x68
   85176:	f013 0f08 	tst.w	r3, #8
   8517a:	d10a      	bne.n	85192 <pmc_switch_mck_to_pllack+0x56>
   8517c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   85180:	4906      	ldr	r1, [pc, #24]	; (8519c <pmc_switch_mck_to_pllack+0x60>)
   85182:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   85184:	f012 0f08 	tst.w	r2, #8
   85188:	d105      	bne.n	85196 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8518a:	3b01      	subs	r3, #1
   8518c:	d1f9      	bne.n	85182 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   8518e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   85190:	4770      	bx	lr
	return 0;
   85192:	2000      	movs	r0, #0
   85194:	4770      	bx	lr
   85196:	2000      	movs	r0, #0
   85198:	4770      	bx	lr
   8519a:	bf00      	nop
   8519c:	400e0400 	.word	0x400e0400

000851a0 <pmc_osc_enable_main_xtal>:
 *
 * \param ul_xtal_startup_time Xtal start-up time, in number of slow clocks.
 */
void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time)
{
	uint32_t mor = PMC->CKGR_MOR;
   851a0:	4a08      	ldr	r2, [pc, #32]	; (851c4 <pmc_osc_enable_main_xtal+0x24>)
   851a2:	6a13      	ldr	r3, [r2, #32]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   851a4:	f023 0303 	bic.w	r3, r3, #3
   851a8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   851ac:	f043 0301 	orr.w	r3, r3, #1
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
			CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   851b0:	0200      	lsls	r0, r0, #8
   851b2:	b280      	uxth	r0, r0
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   851b4:	4303      	orrs	r3, r0
	PMC->CKGR_MOR = mor;
   851b6:	6213      	str	r3, [r2, #32]
	/* Wait the main Xtal to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   851b8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   851ba:	f013 0f01 	tst.w	r3, #1
   851be:	d0fb      	beq.n	851b8 <pmc_osc_enable_main_xtal+0x18>
}
   851c0:	4770      	bx	lr
   851c2:	bf00      	nop
   851c4:	400e0400 	.word	0x400e0400

000851c8 <pmc_osc_is_ready_main_xtal>:
 *
 * \retval 0 main crystal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_main_xtal(void)
{
	return (PMC->PMC_SR & PMC_SR_MOSCXTS);
   851c8:	4b02      	ldr	r3, [pc, #8]	; (851d4 <pmc_osc_is_ready_main_xtal+0xc>)
   851ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   851cc:	f000 0001 	and.w	r0, r0, #1
   851d0:	4770      	bx	lr
   851d2:	bf00      	nop
   851d4:	400e0400 	.word	0x400e0400

000851d8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   851d8:	4b02      	ldr	r3, [pc, #8]	; (851e4 <pmc_osc_is_ready_mainck+0xc>)
   851da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   851dc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   851e0:	4770      	bx	lr
   851e2:	bf00      	nop
   851e4:	400e0400 	.word	0x400e0400

000851e8 <pmc_mainck_osc_select>:
 *
 * \param ul_xtal_rc 0 internal RC is selected, otherwise Main Crystal.
 */
void pmc_mainck_osc_select(uint32_t ul_xtal_rc)
{
	uint32_t mor = PMC->CKGR_MOR;
   851e8:	4b06      	ldr	r3, [pc, #24]	; (85204 <pmc_mainck_osc_select+0x1c>)
   851ea:	6a1b      	ldr	r3, [r3, #32]
	if (ul_xtal_rc) {
   851ec:	b930      	cbnz	r0, 851fc <pmc_mainck_osc_select+0x14>
		mor |=  CKGR_MOR_MOSCSEL;
	} else {
		mor &= ~CKGR_MOR_MOSCSEL;
   851ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
	}
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor;
   851f2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   851f6:	4a03      	ldr	r2, [pc, #12]	; (85204 <pmc_mainck_osc_select+0x1c>)
   851f8:	6213      	str	r3, [r2, #32]
   851fa:	4770      	bx	lr
		mor |=  CKGR_MOR_MOSCSEL;
   851fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   85200:	e7f7      	b.n	851f2 <pmc_mainck_osc_select+0xa>
   85202:	bf00      	nop
   85204:	400e0400 	.word	0x400e0400

00085208 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   85208:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8520c:	4b01      	ldr	r3, [pc, #4]	; (85214 <pmc_disable_pllack+0xc>)
   8520e:	629a      	str	r2, [r3, #40]	; 0x28
   85210:	4770      	bx	lr
   85212:	bf00      	nop
   85214:	400e0400 	.word	0x400e0400

00085218 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   85218:	4b02      	ldr	r3, [pc, #8]	; (85224 <pmc_is_locked_pllack+0xc>)
   8521a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8521c:	f000 0002 	and.w	r0, r0, #2
   85220:	4770      	bx	lr
   85222:	bf00      	nop
   85224:	400e0400 	.word	0x400e0400

00085228 <pmc_disable_upll_clock>:
/**
 * \brief Disable UPLL clock.
 */
void pmc_disable_upll_clock(void)
{
	PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
   85228:	4a02      	ldr	r2, [pc, #8]	; (85234 <pmc_disable_upll_clock+0xc>)
   8522a:	69d3      	ldr	r3, [r2, #28]
   8522c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   85230:	61d3      	str	r3, [r2, #28]
   85232:	4770      	bx	lr
   85234:	400e0400 	.word	0x400e0400

00085238 <pmc_is_locked_upll>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   85238:	4b02      	ldr	r3, [pc, #8]	; (85244 <pmc_is_locked_upll+0xc>)
   8523a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8523c:	f000 0040 	and.w	r0, r0, #64	; 0x40
   85240:	4770      	bx	lr
   85242:	bf00      	nop
   85244:	400e0400 	.word	0x400e0400

00085248 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   85248:	281d      	cmp	r0, #29
   8524a:	d80e      	bhi.n	8526a <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
   8524c:	281f      	cmp	r0, #31
   8524e:	d80e      	bhi.n	8526e <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   85250:	4b09      	ldr	r3, [pc, #36]	; (85278 <pmc_enable_periph_clk+0x30>)
   85252:	699a      	ldr	r2, [r3, #24]
   85254:	2301      	movs	r3, #1
   85256:	4083      	lsls	r3, r0
   85258:	4393      	bics	r3, r2
   8525a:	d00a      	beq.n	85272 <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8525c:	2301      	movs	r3, #1
   8525e:	fa03 f000 	lsl.w	r0, r3, r0
   85262:	4b05      	ldr	r3, [pc, #20]	; (85278 <pmc_enable_periph_clk+0x30>)
   85264:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   85266:	2000      	movs	r0, #0
   85268:	4770      	bx	lr
		return 1;
   8526a:	2001      	movs	r0, #1
   8526c:	4770      	bx	lr
	return 0;
   8526e:	2000      	movs	r0, #0
   85270:	4770      	bx	lr
   85272:	2000      	movs	r0, #0
}
   85274:	4770      	bx	lr
   85276:	bf00      	nop
   85278:	400e0400 	.word	0x400e0400

0008527c <pmc_disable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8527c:	281d      	cmp	r0, #29
   8527e:	d810      	bhi.n	852a2 <pmc_disable_periph_clk+0x26>
		return 1;
	}

	if (ul_id < 32) {
   85280:	281f      	cmp	r0, #31
   85282:	d810      	bhi.n	852a6 <pmc_disable_periph_clk+0x2a>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
   85284:	4b09      	ldr	r3, [pc, #36]	; (852ac <pmc_disable_periph_clk+0x30>)
   85286:	699a      	ldr	r2, [r3, #24]
   85288:	2301      	movs	r3, #1
   8528a:	4083      	lsls	r3, r0
   8528c:	4393      	bics	r3, r2
   8528e:	d001      	beq.n	85294 <pmc_disable_periph_clk+0x18>
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
   85290:	2000      	movs	r0, #0
}
   85292:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
   85294:	2301      	movs	r3, #1
   85296:	fa03 f000 	lsl.w	r0, r3, r0
   8529a:	4b04      	ldr	r3, [pc, #16]	; (852ac <pmc_disable_periph_clk+0x30>)
   8529c:	6158      	str	r0, [r3, #20]
	return 0;
   8529e:	2000      	movs	r0, #0
   852a0:	4770      	bx	lr
		return 1;
   852a2:	2001      	movs	r0, #1
   852a4:	4770      	bx	lr
	return 0;
   852a6:	2000      	movs	r0, #0
   852a8:	4770      	bx	lr
   852aa:	bf00      	nop
   852ac:	400e0400 	.word	0x400e0400

000852b0 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
   852b0:	f44f 7380 	mov.w	r3, #256	; 0x100
   852b4:	fa03 f000 	lsl.w	r0, r3, r0
   852b8:	4b01      	ldr	r3, [pc, #4]	; (852c0 <pmc_enable_pck+0x10>)
   852ba:	6018      	str	r0, [r3, #0]
   852bc:	4770      	bx	lr
   852be:	bf00      	nop
   852c0:	400e0400 	.word	0x400e0400

000852c4 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
   852c4:	4b03      	ldr	r3, [pc, #12]	; (852d4 <pmc_set_fast_startup_input+0x10>)
   852c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   852c8:	f3c0 0012 	ubfx	r0, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
   852cc:	4310      	orrs	r0, r2
   852ce:	6718      	str	r0, [r3, #112]	; 0x70
   852d0:	4770      	bx	lr
   852d2:	bf00      	nop
   852d4:	400e0400 	.word	0x400e0400

000852d8 <pmc_enable_waitmode>:
 */
void pmc_enable_waitmode(void)
{
	uint32_t i;

	PMC->PMC_FSMR |= PMC_FSMR_LPM; /* Enter Wait mode */
   852d8:	4a0a      	ldr	r2, [pc, #40]	; (85304 <pmc_enable_waitmode+0x2c>)
   852da:	6f13      	ldr	r3, [r2, #112]	; 0x70
   852dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   852e0:	6713      	str	r3, [r2, #112]	; 0x70
	SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; /* Deep sleep */
   852e2:	4a09      	ldr	r2, [pc, #36]	; (85308 <pmc_enable_waitmode+0x30>)
   852e4:	6913      	ldr	r3, [r2, #16]
   852e6:	f023 0304 	bic.w	r3, r3, #4
   852ea:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfe");
   852ec:	bf20      	wfe
   852ee:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
   852f2:	bf00      	nop
	__WFE();

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
   852f4:	3b01      	subs	r3, #1
   852f6:	d1fc      	bne.n	852f2 <pmc_enable_waitmode+0x1a>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
   852f8:	4a02      	ldr	r2, [pc, #8]	; (85304 <pmc_enable_waitmode+0x2c>)
   852fa:	6a13      	ldr	r3, [r2, #32]
   852fc:	f013 0f08 	tst.w	r3, #8
   85300:	d0fb      	beq.n	852fa <pmc_enable_waitmode+0x22>

}
   85302:	4770      	bx	lr
   85304:	400e0400 	.word	0x400e0400
   85308:	e000ed00 	.word	0xe000ed00

0008530c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
   8530c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (sleep_mode) {
   85310:	1e43      	subs	r3, r0, #1
   85312:	2b04      	cmp	r3, #4
   85314:	f200 8135 	bhi.w	85582 <pmc_sleep+0x276>
   85318:	e8df f013 	tbh	[pc, r3, lsl #1]
   8531c:	00050005 	.word	0x00050005
   85320:	001d001d 	.word	0x001d001d
   85324:	0127      	.short	0x0127
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
		cpu_irq_enable();
		__WFI();
		break;
#else
		PMC->PMC_FSMR &= (uint32_t)~PMC_FSMR_LPM;
   85326:	4a98      	ldr	r2, [pc, #608]	; (85588 <pmc_sleep+0x27c>)
   85328:	6f13      	ldr	r3, [r2, #112]	; 0x70
   8532a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
   8532e:	6713      	str	r3, [r2, #112]	; 0x70
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
   85330:	4a96      	ldr	r2, [pc, #600]	; (8558c <pmc_sleep+0x280>)
   85332:	6913      	ldr	r3, [r2, #16]
   85334:	f023 0304 	bic.w	r3, r3, #4
   85338:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
   8533a:	2201      	movs	r2, #1
   8533c:	4b94      	ldr	r3, [pc, #592]	; (85590 <pmc_sleep+0x284>)
   8533e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
   85340:	f3bf 8f5f 	dmb	sy
   85344:	b662      	cpsie	i
		if (sleep_mode == SAM_PM_SMODE_SLEEP_WFI)
   85346:	2802      	cmp	r0, #2
   85348:	d002      	beq.n	85350 <pmc_sleep+0x44>
  __ASM volatile ("wfe");
   8534a:	bf20      	wfe
   8534c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __ASM volatile ("wfi");
   85350:	bf30      	wfi
   85352:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __ASM volatile ("cpsid i");
   85356:	b672      	cpsid	i
  __ASM volatile ("dmb");
   85358:	f3bf 8f5f 	dmb	sy
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
#endif
		cpu_irq_disable();
   8535c:	2200      	movs	r2, #0
   8535e:	4b8c      	ldr	r3, [pc, #560]	; (85590 <pmc_sleep+0x284>)
   85360:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
   85362:	2201      	movs	r2, #1
   85364:	4b8b      	ldr	r3, [pc, #556]	; (85594 <pmc_sleep+0x288>)
   85366:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
   85368:	4b87      	ldr	r3, [pc, #540]	; (85588 <pmc_sleep+0x27c>)
   8536a:	f8d3 8020 	ldr.w	r8, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
   8536e:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
   85370:	4a89      	ldr	r2, [pc, #548]	; (85598 <pmc_sleep+0x28c>)
   85372:	f8d2 a000 	ldr.w	sl, [r2]
	uint32_t fmr1 = EFC1->EEFC_FMR;
   85376:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8537a:	f8d2 9000 	ldr.w	r9, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
   8537e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
		*p_pll1_setting = PMC->CKGR_UCKR;
   85380:	f8d3 b01c 	ldr.w	fp, [r3, #28]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
   85384:	f448 125c 	orr.w	r2, r8, #3604480	; 0x370000
   85388:	f042 0208 	orr.w	r2, r2, #8
   8538c:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
   8538e:	f005 0603 	and.w	r6, r5, #3
   85392:	2e01      	cmp	r6, #1
   85394:	f240 809d 	bls.w	854d2 <pmc_sleep+0x1c6>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
   85398:	f025 0103 	bic.w	r1, r5, #3
   8539c:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
   853a0:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   853a2:	461a      	mov	r2, r3
   853a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   853a6:	f013 0f08 	tst.w	r3, #8
   853aa:	d0fb      	beq.n	853a4 <pmc_sleep+0x98>
	if (mckr & PMC_MCKR_PRES_Msk) {
   853ac:	f011 0f70 	tst.w	r1, #112	; 0x70
   853b0:	d008      	beq.n	853c4 <pmc_sleep+0xb8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
   853b2:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
   853b6:	4b74      	ldr	r3, [pc, #464]	; (85588 <pmc_sleep+0x27c>)
   853b8:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   853ba:	461a      	mov	r2, r3
   853bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
   853be:	f013 0f08 	tst.w	r3, #8
   853c2:	d0fb      	beq.n	853bc <pmc_sleep+0xb0>
   853c4:	4604      	mov	r4, r0
	pmc_disable_pllack();
   853c6:	4b75      	ldr	r3, [pc, #468]	; (8559c <pmc_sleep+0x290>)
   853c8:	4798      	blx	r3
	pmc_disable_upll_clock();
   853ca:	4b75      	ldr	r3, [pc, #468]	; (855a0 <pmc_sleep+0x294>)
   853cc:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   853ce:	4a6e      	ldr	r2, [pc, #440]	; (85588 <pmc_sleep+0x27c>)
   853d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   853d2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
   853d6:	d0fb      	beq.n	853d0 <pmc_sleep+0xc4>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   853d8:	4a6b      	ldr	r2, [pc, #428]	; (85588 <pmc_sleep+0x27c>)
   853da:	6a13      	ldr	r3, [r2, #32]
   853dc:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   853e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   853e4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   853e8:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   853ea:	6e93      	ldr	r3, [r2, #104]	; 0x68
   853ec:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   853f0:	d0fb      	beq.n	853ea <pmc_sleep+0xde>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
   853f2:	f42a 6370 	bic.w	r3, sl, #3840	; 0xf00
   853f6:	4a68      	ldr	r2, [pc, #416]	; (85598 <pmc_sleep+0x28c>)
   853f8:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
   853fa:	f429 6370 	bic.w	r3, r9, #3840	; 0xf00
   853fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
   85402:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
   85404:	2c04      	cmp	r4, #4
   85406:	d066      	beq.n	854d6 <pmc_sleep+0x1ca>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
   85408:	4c61      	ldr	r4, [pc, #388]	; (85590 <pmc_sleep+0x284>)
   8540a:	2301      	movs	r3, #1
   8540c:	7023      	strb	r3, [r4, #0]
   8540e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85412:	b662      	cpsie	i

		pmc_enable_waitmode();
   85414:	4b63      	ldr	r3, [pc, #396]	; (855a4 <pmc_sleep+0x298>)
   85416:	4798      	blx	r3
  __ASM volatile ("cpsid i");
   85418:	b672      	cpsid	i
   8541a:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
   8541e:	2300      	movs	r3, #0
   85420:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
   85422:	f018 0f02 	tst.w	r8, #2
   85426:	d061      	beq.n	854ec <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   85428:	4a57      	ldr	r2, [pc, #348]	; (85588 <pmc_sleep+0x27c>)
   8542a:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8542c:	495e      	ldr	r1, [pc, #376]	; (855a8 <pmc_sleep+0x29c>)
   8542e:	4019      	ands	r1, r3
   85430:	4b5e      	ldr	r3, [pc, #376]	; (855ac <pmc_sleep+0x2a0>)
   85432:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   85434:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   85436:	6a13      	ldr	r3, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
   85438:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8543c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   85440:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   85444:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
   85446:	4b5a      	ldr	r3, [pc, #360]	; (855b0 <pmc_sleep+0x2a4>)
   85448:	403b      	ands	r3, r7
   8544a:	2b00      	cmp	r3, #0
   8544c:	d07f      	beq.n	8554e <pmc_sleep+0x242>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
   8544e:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
   85452:	4b4d      	ldr	r3, [pc, #308]	; (85588 <pmc_sleep+0x27c>)
   85454:	629f      	str	r7, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
   85456:	2202      	movs	r2, #2
	if (pll1_setting & CKGR_UCKR_UPLLEN) {
   85458:	f41b 3f80 	tst.w	fp, #65536	; 0x10000
   8545c:	d004      	beq.n	85468 <pmc_sleep+0x15c>
		PMC->CKGR_UCKR = pll1_setting;
   8545e:	4b4a      	ldr	r3, [pc, #296]	; (85588 <pmc_sleep+0x27c>)
   85460:	f8c3 b01c 	str.w	fp, [r3, #28]
		pll_sr |= PMC_SR_LOCKU;
   85464:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
   85468:	2e02      	cmp	r6, #2
   8546a:	d072      	beq.n	85552 <pmc_sleep+0x246>
   8546c:	2e03      	cmp	r6, #3
   8546e:	d076      	beq.n	8555e <pmc_sleep+0x252>
	mckr = PMC->PMC_MCKR;
   85470:	4945      	ldr	r1, [pc, #276]	; (85588 <pmc_sleep+0x27c>)
   85472:	6b0b      	ldr	r3, [r1, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   85474:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
   85478:	f005 0070 	and.w	r0, r5, #112	; 0x70
   8547c:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   8547e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   85480:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   85482:	f013 0f08 	tst.w	r3, #8
   85486:	d0fb      	beq.n	85480 <pmc_sleep+0x174>
	EFC0->EEFC_FMR = fmr_setting;
   85488:	4b43      	ldr	r3, [pc, #268]	; (85598 <pmc_sleep+0x28c>)
   8548a:	f8c3 a000 	str.w	sl, [r3]
	EFC1->EEFC_FMR = fmr_setting1;
   8548e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   85492:	f8c3 9000 	str.w	r9, [r3]
	PMC->PMC_MCKR = mck_setting;
   85496:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
   8549a:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   8549c:	4619      	mov	r1, r3
   8549e:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   854a0:	f013 0f08 	tst.w	r3, #8
   854a4:	d0fb      	beq.n	8549e <pmc_sleep+0x192>
	while (!(PMC->PMC_SR & pll_sr));
   854a6:	4938      	ldr	r1, [pc, #224]	; (85588 <pmc_sleep+0x27c>)
   854a8:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   854aa:	4213      	tst	r3, r2
   854ac:	d0fc      	beq.n	854a8 <pmc_sleep+0x19c>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
   854ae:	2200      	movs	r2, #0
   854b0:	4b38      	ldr	r3, [pc, #224]	; (85594 <pmc_sleep+0x288>)
   854b2:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
   854b4:	4b3f      	ldr	r3, [pc, #252]	; (855b4 <pmc_sleep+0x2a8>)
   854b6:	681b      	ldr	r3, [r3, #0]
   854b8:	b11b      	cbz	r3, 854c2 <pmc_sleep+0x1b6>
			callback_clocks_restored();
   854ba:	4798      	blx	r3
			callback_clocks_restored = NULL;
   854bc:	2200      	movs	r2, #0
   854be:	4b3d      	ldr	r3, [pc, #244]	; (855b4 <pmc_sleep+0x2a8>)
   854c0:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
   854c2:	2201      	movs	r2, #1
   854c4:	4b32      	ldr	r3, [pc, #200]	; (85590 <pmc_sleep+0x284>)
   854c6:	701a      	strb	r2, [r3, #0]
   854c8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   854cc:	b662      	cpsie	i
   854ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t mckr = PMC->PMC_MCKR;
   854d2:	4629      	mov	r1, r5
   854d4:	e76a      	b.n	853ac <pmc_sleep+0xa0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   854d6:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
   854da:	6a13      	ldr	r3, [r2, #32]
   854dc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   854e0:	f023 0301 	bic.w	r3, r3, #1
   854e4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   854e8:	6213      	str	r3, [r2, #32]
   854ea:	e78d      	b.n	85408 <pmc_sleep+0xfc>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
   854ec:	f018 0f01 	tst.w	r8, #1
   854f0:	d0a9      	beq.n	85446 <pmc_sleep+0x13a>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
   854f2:	4b25      	ldr	r3, [pc, #148]	; (85588 <pmc_sleep+0x27c>)
   854f4:	6a1b      	ldr	r3, [r3, #32]
   854f6:	f013 0f01 	tst.w	r3, #1
   854fa:	d10e      	bne.n	8551a <pmc_sleep+0x20e>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   854fc:	4a22      	ldr	r2, [pc, #136]	; (85588 <pmc_sleep+0x27c>)
   854fe:	6a13      	ldr	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
   85500:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   85504:	f023 0303 	bic.w	r3, r3, #3
   85508:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8550c:	f043 0301 	orr.w	r3, r3, #1
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   85510:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   85512:	6e93      	ldr	r3, [r2, #104]	; 0x68
   85514:	f013 0f01 	tst.w	r3, #1
   85518:	d0fb      	beq.n	85512 <pmc_sleep+0x206>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
   8551a:	4b1b      	ldr	r3, [pc, #108]	; (85588 <pmc_sleep+0x27c>)
   8551c:	6a1b      	ldr	r3, [r3, #32]
   8551e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   85522:	d10a      	bne.n	8553a <pmc_sleep+0x22e>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   85524:	4a18      	ldr	r2, [pc, #96]	; (85588 <pmc_sleep+0x27c>)
   85526:	6a13      	ldr	r3, [r2, #32]
   85528:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8552c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   85530:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   85532:	6e93      	ldr	r3, [r2, #104]	; 0x68
   85534:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   85538:	d0fb      	beq.n	85532 <pmc_sleep+0x226>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   8553a:	4a13      	ldr	r2, [pc, #76]	; (85588 <pmc_sleep+0x27c>)
   8553c:	6a13      	ldr	r3, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
   8553e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   85542:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   85546:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   8554a:	6213      	str	r3, [r2, #32]
   8554c:	e77b      	b.n	85446 <pmc_sleep+0x13a>
	uint32_t pll_sr = 0;
   8554e:	2200      	movs	r2, #0
   85550:	e782      	b.n	85458 <pmc_sleep+0x14c>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
   85552:	490d      	ldr	r1, [pc, #52]	; (85588 <pmc_sleep+0x27c>)
   85554:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   85556:	f013 0f02 	tst.w	r3, #2
   8555a:	d0fb      	beq.n	85554 <pmc_sleep+0x248>
   8555c:	e788      	b.n	85470 <pmc_sleep+0x164>
		while (!(PMC->PMC_SR & PMC_SR_LOCKU));
   8555e:	490a      	ldr	r1, [pc, #40]	; (85588 <pmc_sleep+0x27c>)
   85560:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   85562:	f013 0f40 	tst.w	r3, #64	; 0x40
   85566:	d0fb      	beq.n	85560 <pmc_sleep+0x254>
   85568:	e782      	b.n	85470 <pmc_sleep+0x164>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
   8556a:	4a08      	ldr	r2, [pc, #32]	; (8558c <pmc_sleep+0x280>)
   8556c:	6913      	ldr	r3, [r2, #16]
   8556e:	f043 0304 	orr.w	r3, r3, #4
   85572:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
		cpu_irq_enable();
		__WFI() ;
#else
		cpu_irq_enable();
   85574:	2201      	movs	r2, #1
   85576:	4b06      	ldr	r3, [pc, #24]	; (85590 <pmc_sleep+0x284>)
   85578:	701a      	strb	r2, [r3, #0]
   8557a:	f3bf 8f5f 	dmb	sy
   8557e:	b662      	cpsie	i
  __ASM volatile ("wfe");
   85580:	bf20      	wfe
   85582:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85586:	bf00      	nop
   85588:	400e0400 	.word	0x400e0400
   8558c:	e000ed00 	.word	0xe000ed00
   85590:	200006b4 	.word	0x200006b4
   85594:	20001a4c 	.word	0x20001a4c
   85598:	400e0800 	.word	0x400e0800
   8559c:	00085209 	.word	0x00085209
   855a0:	00085229 	.word	0x00085229
   855a4:	000852d9 	.word	0x000852d9
   855a8:	fec8fffc 	.word	0xfec8fffc
   855ac:	01370002 	.word	0x01370002
   855b0:	07ff0000 	.word	0x07ff0000
   855b4:	20001a50 	.word	0x20001a50

000855b8 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
   855b8:	4b02      	ldr	r3, [pc, #8]	; (855c4 <pmc_is_wakeup_clocks_restored+0xc>)
   855ba:	7818      	ldrb	r0, [r3, #0]
}
   855bc:	f080 0001 	eor.w	r0, r0, #1
   855c0:	4770      	bx	lr
   855c2:	bf00      	nop
   855c4:	20001a4c 	.word	0x20001a4c

000855c8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   855c8:	b508      	push	{r3, lr}
   855ca:	2014      	movs	r0, #20
   855cc:	4b01      	ldr	r3, [pc, #4]	; (855d4 <spi_enable_clock+0xc>)
   855ce:	4798      	blx	r3
   855d0:	bd08      	pop	{r3, pc}
   855d2:	bf00      	nop
   855d4:	00085249 	.word	0x00085249

000855d8 <spi_disable_clock>:
 * \brief Disable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_disable_clock(Spi *p_spi)
{
   855d8:	b508      	push	{r3, lr}
	pmc_disable_periph_clk(ul_id);
   855da:	2014      	movs	r0, #20
   855dc:	4b01      	ldr	r3, [pc, #4]	; (855e4 <spi_disable_clock+0xc>)
   855de:	4798      	blx	r3
   855e0:	bd08      	pop	{r3, pc}
   855e2:	bf00      	nop
   855e4:	0008527d 	.word	0x0008527d

000855e8 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
   855e8:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
   855ea:	f643 2399 	movw	r3, #15001	; 0x3a99
   855ee:	6904      	ldr	r4, [r0, #16]
   855f0:	f014 0f01 	tst.w	r4, #1
   855f4:	d103      	bne.n	855fe <spi_read+0x16>
		if (!timeout--) {
   855f6:	3b01      	subs	r3, #1
   855f8:	d1f9      	bne.n	855ee <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
   855fa:	2001      	movs	r0, #1
   855fc:	e009      	b.n	85612 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
   855fe:	6883      	ldr	r3, [r0, #8]
	if (p_spi->SPI_MR & SPI_MR_PS) {
   85600:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
   85602:	f010 0f02 	tst.w	r0, #2
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
   85606:	bf1c      	itt	ne
   85608:	f3c3 4003 	ubfxne	r0, r3, #16, #4
   8560c:	7010      	strbne	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
   8560e:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
   85610:	2000      	movs	r0, #0
}
   85612:	bc10      	pop	{r4}
   85614:	4770      	bx	lr

00085616 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
   85616:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   85618:	f643 2499 	movw	r4, #15001	; 0x3a99
   8561c:	6905      	ldr	r5, [r0, #16]
   8561e:	f015 0f02 	tst.w	r5, #2
   85622:	d103      	bne.n	8562c <spi_write+0x16>
		if (!timeout--) {
   85624:	3c01      	subs	r4, #1
   85626:	d1f9      	bne.n	8561c <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
   85628:	2001      	movs	r0, #1
   8562a:	e00c      	b.n	85646 <spi_write+0x30>
   8562c:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
   8562e:	f014 0f02 	tst.w	r4, #2
   85632:	d006      	beq.n	85642 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
   85634:	0412      	lsls	r2, r2, #16
   85636:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   8563a:	4311      	orrs	r1, r2
		if (uc_last) {
   8563c:	b10b      	cbz	r3, 85642 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
   8563e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
   85642:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
   85644:	2000      	movs	r0, #0
}
   85646:	bc30      	pop	{r4, r5}
   85648:	4770      	bx	lr

0008564a <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
   8564a:	b932      	cbnz	r2, 8565a <spi_set_clock_polarity+0x10>
   8564c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
   85650:	6b03      	ldr	r3, [r0, #48]	; 0x30
   85652:	f023 0301 	bic.w	r3, r3, #1
   85656:	6303      	str	r3, [r0, #48]	; 0x30
   85658:	4770      	bx	lr
   8565a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
   8565e:	6b03      	ldr	r3, [r0, #48]	; 0x30
   85660:	f043 0301 	orr.w	r3, r3, #1
   85664:	6303      	str	r3, [r0, #48]	; 0x30
   85666:	4770      	bx	lr

00085668 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
   85668:	b932      	cbnz	r2, 85678 <spi_set_clock_phase+0x10>
   8566a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
   8566e:	6b03      	ldr	r3, [r0, #48]	; 0x30
   85670:	f023 0302 	bic.w	r3, r3, #2
   85674:	6303      	str	r3, [r0, #48]	; 0x30
   85676:	4770      	bx	lr
   85678:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
   8567c:	6b03      	ldr	r3, [r0, #48]	; 0x30
   8567e:	f043 0302 	orr.w	r3, r3, #2
   85682:	6303      	str	r3, [r0, #48]	; 0x30
   85684:	4770      	bx	lr

00085686 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
   85686:	1e43      	subs	r3, r0, #1
   85688:	4419      	add	r1, r3
   8568a:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
   8568e:	1e43      	subs	r3, r0, #1
   85690:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
   85692:	bf94      	ite	ls
   85694:	b200      	sxthls	r0, r0
		return -1;
   85696:	f04f 30ff 	movhi.w	r0, #4294967295
}
   8569a:	4770      	bx	lr

0008569c <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
   8569c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
   856a0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   856a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
   856a6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
   856a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   856aa:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
   856ae:	630a      	str	r2, [r1, #48]	; 0x30
   856b0:	4770      	bx	lr
	...

000856b4 <udd_sleep_mode>:
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
   856b4:	4603      	mov	r3, r0
   856b6:	b9a8      	cbnz	r0, 856e4 <udd_sleep_mode+0x30>
   856b8:	4a17      	ldr	r2, [pc, #92]	; (85718 <udd_sleep_mode+0x64>)
   856ba:	7812      	ldrb	r2, [r2, #0]
   856bc:	b342      	cbz	r2, 85710 <udd_sleep_mode+0x5c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   856be:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   856c2:	b672      	cpsid	i
  __ASM volatile ("dmb");
   856c4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   856c8:	4914      	ldr	r1, [pc, #80]	; (8571c <udd_sleep_mode+0x68>)
   856ca:	7008      	strb	r0, [r1, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
   856cc:	4814      	ldr	r0, [pc, #80]	; (85720 <udd_sleep_mode+0x6c>)
   856ce:	7881      	ldrb	r1, [r0, #2]
   856d0:	3901      	subs	r1, #1
   856d2:	7081      	strb	r1, [r0, #2]
	if (cpu_irq_is_enabled_flags(flags))
   856d4:	b9e2      	cbnz	r2, 85710 <udd_sleep_mode+0x5c>
		cpu_irq_enable();
   856d6:	2101      	movs	r1, #1
   856d8:	4a10      	ldr	r2, [pc, #64]	; (8571c <udd_sleep_mode+0x68>)
   856da:	7011      	strb	r1, [r2, #0]
   856dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   856e0:	b662      	cpsie	i
   856e2:	e015      	b.n	85710 <udd_sleep_mode+0x5c>
		dbg_print("_S ");
		sleepmgr_unlock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
   856e4:	4a0c      	ldr	r2, [pc, #48]	; (85718 <udd_sleep_mode+0x64>)
   856e6:	7812      	ldrb	r2, [r2, #0]
   856e8:	b992      	cbnz	r2, 85710 <udd_sleep_mode+0x5c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   856ea:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   856ee:	b672      	cpsid	i
   856f0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   856f4:	2000      	movs	r0, #0
   856f6:	4909      	ldr	r1, [pc, #36]	; (8571c <udd_sleep_mode+0x68>)
   856f8:	7008      	strb	r0, [r1, #0]
	++sleepmgr_locks[mode];
   856fa:	4809      	ldr	r0, [pc, #36]	; (85720 <udd_sleep_mode+0x6c>)
   856fc:	7881      	ldrb	r1, [r0, #2]
   856fe:	3101      	adds	r1, #1
   85700:	7081      	strb	r1, [r0, #2]
	if (cpu_irq_is_enabled_flags(flags))
   85702:	b92a      	cbnz	r2, 85710 <udd_sleep_mode+0x5c>
		cpu_irq_enable();
   85704:	2101      	movs	r1, #1
   85706:	4a05      	ldr	r2, [pc, #20]	; (8571c <udd_sleep_mode+0x68>)
   85708:	7011      	strb	r1, [r2, #0]
   8570a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8570e:	b662      	cpsie	i
		sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
		dbg_print("_W ");
	}
	udd_b_idle = b_idle;
   85710:	4a01      	ldr	r2, [pc, #4]	; (85718 <udd_sleep_mode+0x64>)
   85712:	7013      	strb	r3, [r2, #0]
}
   85714:	4770      	bx	lr
   85716:	bf00      	nop
   85718:	20001a55 	.word	0x20001a55
   8571c:	200006b4 	.word	0x200006b4
   85720:	20002454 	.word	0x20002454

00085724 <udd_ctrl_init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85724:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   85728:	b672      	cpsid	i
   8572a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8572e:	2100      	movs	r1, #0
   85730:	4a0d      	ldr	r2, [pc, #52]	; (85768 <udd_ctrl_init+0x44>)
   85732:	7011      	strb	r1, [r2, #0]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   85734:	f44f 6180 	mov.w	r1, #1024	; 0x400
   85738:	4a0c      	ldr	r2, [pc, #48]	; (8576c <udd_ctrl_init+0x48>)
   8573a:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   8573e:	b92b      	cbnz	r3, 8574c <udd_ctrl_init+0x28>
		cpu_irq_enable();
   85740:	2201      	movs	r2, #1
   85742:	4b09      	ldr	r3, [pc, #36]	; (85768 <udd_ctrl_init+0x44>)
   85744:	701a      	strb	r2, [r3, #0]
   85746:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8574a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   8574c:	f44f 7200 	mov.w	r2, #512	; 0x200
   85750:	4b06      	ldr	r3, [pc, #24]	; (8576c <udd_ctrl_init+0x48>)
   85752:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	udd_g_ctrlreq.callback = NULL;
   85756:	4a06      	ldr	r2, [pc, #24]	; (85770 <udd_ctrl_init+0x4c>)
   85758:	2300      	movs	r3, #0
   8575a:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   8575c:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
   8575e:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   85760:	4a04      	ldr	r2, [pc, #16]	; (85774 <udd_ctrl_init+0x50>)
   85762:	7013      	strb	r3, [r2, #0]
   85764:	4770      	bx	lr
   85766:	bf00      	nop
   85768:	200006b4 	.word	0x200006b4
   8576c:	400a4000 	.word	0x400a4000
   85770:	20002468 	.word	0x20002468
   85774:	20001a5a 	.word	0x20001a5a

00085778 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   85778:	2205      	movs	r2, #5
   8577a:	4b03      	ldr	r3, [pc, #12]	; (85788 <udd_ctrl_stall_data+0x10>)
   8577c:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   8577e:	2220      	movs	r2, #32
   85780:	4b02      	ldr	r3, [pc, #8]	; (8578c <udd_ctrl_stall_data+0x14>)
   85782:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   85786:	4770      	bx	lr
   85788:	20001a5a 	.word	0x20001a5a
   8578c:	400a4000 	.word	0x400a4000

00085790 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   85790:	2203      	movs	r2, #3
   85792:	4b11      	ldr	r3, [pc, #68]	; (857d8 <udd_ctrl_send_zlp_in+0x48>)
   85794:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85796:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   8579a:	b672      	cpsid	i
   8579c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   857a0:	2100      	movs	r1, #0
   857a2:	4b0e      	ldr	r3, [pc, #56]	; (857dc <udd_ctrl_send_zlp_in+0x4c>)
   857a4:	7019      	strb	r1, [r3, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   857a6:	4b0e      	ldr	r3, [pc, #56]	; (857e0 <udd_ctrl_send_zlp_in+0x50>)
   857a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
   857ac:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   857b0:	f44f 6000 	mov.w	r0, #2048	; 0x800
   857b4:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   857b8:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   857bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   857c0:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	udd_enable_nak_out_interrupt(0);
   857c4:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   857c8:	b92a      	cbnz	r2, 857d6 <udd_ctrl_send_zlp_in+0x46>
		cpu_irq_enable();
   857ca:	2201      	movs	r2, #1
   857cc:	4b03      	ldr	r3, [pc, #12]	; (857dc <udd_ctrl_send_zlp_in+0x4c>)
   857ce:	701a      	strb	r2, [r3, #0]
   857d0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   857d4:	b662      	cpsie	i
   857d6:	4770      	bx	lr
   857d8:	20001a5a 	.word	0x20001a5a
   857dc:	200006b4 	.word	0x200006b4
   857e0:	400a4000 	.word	0x400a4000

000857e4 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
   857e4:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   857e6:	4b02      	ldr	r3, [pc, #8]	; (857f0 <udd_ctrl_endofrequest+0xc>)
   857e8:	691b      	ldr	r3, [r3, #16]
   857ea:	b103      	cbz	r3, 857ee <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
   857ec:	4798      	blx	r3
   857ee:	bd08      	pop	{r3, pc}
   857f0:	20002468 	.word	0x20002468

000857f4 <udd_ctrl_in_sent>:
{
   857f4:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   857f6:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   857fa:	b672      	cpsid	i
   857fc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85800:	2100      	movs	r1, #0
   85802:	4a4c      	ldr	r2, [pc, #304]	; (85934 <udd_ctrl_in_sent+0x140>)
   85804:	7011      	strb	r1, [r2, #0]
	udd_disable_in_send_interrupt(0);
   85806:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8580a:	4a4b      	ldr	r2, [pc, #300]	; (85938 <udd_ctrl_in_sent+0x144>)
   8580c:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   85810:	b92b      	cbnz	r3, 8581e <udd_ctrl_in_sent+0x2a>
		cpu_irq_enable();
   85812:	2201      	movs	r2, #1
   85814:	4b47      	ldr	r3, [pc, #284]	; (85934 <udd_ctrl_in_sent+0x140>)
   85816:	701a      	strb	r2, [r3, #0]
   85818:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8581c:	b662      	cpsie	i
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   8581e:	4b47      	ldr	r3, [pc, #284]	; (8593c <udd_ctrl_in_sent+0x148>)
   85820:	781b      	ldrb	r3, [r3, #0]
   85822:	2b03      	cmp	r3, #3
   85824:	d057      	beq.n	858d6 <udd_ctrl_in_sent+0xe2>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   85826:	4b46      	ldr	r3, [pc, #280]	; (85940 <udd_ctrl_in_sent+0x14c>)
   85828:	881b      	ldrh	r3, [r3, #0]
   8582a:	4a46      	ldr	r2, [pc, #280]	; (85944 <udd_ctrl_in_sent+0x150>)
   8582c:	8994      	ldrh	r4, [r2, #12]
   8582e:	1ae4      	subs	r4, r4, r3
   85830:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
   85832:	b9c4      	cbnz	r4, 85866 <udd_ctrl_in_sent+0x72>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   85834:	4a44      	ldr	r2, [pc, #272]	; (85948 <udd_ctrl_in_sent+0x154>)
   85836:	8811      	ldrh	r1, [r2, #0]
   85838:	440b      	add	r3, r1
   8583a:	b29b      	uxth	r3, r3
   8583c:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   8583e:	4a41      	ldr	r2, [pc, #260]	; (85944 <udd_ctrl_in_sent+0x150>)
   85840:	88d2      	ldrh	r2, [r2, #6]
   85842:	429a      	cmp	r2, r3
   85844:	d04c      	beq.n	858e0 <udd_ctrl_in_sent+0xec>
				|| b_shortpacket) {
   85846:	4b41      	ldr	r3, [pc, #260]	; (8594c <udd_ctrl_in_sent+0x158>)
   85848:	781b      	ldrb	r3, [r3, #0]
   8584a:	2b00      	cmp	r3, #0
   8584c:	d148      	bne.n	858e0 <udd_ctrl_in_sent+0xec>
		if ((!udd_g_ctrlreq.over_under_run)
   8584e:	4b3d      	ldr	r3, [pc, #244]	; (85944 <udd_ctrl_in_sent+0x150>)
   85850:	695b      	ldr	r3, [r3, #20]
   85852:	2b00      	cmp	r3, #0
   85854:	d05f      	beq.n	85916 <udd_ctrl_in_sent+0x122>
				|| (!udd_g_ctrlreq.over_under_run())) {
   85856:	4798      	blx	r3
   85858:	2800      	cmp	r0, #0
   8585a:	d05c      	beq.n	85916 <udd_ctrl_in_sent+0x122>
			udd_ctrl_payload_buf_cnt = 0;
   8585c:	2200      	movs	r2, #0
   8585e:	4b38      	ldr	r3, [pc, #224]	; (85940 <udd_ctrl_in_sent+0x14c>)
   85860:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   85862:	4b38      	ldr	r3, [pc, #224]	; (85944 <udd_ctrl_in_sent+0x150>)
   85864:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   85866:	2c3f      	cmp	r4, #63	; 0x3f
   85868:	d955      	bls.n	85916 <udd_ctrl_in_sent+0x122>
		b_shortpacket = false;
   8586a:	2200      	movs	r2, #0
   8586c:	4b37      	ldr	r3, [pc, #220]	; (8594c <udd_ctrl_in_sent+0x158>)
   8586e:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   85870:	2440      	movs	r4, #64	; 0x40
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   85872:	4b34      	ldr	r3, [pc, #208]	; (85944 <udd_ctrl_in_sent+0x150>)
   85874:	689a      	ldr	r2, [r3, #8]
   85876:	4b32      	ldr	r3, [pc, #200]	; (85940 <udd_ctrl_in_sent+0x14c>)
   85878:	881d      	ldrh	r5, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8587a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   8587e:	b672      	cpsid	i
   85880:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85884:	2100      	movs	r1, #0
   85886:	4b2b      	ldr	r3, [pc, #172]	; (85934 <udd_ctrl_in_sent+0x140>)
   85888:	7019      	strb	r1, [r3, #0]
	if (Is_udd_out_received(0)) {
   8588a:	4b2b      	ldr	r3, [pc, #172]	; (85938 <udd_ctrl_in_sent+0x144>)
   8588c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85890:	f413 7f00 	tst.w	r3, #512	; 0x200
   85894:	d143      	bne.n	8591e <udd_ctrl_in_sent+0x12a>
	for (i = 0; i < nb_remain; i++) {
   85896:	b144      	cbz	r4, 858aa <udd_ctrl_in_sent+0xb6>
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   85898:	442a      	add	r2, r5
   8589a:	4b2d      	ldr	r3, [pc, #180]	; (85950 <udd_ctrl_in_sent+0x15c>)
		*ptr_dest++ = *ptr_src++;
   8589c:	f812 1b01 	ldrb.w	r1, [r2], #1
   858a0:	f803 1b01 	strb.w	r1, [r3], #1
	for (i = 0; i < nb_remain; i++) {
   858a4:	b2d9      	uxtb	r1, r3
   858a6:	42a1      	cmp	r1, r4
   858a8:	d3f8      	bcc.n	8589c <udd_ctrl_in_sent+0xa8>
	udd_ctrl_payload_buf_cnt += nb_remain;
   858aa:	442c      	add	r4, r5
   858ac:	4b24      	ldr	r3, [pc, #144]	; (85940 <udd_ctrl_in_sent+0x14c>)
   858ae:	801c      	strh	r4, [r3, #0]
	udd_ack_in_send(0);
   858b0:	4b21      	ldr	r3, [pc, #132]	; (85938 <udd_ctrl_in_sent+0x144>)
   858b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
   858b6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   858ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
   858be:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   858c2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   858c6:	b928      	cbnz	r0, 858d4 <udd_ctrl_in_sent+0xe0>
		cpu_irq_enable();
   858c8:	2201      	movs	r2, #1
   858ca:	4b1a      	ldr	r3, [pc, #104]	; (85934 <udd_ctrl_in_sent+0x140>)
   858cc:	701a      	strb	r2, [r3, #0]
   858ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   858d2:	b662      	cpsie	i
   858d4:	bd38      	pop	{r3, r4, r5, pc}
		udd_ctrl_endofrequest();
   858d6:	4b1f      	ldr	r3, [pc, #124]	; (85954 <udd_ctrl_in_sent+0x160>)
   858d8:	4798      	blx	r3
		udd_ctrl_init();
   858da:	4b1f      	ldr	r3, [pc, #124]	; (85958 <udd_ctrl_in_sent+0x164>)
   858dc:	4798      	blx	r3
		return;
   858de:	bd38      	pop	{r3, r4, r5, pc}
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   858e0:	2204      	movs	r2, #4
   858e2:	4b16      	ldr	r3, [pc, #88]	; (8593c <udd_ctrl_in_sent+0x148>)
   858e4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   858e6:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   858ea:	b672      	cpsid	i
   858ec:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   858f0:	2100      	movs	r1, #0
   858f2:	4a10      	ldr	r2, [pc, #64]	; (85934 <udd_ctrl_in_sent+0x140>)
   858f4:	7011      	strb	r1, [r2, #0]
	udd_ack_nak_in(0);
   858f6:	4a10      	ldr	r2, [pc, #64]	; (85938 <udd_ctrl_in_sent+0x144>)
   858f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   858fc:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
	udd_enable_nak_in_interrupt(0);
   85900:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   85904:	2b00      	cmp	r3, #0
   85906:	d1e5      	bne.n	858d4 <udd_ctrl_in_sent+0xe0>
		cpu_irq_enable();
   85908:	2201      	movs	r2, #1
   8590a:	4b0a      	ldr	r3, [pc, #40]	; (85934 <udd_ctrl_in_sent+0x140>)
   8590c:	701a      	strb	r2, [r3, #0]
   8590e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85912:	b662      	cpsie	i
   85914:	bd38      	pop	{r3, r4, r5, pc}
		b_shortpacket = true;
   85916:	2201      	movs	r2, #1
   85918:	4b0c      	ldr	r3, [pc, #48]	; (8594c <udd_ctrl_in_sent+0x158>)
   8591a:	701a      	strb	r2, [r3, #0]
   8591c:	e7a9      	b.n	85872 <udd_ctrl_in_sent+0x7e>
	if (cpu_irq_is_enabled_flags(flags))
   8591e:	b928      	cbnz	r0, 8592c <udd_ctrl_in_sent+0x138>
		cpu_irq_enable();
   85920:	2201      	movs	r2, #1
   85922:	4b04      	ldr	r3, [pc, #16]	; (85934 <udd_ctrl_in_sent+0x140>)
   85924:	701a      	strb	r2, [r3, #0]
   85926:	f3bf 8f5f 	dmb	sy
   8592a:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   8592c:	2204      	movs	r2, #4
   8592e:	4b03      	ldr	r3, [pc, #12]	; (8593c <udd_ctrl_in_sent+0x148>)
   85930:	701a      	strb	r2, [r3, #0]
		return; // Exit of IN DATA phase
   85932:	bd38      	pop	{r3, r4, r5, pc}
   85934:	200006b4 	.word	0x200006b4
   85938:	400a4000 	.word	0x400a4000
   8593c:	20001a5a 	.word	0x20001a5a
   85940:	20001a56 	.word	0x20001a56
   85944:	20002468 	.word	0x20002468
   85948:	20001a58 	.word	0x20001a58
   8594c:	20001a54 	.word	0x20001a54
   85950:	20180000 	.word	0x20180000
   85954:	000857e5 	.word	0x000857e5
   85958:	00085725 	.word	0x00085725

0008595c <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   8595c:	b538      	push	{r3, r4, r5, lr}
	if (ptr_job->busy == false) {
   8595e:	7d03      	ldrb	r3, [r0, #20]
   85960:	f013 0f01 	tst.w	r3, #1
   85964:	d013      	beq.n	8598e <udd_ep_finish_job+0x32>
   85966:	460d      	mov	r5, r1
		return; // No on-going job
	}
	ptr_job->busy = false;
   85968:	7d03      	ldrb	r3, [r0, #20]
   8596a:	f36f 0300 	bfc	r3, #0, #1
   8596e:	7503      	strb	r3, [r0, #20]
	dbg_print("JobE%d ", b_abort);
	if (NULL == ptr_job->call_trans) {
   85970:	6804      	ldr	r4, [r0, #0]
   85972:	b164      	cbz	r4, 8598e <udd_ep_finish_job+0x32>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   85974:	f102 0308 	add.w	r3, r2, #8
   85978:	015b      	lsls	r3, r3, #5
   8597a:	4905      	ldr	r1, [pc, #20]	; (85990 <udd_ep_finish_job+0x34>)
   8597c:	58cb      	ldr	r3, [r1, r3]
   8597e:	f013 0f08 	tst.w	r3, #8
		ep_num |= USB_EP_DIR_IN;
   85982:	bf18      	it	ne
   85984:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   85988:	6881      	ldr	r1, [r0, #8]
   8598a:	4628      	mov	r0, r5
   8598c:	47a0      	blx	r4
   8598e:	bd38      	pop	{r3, r4, r5, pc}
   85990:	400a4000 	.word	0x400a4000

00085994 <udd_ep_trans_done>:
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}

static void udd_ep_trans_done(udd_ep_id_t ep)
{
   85994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   85996:	1e43      	subs	r3, r0, #1

	if (!ptr_job->busy) {
   85998:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   8599c:	4a59      	ldr	r2, [pc, #356]	; (85b04 <udd_ep_trans_done+0x170>)
   8599e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   859a2:	7d12      	ldrb	r2, [r2, #20]
   859a4:	f012 0f01 	tst.w	r2, #1
   859a8:	f000 809e 	beq.w	85ae8 <udd_ep_trans_done+0x154>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   859ac:	460a      	mov	r2, r1
   859ae:	4955      	ldr	r1, [pc, #340]	; (85b04 <udd_ep_trans_done+0x170>)
   859b0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   859b4:	68d4      	ldr	r4, [r2, #12]
   859b6:	6892      	ldr	r2, [r2, #8]
   859b8:	4294      	cmp	r4, r2
   859ba:	d079      	beq.n	85ab0 <udd_ep_trans_done+0x11c>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   859bc:	1b12      	subs	r2, r2, r4

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   859be:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
			next_trans = UDD_ENDPOINT_MAX_TRANS;

			// Set 0 to transfer the maximum
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
		} else {
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(next_trans);
   859c2:	bf92      	itee	ls
   859c4:	0417      	lslls	r7, r2, #16
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   859c6:	f44f 3280 	movhi.w	r2, #65536	; 0x10000
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
   859ca:	2700      	movhi	r7, #0
   859cc:	0141      	lsls	r1, r0, #5
   859ce:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   859d2:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
		}
		if (Is_udd_endpoint_in(ep)) {
   859d6:	f8d1 5100 	ldr.w	r5, [r1, #256]	; 0x100
   859da:	f015 0f08 	tst.w	r5, #8
   859de:	d014      	beq.n	85a0a <udd_ep_trans_done+0x76>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   859e0:	f8d1 5100 	ldr.w	r5, [r1, #256]	; 0x100
   859e4:	f005 0507 	and.w	r5, r5, #7
   859e8:	2108      	movs	r1, #8
   859ea:	40a9      	lsls	r1, r5
   859ec:	3901      	subs	r1, #1
   859ee:	4211      	tst	r1, r2
   859f0:	d013      	beq.n	85a1a <udd_ep_trans_done+0x86>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_B_EN;
   859f2:	f047 0708 	orr.w	r7, r7, #8
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   859f6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   859fa:	4d42      	ldr	r5, [pc, #264]	; (85b04 <udd_ep_trans_done+0x170>)
   859fc:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
   85a00:	7d0d      	ldrb	r5, [r1, #20]
   85a02:	f36f 0541 	bfc	r5, #1, #1
   85a06:	750d      	strb	r5, [r1, #20]
   85a08:	e007      	b.n	85a1a <udd_ep_trans_done+0x86>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   85a0a:	f8d1 5100 	ldr.w	r5, [r1, #256]	; 0x100
   85a0e:	f3c5 1501 	ubfx	r5, r5, #4, #2
   85a12:	2d01      	cmp	r5, #1
   85a14:	d035      	beq.n	85a82 <udd_ep_trans_done+0xee>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {

				// Enable short packet reception
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_TR_IT
   85a16:	f047 0714 	orr.w	r7, r7, #20
						| UDPHS_DMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   85a1a:	493b      	ldr	r1, [pc, #236]	; (85b08 <udd_ep_trans_done+0x174>)
   85a1c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
   85a20:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   85a24:	4e37      	ldr	r6, [pc, #220]	; (85b04 <udd_ep_trans_done+0x170>)
   85a26:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   85a2a:	686d      	ldr	r5, [r5, #4]
   85a2c:	442c      	add	r4, r5
   85a2e:	604c      	str	r4, [r1, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85a30:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i");
   85a34:	b672      	cpsid	i
   85a36:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85a3a:	2600      	movs	r6, #0
   85a3c:	4c33      	ldr	r4, [pc, #204]	; (85b0c <udd_ep_trans_done+0x178>)
   85a3e:	7026      	strb	r6, [r4, #0]
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
   85a40:	68cc      	ldr	r4, [r1, #12]
   85a42:	f014 0f10 	tst.w	r4, #16
   85a46:	d125      	bne.n	85a94 <udd_ep_trans_done+0x100>
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;
   85a48:	f047 0721 	orr.w	r7, r7, #33	; 0x21
				& UDPHS_DMASTATUS_END_TR_ST)) {
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   85a4c:	608f      	str	r7, [r1, #8]
			ptr_job->buf_cnt += next_trans;
   85a4e:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   85a52:	492c      	ldr	r1, [pc, #176]	; (85b04 <udd_ep_trans_done+0x170>)
   85a54:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   85a58:	68c8      	ldr	r0, [r1, #12]
   85a5a:	4410      	add	r0, r2
   85a5c:	60c8      	str	r0, [r1, #12]
			ptr_job->buf_load = next_trans;
   85a5e:	610a      	str	r2, [r1, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   85a60:	4a2b      	ldr	r2, [pc, #172]	; (85b10 <udd_ep_trans_done+0x17c>)
   85a62:	6911      	ldr	r1, [r2, #16]
   85a64:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
   85a68:	fa00 f303 	lsl.w	r3, r0, r3
   85a6c:	430b      	orrs	r3, r1
   85a6e:	6113      	str	r3, [r2, #16]
	if (cpu_irq_is_enabled_flags(flags))
   85a70:	2d00      	cmp	r5, #0
   85a72:	d139      	bne.n	85ae8 <udd_ep_trans_done+0x154>
		cpu_irq_enable();
   85a74:	2201      	movs	r2, #1
   85a76:	4b25      	ldr	r3, [pc, #148]	; (85b0c <udd_ep_trans_done+0x178>)
   85a78:	701a      	strb	r2, [r3, #0]
   85a7a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85a7e:	b662      	cpsie	i
   85a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   85a82:	f8d1 5100 	ldr.w	r5, [r1, #256]	; 0x100
   85a86:	f005 0507 	and.w	r5, r5, #7
   85a8a:	2108      	movs	r1, #8
   85a8c:	40a9      	lsls	r1, r5
   85a8e:	428a      	cmp	r2, r1
   85a90:	d8c3      	bhi.n	85a1a <udd_ep_trans_done+0x86>
   85a92:	e7c0      	b.n	85a16 <udd_ep_trans_done+0x82>
	if (cpu_irq_is_enabled_flags(flags))
   85a94:	b92d      	cbnz	r5, 85aa2 <udd_ep_trans_done+0x10e>
		cpu_irq_enable();
   85a96:	2101      	movs	r1, #1
   85a98:	4a1c      	ldr	r2, [pc, #112]	; (85b0c <udd_ep_trans_done+0x178>)
   85a9a:	7011      	strb	r1, [r2, #0]
   85a9c:	f3bf 8f5f 	dmb	sy
   85aa0:	b662      	cpsie	i
		cpu_irq_restore(flags);

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   85aa2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   85aa6:	4917      	ldr	r1, [pc, #92]	; (85b04 <udd_ep_trans_done+0x170>)
   85aa8:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   85aac:	68d1      	ldr	r1, [r2, #12]
   85aae:	6091      	str	r1, [r2, #8]
   85ab0:	0142      	lsls	r2, r0, #5
   85ab2:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   85ab6:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
	}
	if (Is_udd_endpoint_in(ep)) {
   85aba:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   85abe:	f011 0f08 	tst.w	r1, #8
   85ac2:	d008      	beq.n	85ad6 <udd_ep_trans_done+0x142>
		if (ptr_job->b_shortpacket) {
   85ac4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   85ac8:	4c0e      	ldr	r4, [pc, #56]	; (85b04 <udd_ep_trans_done+0x170>)
   85aca:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
   85ace:	7d09      	ldrb	r1, [r1, #20]
   85ad0:	f011 0f02 	tst.w	r1, #2
   85ad4:	d109      	bne.n	85aea <udd_ep_trans_done+0x156>
   85ad6:	4602      	mov	r2, r0
	ptr_job = &udd_ep_job[ep - 1];
   85ad8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
			udd_enable_endpoint_interrupt(ep);
			return;
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   85adc:	2100      	movs	r1, #0
   85ade:	4809      	ldr	r0, [pc, #36]	; (85b04 <udd_ep_trans_done+0x170>)
   85ae0:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
   85ae4:	4b0b      	ldr	r3, [pc, #44]	; (85b14 <udd_ep_trans_done+0x180>)
   85ae6:	4798      	blx	r3
   85ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			udd_enable_tx_pkt_ready_interrupt(ep);
   85aea:	f44f 6300 	mov.w	r3, #2048	; 0x800
   85aee:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
			udd_enable_endpoint_interrupt(ep);
   85af2:	4b07      	ldr	r3, [pc, #28]	; (85b10 <udd_ep_trans_done+0x17c>)
   85af4:	6919      	ldr	r1, [r3, #16]
   85af6:	f44f 7280 	mov.w	r2, #256	; 0x100
   85afa:	fa02 f000 	lsl.w	r0, r2, r0
   85afe:	4308      	orrs	r0, r1
   85b00:	6118      	str	r0, [r3, #16]
			return;
   85b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85b04:	20001a5c 	.word	0x20001a5c
   85b08:	400a4300 	.word	0x400a4300
   85b0c:	200006b4 	.word	0x200006b4
   85b10:	400a4000 	.word	0x400a4000
   85b14:	0008595d 	.word	0x0008595d

00085b18 <UDPHS_Handler>:
{
   85b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	udd_enable_periph_ck();
   85b1c:	201d      	movs	r0, #29
   85b1e:	4ba6      	ldr	r3, [pc, #664]	; (85db8 <UDPHS_Handler+0x2a0>)
   85b20:	4798      	blx	r3
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   85b22:	4ba6      	ldr	r3, [pc, #664]	; (85dbc <UDPHS_Handler+0x2a4>)
   85b24:	4798      	blx	r3
   85b26:	b920      	cbnz	r0, 85b32 <UDPHS_Handler+0x1a>
   85b28:	4ba5      	ldr	r3, [pc, #660]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85b2a:	695b      	ldr	r3, [r3, #20]
   85b2c:	f013 0f02 	tst.w	r3, #2
   85b30:	d00f      	beq.n	85b52 <UDPHS_Handler+0x3a>
	if (Is_udd_sof()) {
   85b32:	4ba3      	ldr	r3, [pc, #652]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85b34:	695b      	ldr	r3, [r3, #20]
   85b36:	f013 0f08 	tst.w	r3, #8
   85b3a:	d015      	beq.n	85b68 <UDPHS_Handler+0x50>
		udd_ack_sof();
   85b3c:	4ba0      	ldr	r3, [pc, #640]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85b3e:	2208      	movs	r2, #8
   85b40:	619a      	str	r2, [r3, #24]
		if (Is_udd_full_speed_mode()) {
   85b42:	695b      	ldr	r3, [r3, #20]
   85b44:	f013 0f01 	tst.w	r3, #1
   85b48:	d00b      	beq.n	85b62 <UDPHS_Handler+0x4a>
		UDC_SOF_EVENT();
   85b4a:	4b9e      	ldr	r3, [pc, #632]	; (85dc4 <UDPHS_Handler+0x2ac>)
   85b4c:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   85b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __ASM volatile ("cpsid i");
   85b52:	b672      	cpsid	i
   85b54:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   85b58:	2200      	movs	r2, #0
   85b5a:	4b9b      	ldr	r3, [pc, #620]	; (85dc8 <UDPHS_Handler+0x2b0>)
   85b5c:	701a      	strb	r2, [r3, #0]
		return;
   85b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			udc_sof_notify();
   85b62:	4b9a      	ldr	r3, [pc, #616]	; (85dcc <UDPHS_Handler+0x2b4>)
   85b64:	4798      	blx	r3
   85b66:	e7f0      	b.n	85b4a <UDPHS_Handler+0x32>
	if (Is_udd_msof()) {
   85b68:	4b95      	ldr	r3, [pc, #596]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85b6a:	695b      	ldr	r3, [r3, #20]
   85b6c:	f013 0f04 	tst.w	r3, #4
   85b70:	d137      	bne.n	85be2 <UDPHS_Handler+0xca>
	uint32_t status = udd_get_endpoint_status(0);
   85b72:	4a93      	ldr	r2, [pc, #588]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85b74:	f8d2 311c 	ldr.w	r3, [r2, #284]	; 0x11c
	if (!Is_udd_endpoint_interrupt(0)) {
   85b78:	6952      	ldr	r2, [r2, #20]
   85b7a:	f412 7f80 	tst.w	r2, #256	; 0x100
   85b7e:	d029      	beq.n	85bd4 <UDPHS_Handler+0xbc>
	udd_disable_nak_in_interrupt(0);
   85b80:	4a8f      	ldr	r2, [pc, #572]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85b82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   85b86:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	udd_disable_nak_out_interrupt(0);
   85b8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   85b8e:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (Is_udd_endpoint_status_setup_received(status)) {
   85b92:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   85b96:	d12b      	bne.n	85bf0 <UDPHS_Handler+0xd8>
	if (Is_udd_endpoint_status_in_sent(status)
   85b98:	f413 6f80 	tst.w	r3, #1024	; 0x400
   85b9c:	d006      	beq.n	85bac <UDPHS_Handler+0x94>
			&& Is_udd_in_send_interrupt_enabled(0)) {
   85b9e:	4a88      	ldr	r2, [pc, #544]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85ba0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   85ba4:	f412 6f80 	tst.w	r2, #1024	; 0x400
   85ba8:	f040 808f 	bne.w	85cca <UDPHS_Handler+0x1b2>
	if (Is_udd_endpoint_status_out_received(status)) {
   85bac:	f413 7f00 	tst.w	r3, #512	; 0x200
   85bb0:	f040 808f 	bne.w	85cd2 <UDPHS_Handler+0x1ba>
	if (Is_udd_endpoint_status_stall(status)) {
   85bb4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   85bb8:	d004      	beq.n	85bc4 <UDPHS_Handler+0xac>
		udd_ack_stall(0);
   85bba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   85bbe:	4a80      	ldr	r2, [pc, #512]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85bc0:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
	if (Is_udd_endpoint_status_nak_out(status)) {
   85bc4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
   85bc8:	f040 813c 	bne.w	85e44 <UDPHS_Handler+0x32c>
	if (Is_udd_endpoint_status_nak_in(status)) {
   85bcc:	f413 4f80 	tst.w	r3, #16384	; 0x4000
   85bd0:	f040 814e 	bne.w	85e70 <UDPHS_Handler+0x358>
	for (i = 0; i < nb_data; i++) {
   85bd4:	2301      	movs	r3, #1
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   85bd6:	497a      	ldr	r1, [pc, #488]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85bd8:	f04f 7e00 	mov.w	lr, #33554432	; 0x2000000
			}
			udd_ep_trans_done(ep);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   85bdc:	f44f 7c80 	mov.w	ip, #256	; 0x100
   85be0:	e199      	b.n	85f16 <UDPHS_Handler+0x3fe>
		udd_ack_msof();
   85be2:	2204      	movs	r2, #4
   85be4:	4b76      	ldr	r3, [pc, #472]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85be6:	619a      	str	r2, [r3, #24]
		udc_sof_notify();
   85be8:	4b78      	ldr	r3, [pc, #480]	; (85dcc <UDPHS_Handler+0x2b4>)
   85bea:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   85bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   85bf0:	4b77      	ldr	r3, [pc, #476]	; (85dd0 <UDPHS_Handler+0x2b8>)
   85bf2:	781b      	ldrb	r3, [r3, #0]
   85bf4:	2b00      	cmp	r3, #0
   85bf6:	d141      	bne.n	85c7c <UDPHS_Handler+0x164>
	if (8 != udd_byte_count(0)) {
   85bf8:	4b71      	ldr	r3, [pc, #452]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85bfa:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85bfe:	f3c3 530a 	ubfx	r3, r3, #20, #11
   85c02:	2b08      	cmp	r3, #8
   85c04:	d13f      	bne.n	85c86 <UDPHS_Handler+0x16e>
   85c06:	4a73      	ldr	r2, [pc, #460]	; (85dd4 <UDPHS_Handler+0x2bc>)
   85c08:	4b73      	ldr	r3, [pc, #460]	; (85dd8 <UDPHS_Handler+0x2c0>)
	for (i = 0; i < 8; i++) {
   85c0a:	4874      	ldr	r0, [pc, #464]	; (85ddc <UDPHS_Handler+0x2c4>)
		((uint8_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
   85c0c:	f813 1b01 	ldrb.w	r1, [r3], #1
   85c10:	f802 1f01 	strb.w	r1, [r2, #1]!
	for (i = 0; i < 8; i++) {
   85c14:	4283      	cmp	r3, r0
   85c16:	d1f9      	bne.n	85c0c <UDPHS_Handler+0xf4>
	if (udc_process_setup() == false) {
   85c18:	4b71      	ldr	r3, [pc, #452]	; (85de0 <UDPHS_Handler+0x2c8>)
   85c1a:	4798      	blx	r3
   85c1c:	2800      	cmp	r0, #0
   85c1e:	d03b      	beq.n	85c98 <UDPHS_Handler+0x180>
	udd_ack_setup_received(0);
   85c20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   85c24:	4b66      	ldr	r3, [pc, #408]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85c26:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Udd_setup_is_in()) {
   85c2a:	4b6e      	ldr	r3, [pc, #440]	; (85de4 <UDPHS_Handler+0x2cc>)
   85c2c:	f993 3000 	ldrsb.w	r3, [r3]
   85c30:	2b00      	cmp	r3, #0
   85c32:	db3a      	blt.n	85caa <UDPHS_Handler+0x192>
		if (0 == udd_g_ctrlreq.req.wLength) {
   85c34:	4b6b      	ldr	r3, [pc, #428]	; (85de4 <UDPHS_Handler+0x2cc>)
   85c36:	88db      	ldrh	r3, [r3, #6]
   85c38:	2b00      	cmp	r3, #0
   85c3a:	d042      	beq.n	85cc2 <UDPHS_Handler+0x1aa>
		udd_ctrl_prev_payload_buf_cnt = 0;
   85c3c:	2200      	movs	r2, #0
   85c3e:	4b6a      	ldr	r3, [pc, #424]	; (85de8 <UDPHS_Handler+0x2d0>)
   85c40:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_buf_cnt = 0;
   85c42:	4b6a      	ldr	r3, [pc, #424]	; (85dec <UDPHS_Handler+0x2d4>)
   85c44:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   85c46:	2101      	movs	r1, #1
   85c48:	4b61      	ldr	r3, [pc, #388]	; (85dd0 <UDPHS_Handler+0x2b8>)
   85c4a:	7019      	strb	r1, [r3, #0]
		udd_ack_nak_in(0);
   85c4c:	495c      	ldr	r1, [pc, #368]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85c4e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   85c52:	f8c1 0118 	str.w	r0, [r1, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85c56:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   85c5a:	b672      	cpsid	i
   85c5c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85c60:	4c59      	ldr	r4, [pc, #356]	; (85dc8 <UDPHS_Handler+0x2b0>)
   85c62:	7022      	strb	r2, [r4, #0]
		udd_enable_nak_in_interrupt(0);
   85c64:	f8c1 0104 	str.w	r0, [r1, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   85c68:	2b00      	cmp	r3, #0
   85c6a:	f040 8266 	bne.w	8613a <UDPHS_Handler+0x622>
		cpu_irq_enable();
   85c6e:	2201      	movs	r2, #1
   85c70:	7022      	strb	r2, [r4, #0]
   85c72:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85c76:	b662      	cpsie	i
   85c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ctrl_endofrequest();
   85c7c:	4b5c      	ldr	r3, [pc, #368]	; (85df0 <UDPHS_Handler+0x2d8>)
   85c7e:	4798      	blx	r3
		udd_ctrl_init();
   85c80:	4b5c      	ldr	r3, [pc, #368]	; (85df4 <UDPHS_Handler+0x2dc>)
   85c82:	4798      	blx	r3
   85c84:	e7b8      	b.n	85bf8 <UDPHS_Handler+0xe0>
		udd_ctrl_stall_data();
   85c86:	4b5c      	ldr	r3, [pc, #368]	; (85df8 <UDPHS_Handler+0x2e0>)
   85c88:	4798      	blx	r3
		udd_ack_setup_received(0);
   85c8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   85c8e:	4b4c      	ldr	r3, [pc, #304]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85c90:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   85c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ctrl_stall_data();
   85c98:	4b57      	ldr	r3, [pc, #348]	; (85df8 <UDPHS_Handler+0x2e0>)
   85c9a:	4798      	blx	r3
		udd_ack_setup_received(0);
   85c9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   85ca0:	4b47      	ldr	r3, [pc, #284]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85ca2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   85ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ctrl_prev_payload_buf_cnt = 0;
   85caa:	2300      	movs	r3, #0
   85cac:	4a4e      	ldr	r2, [pc, #312]	; (85de8 <UDPHS_Handler+0x2d0>)
   85cae:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   85cb0:	4a4e      	ldr	r2, [pc, #312]	; (85dec <UDPHS_Handler+0x2d4>)
   85cb2:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   85cb4:	2202      	movs	r2, #2
   85cb6:	4b46      	ldr	r3, [pc, #280]	; (85dd0 <UDPHS_Handler+0x2b8>)
   85cb8:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   85cba:	4b50      	ldr	r3, [pc, #320]	; (85dfc <UDPHS_Handler+0x2e4>)
   85cbc:	4798      	blx	r3
   85cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			udd_ctrl_send_zlp_in();
   85cc2:	4b4f      	ldr	r3, [pc, #316]	; (85e00 <UDPHS_Handler+0x2e8>)
   85cc4:	4798      	blx	r3
   85cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ctrl_in_sent();
   85cca:	4b4c      	ldr	r3, [pc, #304]	; (85dfc <UDPHS_Handler+0x2e4>)
   85ccc:	4798      	blx	r3
   85cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   85cd2:	4b3f      	ldr	r3, [pc, #252]	; (85dd0 <UDPHS_Handler+0x2b8>)
   85cd4:	781b      	ldrb	r3, [r3, #0]
   85cd6:	2b01      	cmp	r3, #1
   85cd8:	d00c      	beq.n	85cf4 <UDPHS_Handler+0x1dc>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   85cda:	2b02      	cmp	r3, #2
   85cdc:	d004      	beq.n	85ce8 <UDPHS_Handler+0x1d0>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   85cde:	2b04      	cmp	r3, #4
   85ce0:	d002      	beq.n	85ce8 <UDPHS_Handler+0x1d0>
			udd_ctrl_stall_data();
   85ce2:	4b45      	ldr	r3, [pc, #276]	; (85df8 <UDPHS_Handler+0x2e0>)
   85ce4:	4798      	blx	r3
   85ce6:	e001      	b.n	85cec <UDPHS_Handler+0x1d4>
			udd_ctrl_endofrequest();
   85ce8:	4b41      	ldr	r3, [pc, #260]	; (85df0 <UDPHS_Handler+0x2d8>)
   85cea:	4798      	blx	r3
		udd_ctrl_init();
   85cec:	4b41      	ldr	r3, [pc, #260]	; (85df4 <UDPHS_Handler+0x2dc>)
   85cee:	4798      	blx	r3
   85cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	nb_data = udd_byte_count(0);
   85cf4:	4b32      	ldr	r3, [pc, #200]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85cf6:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
   85cfa:	f3c0 500a 	ubfx	r0, r0, #20, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   85cfe:	4b39      	ldr	r3, [pc, #228]	; (85de4 <UDPHS_Handler+0x2cc>)
   85d00:	899b      	ldrh	r3, [r3, #12]
   85d02:	4a3a      	ldr	r2, [pc, #232]	; (85dec <UDPHS_Handler+0x2d4>)
   85d04:	8814      	ldrh	r4, [r2, #0]
   85d06:	1822      	adds	r2, r4, r0
   85d08:	4293      	cmp	r3, r2
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   85d0a:	bfbc      	itt	lt
   85d0c:	1b1b      	sublt	r3, r3, r4
   85d0e:	b298      	uxthlt	r0, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   85d10:	4b34      	ldr	r3, [pc, #208]	; (85de4 <UDPHS_Handler+0x2cc>)
   85d12:	689a      	ldr	r2, [r3, #8]
	for (i = 0; i < nb_data; i++) {
   85d14:	b178      	cbz	r0, 85d36 <UDPHS_Handler+0x21e>
   85d16:	1e63      	subs	r3, r4, #1
   85d18:	441a      	add	r2, r3
   85d1a:	4b2f      	ldr	r3, [pc, #188]	; (85dd8 <UDPHS_Handler+0x2c0>)
		*ptr_dest++ = *ptr_src++;
   85d1c:	f813 1b01 	ldrb.w	r1, [r3], #1
   85d20:	f802 1f01 	strb.w	r1, [r2, #1]!
	for (i = 0; i < nb_data; i++) {
   85d24:	b2d9      	uxtb	r1, r3
   85d26:	4281      	cmp	r1, r0
   85d28:	d3f8      	bcc.n	85d1c <UDPHS_Handler+0x204>
	udd_ctrl_payload_buf_cnt += nb_data;
   85d2a:	4404      	add	r4, r0
   85d2c:	b2a4      	uxth	r4, r4
   85d2e:	4b2f      	ldr	r3, [pc, #188]	; (85dec <UDPHS_Handler+0x2d4>)
   85d30:	801c      	strh	r4, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   85d32:	2840      	cmp	r0, #64	; 0x40
   85d34:	d00e      	beq.n	85d54 <UDPHS_Handler+0x23c>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   85d36:	4b2b      	ldr	r3, [pc, #172]	; (85de4 <UDPHS_Handler+0x2cc>)
   85d38:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   85d3a:	695b      	ldr	r3, [r3, #20]
   85d3c:	b10b      	cbz	r3, 85d42 <UDPHS_Handler+0x22a>
			if (!udd_g_ctrlreq.over_under_run()) {
   85d3e:	4798      	blx	r3
   85d40:	b380      	cbz	r0, 85da4 <UDPHS_Handler+0x28c>
		udd_ack_out_received(0);
   85d42:	f44f 7200 	mov.w	r2, #512	; 0x200
   85d46:	4b1e      	ldr	r3, [pc, #120]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85d48:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_send_zlp_in();
   85d4c:	4b2c      	ldr	r3, [pc, #176]	; (85e00 <UDPHS_Handler+0x2e8>)
   85d4e:	4798      	blx	r3
   85d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			|| (udd_g_ctrlreq.req.wLength <=
   85d54:	4b23      	ldr	r3, [pc, #140]	; (85de4 <UDPHS_Handler+0x2cc>)
   85d56:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_buf_cnt +
   85d58:	4b23      	ldr	r3, [pc, #140]	; (85de8 <UDPHS_Handler+0x2d0>)
   85d5a:	881b      	ldrh	r3, [r3, #0]
   85d5c:	4423      	add	r3, r4
			|| (udd_g_ctrlreq.req.wLength <=
   85d5e:	429a      	cmp	r2, r3
   85d60:	dde9      	ble.n	85d36 <UDPHS_Handler+0x21e>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   85d62:	4b20      	ldr	r3, [pc, #128]	; (85de4 <UDPHS_Handler+0x2cc>)
   85d64:	899b      	ldrh	r3, [r3, #12]
   85d66:	42a3      	cmp	r3, r4
   85d68:	d04c      	beq.n	85e04 <UDPHS_Handler+0x2ec>
	udd_ack_out_received(0);
   85d6a:	4a15      	ldr	r2, [pc, #84]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85d6c:	f44f 7300 	mov.w	r3, #512	; 0x200
   85d70:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
	udd_ack_nak_in(0);
   85d74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   85d78:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85d7c:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   85d80:	b672      	cpsid	i
   85d82:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85d86:	2400      	movs	r4, #0
   85d88:	480f      	ldr	r0, [pc, #60]	; (85dc8 <UDPHS_Handler+0x2b0>)
   85d8a:	7004      	strb	r4, [r0, #0]
	udd_enable_nak_in_interrupt(0);
   85d8c:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   85d90:	2b00      	cmp	r3, #0
   85d92:	f040 81d2 	bne.w	8613a <UDPHS_Handler+0x622>
		cpu_irq_enable();
   85d96:	2201      	movs	r2, #1
   85d98:	7002      	strb	r2, [r0, #0]
   85d9a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85d9e:	b662      	cpsie	i
   85da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				udd_ctrl_stall_data();
   85da4:	4b14      	ldr	r3, [pc, #80]	; (85df8 <UDPHS_Handler+0x2e0>)
   85da6:	4798      	blx	r3
				udd_ack_out_received(0);
   85da8:	f44f 7200 	mov.w	r2, #512	; 0x200
   85dac:	4b04      	ldr	r3, [pc, #16]	; (85dc0 <UDPHS_Handler+0x2a8>)
   85dae:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   85db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85db6:	bf00      	nop
   85db8:	00085249 	.word	0x00085249
   85dbc:	000855b9 	.word	0x000855b9
   85dc0:	400a4000 	.word	0x400a4000
   85dc4:	00083035 	.word	0x00083035
   85dc8:	200006b4 	.word	0x200006b4
   85dcc:	000846f1 	.word	0x000846f1
   85dd0:	20001a5a 	.word	0x20001a5a
   85dd4:	20002467 	.word	0x20002467
   85dd8:	20180000 	.word	0x20180000
   85ddc:	20180008 	.word	0x20180008
   85de0:	00084731 	.word	0x00084731
   85de4:	20002468 	.word	0x20002468
   85de8:	20001a58 	.word	0x20001a58
   85dec:	20001a56 	.word	0x20001a56
   85df0:	000857e5 	.word	0x000857e5
   85df4:	00085725 	.word	0x00085725
   85df8:	00085779 	.word	0x00085779
   85dfc:	000857f5 	.word	0x000857f5
   85e00:	00085791 	.word	0x00085791
		if (!udd_g_ctrlreq.over_under_run) {
   85e04:	4bb0      	ldr	r3, [pc, #704]	; (860c8 <UDPHS_Handler+0x5b0>)
   85e06:	695b      	ldr	r3, [r3, #20]
   85e08:	b153      	cbz	r3, 85e20 <UDPHS_Handler+0x308>
		if (!udd_g_ctrlreq.over_under_run()) {
   85e0a:	4798      	blx	r3
   85e0c:	b188      	cbz	r0, 85e32 <UDPHS_Handler+0x31a>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   85e0e:	49af      	ldr	r1, [pc, #700]	; (860cc <UDPHS_Handler+0x5b4>)
   85e10:	4aaf      	ldr	r2, [pc, #700]	; (860d0 <UDPHS_Handler+0x5b8>)
   85e12:	880b      	ldrh	r3, [r1, #0]
   85e14:	8810      	ldrh	r0, [r2, #0]
   85e16:	4403      	add	r3, r0
   85e18:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   85e1a:	2300      	movs	r3, #0
   85e1c:	8013      	strh	r3, [r2, #0]
   85e1e:	e7a4      	b.n	85d6a <UDPHS_Handler+0x252>
			udd_ctrl_stall_data();
   85e20:	4bac      	ldr	r3, [pc, #688]	; (860d4 <UDPHS_Handler+0x5bc>)
   85e22:	4798      	blx	r3
			udd_ack_out_received(0);
   85e24:	f44f 7200 	mov.w	r2, #512	; 0x200
   85e28:	4bab      	ldr	r3, [pc, #684]	; (860d8 <UDPHS_Handler+0x5c0>)
   85e2a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   85e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			udd_ctrl_stall_data();
   85e32:	4ba8      	ldr	r3, [pc, #672]	; (860d4 <UDPHS_Handler+0x5bc>)
   85e34:	4798      	blx	r3
			udd_ack_out_received(0);
   85e36:	f44f 7200 	mov.w	r2, #512	; 0x200
   85e3a:	4ba7      	ldr	r3, [pc, #668]	; (860d8 <UDPHS_Handler+0x5c0>)
   85e3c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   85e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ack_nak_out(0);
   85e44:	4ba4      	ldr	r3, [pc, #656]	; (860d8 <UDPHS_Handler+0x5c0>)
   85e46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   85e4a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Is_udd_in_send(0))
   85e4e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85e52:	f413 6f80 	tst.w	r3, #1024	; 0x400
   85e56:	f040 8170 	bne.w	8613a <UDPHS_Handler+0x622>
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   85e5a:	4ba0      	ldr	r3, [pc, #640]	; (860dc <UDPHS_Handler+0x5c4>)
   85e5c:	781b      	ldrb	r3, [r3, #0]
   85e5e:	2b03      	cmp	r3, #3
   85e60:	f040 816b 	bne.w	8613a <UDPHS_Handler+0x622>
		udd_enable_stall_handshake(0);
   85e64:	2220      	movs	r2, #32
   85e66:	4b9c      	ldr	r3, [pc, #624]	; (860d8 <UDPHS_Handler+0x5c0>)
   85e68:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   85e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ack_nak_in(0);
   85e70:	4b99      	ldr	r3, [pc, #612]	; (860d8 <UDPHS_Handler+0x5c0>)
   85e72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   85e76:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Is_udd_out_received(0))
   85e7a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85e7e:	f413 7f00 	tst.w	r3, #512	; 0x200
   85e82:	f040 815a 	bne.w	8613a <UDPHS_Handler+0x622>
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   85e86:	4b95      	ldr	r3, [pc, #596]	; (860dc <UDPHS_Handler+0x5c4>)
   85e88:	781b      	ldrb	r3, [r3, #0]
   85e8a:	2b01      	cmp	r3, #1
   85e8c:	d008      	beq.n	85ea0 <UDPHS_Handler+0x388>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   85e8e:	2b04      	cmp	r3, #4
   85e90:	f040 8153 	bne.w	8613a <UDPHS_Handler+0x622>
		udd_enable_stall_handshake(0);
   85e94:	2220      	movs	r2, #32
   85e96:	4b90      	ldr	r3, [pc, #576]	; (860d8 <UDPHS_Handler+0x5c0>)
   85e98:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   85e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ctrl_send_zlp_in();
   85ea0:	4b8f      	ldr	r3, [pc, #572]	; (860e0 <UDPHS_Handler+0x5c8>)
   85ea2:	4798      	blx	r3
   85ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (udd_endpoint_dma_get_status(ep)
   85ea8:	4b8e      	ldr	r3, [pc, #568]	; (860e4 <UDPHS_Handler+0x5cc>)
   85eaa:	eb03 1300 	add.w	r3, r3, r0, lsl #4
   85eae:	68da      	ldr	r2, [r3, #12]
   85eb0:	f012 0f01 	tst.w	r2, #1
   85eb4:	f040 8141 	bne.w	8613a <UDPHS_Handler+0x622>
			udd_disable_endpoint_dma_interrupt(ep);
   85eb8:	4987      	ldr	r1, [pc, #540]	; (860d8 <UDPHS_Handler+0x5c0>)
   85eba:	690a      	ldr	r2, [r1, #16]
   85ebc:	ea22 0606 	bic.w	r6, r2, r6
   85ec0:	610e      	str	r6, [r1, #16]
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   85ec2:	68db      	ldr	r3, [r3, #12]
			if (nb_remaining) {
   85ec4:	0c1b      	lsrs	r3, r3, #16
   85ec6:	d008      	beq.n	85eda <UDPHS_Handler+0x3c2>
				ptr_job->buf_cnt -= nb_remaining;
   85ec8:	4a87      	ldr	r2, [pc, #540]	; (860e8 <UDPHS_Handler+0x5d0>)
   85eca:	006c      	lsls	r4, r5, #1
   85ecc:	1965      	adds	r5, r4, r5
   85ece:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
   85ed2:	68e9      	ldr	r1, [r5, #12]
   85ed4:	1acb      	subs	r3, r1, r3
   85ed6:	60eb      	str	r3, [r5, #12]
				ptr_job->buf_size = ptr_job->buf_cnt;
   85ed8:	60ab      	str	r3, [r5, #8]
			udd_ep_trans_done(ep);
   85eda:	4b84      	ldr	r3, [pc, #528]	; (860ec <UDPHS_Handler+0x5d4>)
   85edc:	4798      	blx	r3
   85ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
					&& !Is_udd_tx_pkt_ready(ep)) {
				udd_disable_tx_pkt_ready_interrupt(ep);
   85ee2:	0163      	lsls	r3, r4, #5
   85ee4:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   85ee8:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   85eec:	f44f 6200 	mov.w	r2, #2048	; 0x800
   85ef0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
				// One bank is free then send a ZLP
				udd_raise_tx_pkt_ready(ep);
   85ef4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
		ptr_job = &udd_ep_job[ep - 1];
   85ef8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
				udd_ep_finish_job(ptr_job, false, ep);
   85efc:	4602      	mov	r2, r0
   85efe:	2100      	movs	r1, #0
   85f00:	4879      	ldr	r0, [pc, #484]	; (860e8 <UDPHS_Handler+0x5d0>)
   85f02:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
   85f06:	4b7a      	ldr	r3, [pc, #488]	; (860f0 <UDPHS_Handler+0x5d8>)
   85f08:	4798      	blx	r3
   85f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85f0e:	3301      	adds	r3, #1
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   85f10:	2b07      	cmp	r3, #7
   85f12:	f000 80fd 	beq.w	86110 <UDPHS_Handler+0x5f8>
   85f16:	b2d8      	uxtb	r0, r3
		ptr_job = &udd_ep_job[ep - 1];
   85f18:	461c      	mov	r4, r3
   85f1a:	1e5d      	subs	r5, r3, #1
   85f1c:	46a8      	mov	r8, r5
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   85f1e:	690f      	ldr	r7, [r1, #16]
   85f20:	fa0e f605 	lsl.w	r6, lr, r5
   85f24:	4237      	tst	r7, r6
   85f26:	d002      	beq.n	85f2e <UDPHS_Handler+0x416>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   85f28:	694a      	ldr	r2, [r1, #20]
   85f2a:	4216      	tst	r6, r2
   85f2c:	d1bc      	bne.n	85ea8 <UDPHS_Handler+0x390>
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   85f2e:	690f      	ldr	r7, [r1, #16]
   85f30:	fa0c f604 	lsl.w	r6, ip, r4
   85f34:	4237      	tst	r7, r6
   85f36:	d0ea      	beq.n	85f0e <UDPHS_Handler+0x3f6>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
   85f38:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   85f3c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   85f40:	f412 6f00 	tst.w	r2, #2048	; 0x800
   85f44:	d006      	beq.n	85f54 <UDPHS_Handler+0x43c>
					&& !Is_udd_tx_pkt_ready(ep)) {
   85f46:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   85f4a:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   85f4e:	f412 6f00 	tst.w	r2, #2048	; 0x800
   85f52:	d0c6      	beq.n	85ee2 <UDPHS_Handler+0x3ca>
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   85f54:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   85f58:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   85f5c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
   85f60:	d0d5      	beq.n	85f0e <UDPHS_Handler+0x3f6>
					&& (0 == udd_nb_busy_bank(ep))) {
   85f62:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   85f66:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   85f6a:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
   85f6e:	d1ce      	bne.n	85f0e <UDPHS_Handler+0x3f6>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   85f70:	4b59      	ldr	r3, [pc, #356]	; (860d8 <UDPHS_Handler+0x5c0>)
   85f72:	eb03 1444 	add.w	r4, r3, r4, lsl #5
   85f76:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   85f7a:	f8c4 2108 	str.w	r2, [r4, #264]	; 0x108
				udd_disable_endpoint_interrupt(ep);
   85f7e:	691a      	ldr	r2, [r3, #16]
   85f80:	ea22 0606 	bic.w	r6, r2, r6
   85f84:	611e      	str	r6, [r3, #16]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
   85f86:	eb08 0848 	add.w	r8, r8, r8, lsl #1
   85f8a:	4b57      	ldr	r3, [pc, #348]	; (860e8 <UDPHS_Handler+0x5d0>)
   85f8c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
   85f90:	f898 2014 	ldrb.w	r2, [r8, #20]
   85f94:	f36f 0282 	bfc	r2, #2, #1
   85f98:	f888 2014 	strb.w	r2, [r8, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   85f9c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
   85fa0:	f023 0302 	bic.w	r3, r3, #2
   85fa4:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
				udd_enable_stall_handshake(ep);
   85fa8:	2320      	movs	r3, #32
   85faa:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
				udd_reset_data_toggle(ep);
   85fae:	2340      	movs	r3, #64	; 0x40
   85fb0:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
   85fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ack_reset();
   85fb8:	2210      	movs	r2, #16
   85fba:	4b47      	ldr	r3, [pc, #284]	; (860d8 <UDPHS_Handler+0x5c0>)
   85fbc:	619a      	str	r2, [r3, #24]
   85fbe:	4d4a      	ldr	r5, [pc, #296]	; (860e8 <UDPHS_Handler+0x5d0>)
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   85fc0:	2400      	movs	r4, #0
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   85fc2:	2701      	movs	r7, #1
   85fc4:	4e4a      	ldr	r6, [pc, #296]	; (860f0 <UDPHS_Handler+0x5d8>)
   85fc6:	3401      	adds	r4, #1
   85fc8:	b2e4      	uxtb	r4, r4
   85fca:	4622      	mov	r2, r4
   85fcc:	4639      	mov	r1, r7
   85fce:	4628      	mov	r0, r5
   85fd0:	47b0      	blx	r6
   85fd2:	3518      	adds	r5, #24
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   85fd4:	2c06      	cmp	r4, #6
   85fd6:	d1f6      	bne.n	85fc6 <UDPHS_Handler+0x4ae>
		udc_reset();
   85fd8:	4b46      	ldr	r3, [pc, #280]	; (860f4 <UDPHS_Handler+0x5dc>)
   85fda:	4798      	blx	r3
	udd_configure_address(0);
   85fdc:	4b3e      	ldr	r3, [pc, #248]	; (860d8 <UDPHS_Handler+0x5c0>)
   85fde:	681a      	ldr	r2, [r3, #0]
   85fe0:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   85fe4:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   85fe6:	681a      	ldr	r2, [r3, #0]
   85fe8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85fec:	601a      	str	r2, [r3, #0]
	udd_configure_endpoint(0,
   85fee:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   85ff2:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
   85ff6:	f022 0203 	bic.w	r2, r2, #3
   85ffa:	f042 0243 	orr.w	r2, r2, #67	; 0x43
   85ffe:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	udd_enable_endpoint(0);
   86002:	2201      	movs	r2, #1
   86004:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86008:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   8600c:	b672      	cpsid	i
   8600e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   86012:	2000      	movs	r0, #0
   86014:	4938      	ldr	r1, [pc, #224]	; (860f8 <UDPHS_Handler+0x5e0>)
   86016:	7008      	strb	r0, [r1, #0]
	udd_enable_setup_received_interrupt(0);
   86018:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8601c:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	udd_enable_out_received_interrupt(0);
   86020:	f44f 7100 	mov.w	r1, #512	; 0x200
   86024:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	udd_enable_endpoint_interrupt(0);
   86028:	6919      	ldr	r1, [r3, #16]
   8602a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
   8602e:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
   86030:	b92a      	cbnz	r2, 8603e <UDPHS_Handler+0x526>
		cpu_irq_enable();
   86032:	2201      	movs	r2, #1
   86034:	4b30      	ldr	r3, [pc, #192]	; (860f8 <UDPHS_Handler+0x5e0>)
   86036:	701a      	strb	r2, [r3, #0]
   86038:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8603c:	b662      	cpsie	i
		udd_ctrl_init();
   8603e:	4b2f      	ldr	r3, [pc, #188]	; (860fc <UDPHS_Handler+0x5e4>)
   86040:	4798      	blx	r3
		udd_enable_sof_interrupt();
   86042:	4b25      	ldr	r3, [pc, #148]	; (860d8 <UDPHS_Handler+0x5c0>)
   86044:	691a      	ldr	r2, [r3, #16]
   86046:	f042 0208 	orr.w	r2, r2, #8
   8604a:	611a      	str	r2, [r3, #16]
		udd_enable_msof_interrupt();
   8604c:	691a      	ldr	r2, [r3, #16]
   8604e:	f042 0204 	orr.w	r2, r2, #4
   86052:	611a      	str	r2, [r3, #16]
		udd_enable_suspend_interrupt();
   86054:	691a      	ldr	r2, [r3, #16]
   86056:	f042 0202 	orr.w	r2, r2, #2
   8605a:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
   8605c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_ack_wake_up();
   86060:	4b1d      	ldr	r3, [pc, #116]	; (860d8 <UDPHS_Handler+0x5c0>)
   86062:	2220      	movs	r2, #32
   86064:	619a      	str	r2, [r3, #24]
		udd_disable_suspend_interrupt();
   86066:	691a      	ldr	r2, [r3, #16]
   86068:	f022 0202 	bic.w	r2, r2, #2
   8606c:	611a      	str	r2, [r3, #16]
		udd_enable_wake_up_interrupt();
   8606e:	691a      	ldr	r2, [r3, #16]
   86070:	f042 0220 	orr.w	r2, r2, #32
   86074:	611a      	str	r2, [r3, #16]
		udd_ack_suspend();
   86076:	2202      	movs	r2, #2
   86078:	619a      	str	r2, [r3, #24]
		udd_disable_periph_ck();
   8607a:	201d      	movs	r0, #29
   8607c:	4b20      	ldr	r3, [pc, #128]	; (86100 <UDPHS_Handler+0x5e8>)
   8607e:	4798      	blx	r3
		UDC_SUSPEND_EVENT();
   86080:	4b20      	ldr	r3, [pc, #128]	; (86104 <UDPHS_Handler+0x5ec>)
   86082:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
   86084:	2000      	movs	r0, #0
   86086:	4b20      	ldr	r3, [pc, #128]	; (86108 <UDPHS_Handler+0x5f0>)
   86088:	4798      	blx	r3
		goto udd_interrupt_end;
   8608a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_sleep_mode(true); // Enter in IDLE mode
   8608e:	2001      	movs	r0, #1
   86090:	4b1d      	ldr	r3, [pc, #116]	; (86108 <UDPHS_Handler+0x5f0>)
   86092:	4798      	blx	r3
		udd_ack_suspend();
   86094:	4b10      	ldr	r3, [pc, #64]	; (860d8 <UDPHS_Handler+0x5c0>)
   86096:	2202      	movs	r2, #2
   86098:	619a      	str	r2, [r3, #24]
		udd_ack_wake_up();
   8609a:	2220      	movs	r2, #32
   8609c:	619a      	str	r2, [r3, #24]
		udd_disable_wake_up_interrupt();
   8609e:	691a      	ldr	r2, [r3, #16]
   860a0:	f022 0220 	bic.w	r2, r2, #32
   860a4:	611a      	str	r2, [r3, #16]
		udd_enable_suspend_interrupt();
   860a6:	691a      	ldr	r2, [r3, #16]
   860a8:	f042 0202 	orr.w	r2, r2, #2
   860ac:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
   860ae:	691a      	ldr	r2, [r3, #16]
   860b0:	f042 0208 	orr.w	r2, r2, #8
   860b4:	611a      	str	r2, [r3, #16]
		udd_enable_msof_interrupt();
   860b6:	691a      	ldr	r2, [r3, #16]
   860b8:	f042 0204 	orr.w	r2, r2, #4
   860bc:	611a      	str	r2, [r3, #16]
		UDC_RESUME_EVENT();
   860be:	4b13      	ldr	r3, [pc, #76]	; (8610c <UDPHS_Handler+0x5f4>)
   860c0:	4798      	blx	r3
		goto udd_interrupt_end;
   860c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   860c6:	bf00      	nop
   860c8:	20002468 	.word	0x20002468
   860cc:	20001a58 	.word	0x20001a58
   860d0:	20001a56 	.word	0x20001a56
   860d4:	00085779 	.word	0x00085779
   860d8:	400a4000 	.word	0x400a4000
   860dc:	20001a5a 	.word	0x20001a5a
   860e0:	00085791 	.word	0x00085791
   860e4:	400a4300 	.word	0x400a4300
   860e8:	20001a5c 	.word	0x20001a5c
   860ec:	00085995 	.word	0x00085995
   860f0:	0008595d 	.word	0x0008595d
   860f4:	000846a9 	.word	0x000846a9
   860f8:	200006b4 	.word	0x200006b4
   860fc:	00085725 	.word	0x00085725
   86100:	0008527d 	.word	0x0008527d
   86104:	00083011 	.word	0x00083011
   86108:	000856b5 	.word	0x000856b5
   8610c:	00083029 	.word	0x00083029
	if (Is_udd_reset()) {
   86110:	4b0b      	ldr	r3, [pc, #44]	; (86140 <UDPHS_Handler+0x628>)
   86112:	695b      	ldr	r3, [r3, #20]
   86114:	f013 0f10 	tst.w	r3, #16
   86118:	f47f af4e 	bne.w	85fb8 <UDPHS_Handler+0x4a0>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   8611c:	4b08      	ldr	r3, [pc, #32]	; (86140 <UDPHS_Handler+0x628>)
   8611e:	691b      	ldr	r3, [r3, #16]
   86120:	f013 0f02 	tst.w	r3, #2
   86124:	d004      	beq.n	86130 <UDPHS_Handler+0x618>
   86126:	4b06      	ldr	r3, [pc, #24]	; (86140 <UDPHS_Handler+0x628>)
   86128:	695b      	ldr	r3, [r3, #20]
   8612a:	f013 0f02 	tst.w	r3, #2
   8612e:	d197      	bne.n	86060 <UDPHS_Handler+0x548>
	if (Is_udd_wake_up()) {
   86130:	4b03      	ldr	r3, [pc, #12]	; (86140 <UDPHS_Handler+0x628>)
   86132:	695b      	ldr	r3, [r3, #20]
   86134:	f013 0f20 	tst.w	r3, #32
   86138:	d1a9      	bne.n	8608e <UDPHS_Handler+0x576>
   8613a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8613e:	bf00      	nop
   86140:	400a4000 	.word	0x400a4000

00086144 <udd_attach>:
{
   86144:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86146:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   8614a:	b672      	cpsid	i
   8614c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   86150:	2200      	movs	r2, #0
   86152:	4b1b      	ldr	r3, [pc, #108]	; (861c0 <udd_attach+0x7c>)
   86154:	701a      	strb	r2, [r3, #0]
	udd_sleep_mode(true);
   86156:	2001      	movs	r0, #1
   86158:	4b1a      	ldr	r3, [pc, #104]	; (861c4 <udd_attach+0x80>)
   8615a:	4798      	blx	r3
	udd_enable_periph_ck();
   8615c:	201d      	movs	r0, #29
   8615e:	4b1a      	ldr	r3, [pc, #104]	; (861c8 <udd_attach+0x84>)
   86160:	4798      	blx	r3
	udd_attach_device();
   86162:	4b1a      	ldr	r3, [pc, #104]	; (861cc <udd_attach+0x88>)
   86164:	681a      	ldr	r2, [r3, #0]
   86166:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   8616a:	601a      	str	r2, [r3, #0]
   8616c:	681a      	ldr	r2, [r3, #0]
   8616e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
   86172:	601a      	str	r2, [r3, #0]
	udd_enable_reset_interrupt();
   86174:	691a      	ldr	r2, [r3, #16]
   86176:	f042 0210 	orr.w	r2, r2, #16
   8617a:	611a      	str	r2, [r3, #16]
	udd_enable_suspend_interrupt();
   8617c:	691a      	ldr	r2, [r3, #16]
   8617e:	f042 0202 	orr.w	r2, r2, #2
   86182:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
   86184:	691a      	ldr	r2, [r3, #16]
   86186:	f042 0220 	orr.w	r2, r2, #32
   8618a:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
   8618c:	691a      	ldr	r2, [r3, #16]
   8618e:	f042 0208 	orr.w	r2, r2, #8
   86192:	611a      	str	r2, [r3, #16]
	udd_ack_sof();
   86194:	2208      	movs	r2, #8
   86196:	619a      	str	r2, [r3, #24]
	udd_ack_msof();
   86198:	2204      	movs	r2, #4
   8619a:	619a      	str	r2, [r3, #24]
	udd_ack_reset();
   8619c:	2210      	movs	r2, #16
   8619e:	619a      	str	r2, [r3, #24]
	udd_ack_suspend();
   861a0:	2202      	movs	r2, #2
   861a2:	619a      	str	r2, [r3, #24]
	udd_ack_wake_up();
   861a4:	2220      	movs	r2, #32
   861a6:	619a      	str	r2, [r3, #24]
	udd_disable_periph_ck();
   861a8:	201d      	movs	r0, #29
   861aa:	4b09      	ldr	r3, [pc, #36]	; (861d0 <udd_attach+0x8c>)
   861ac:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   861ae:	b92c      	cbnz	r4, 861bc <udd_attach+0x78>
		cpu_irq_enable();
   861b0:	2201      	movs	r2, #1
   861b2:	4b03      	ldr	r3, [pc, #12]	; (861c0 <udd_attach+0x7c>)
   861b4:	701a      	strb	r2, [r3, #0]
   861b6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   861ba:	b662      	cpsie	i
   861bc:	bd10      	pop	{r4, pc}
   861be:	bf00      	nop
   861c0:	200006b4 	.word	0x200006b4
   861c4:	000856b5 	.word	0x000856b5
   861c8:	00085249 	.word	0x00085249
   861cc:	400a4000 	.word	0x400a4000
   861d0:	0008527d 	.word	0x0008527d

000861d4 <udd_enable>:
{
   861d4:	b510      	push	{r4, lr}
	sysclk_enable_usb();
   861d6:	4b2a      	ldr	r3, [pc, #168]	; (86280 <udd_enable+0xac>)
   861d8:	4798      	blx	r3
	udd_enable_periph_ck();
   861da:	201d      	movs	r0, #29
   861dc:	4b29      	ldr	r3, [pc, #164]	; (86284 <udd_enable+0xb0>)
   861de:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   861e0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   861e4:	b672      	cpsid	i
   861e6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   861ea:	2200      	movs	r2, #0
   861ec:	4b26      	ldr	r3, [pc, #152]	; (86288 <udd_enable+0xb4>)
   861ee:	701a      	strb	r2, [r3, #0]
	udd_enable_periph();
   861f0:	4926      	ldr	r1, [pc, #152]	; (8628c <udd_enable+0xb8>)
   861f2:	680b      	ldr	r3, [r1, #0]
   861f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   861f8:	600b      	str	r3, [r1, #0]
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   861fa:	4b25      	ldr	r3, [pc, #148]	; (86290 <udd_enable+0xbc>)
   861fc:	2150      	movs	r1, #80	; 0x50
   861fe:	f883 131d 	strb.w	r1, [r3, #797]	; 0x31d
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   86202:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   86206:	6019      	str	r1, [r3, #0]
		udd_ep_job[i].busy = false;
   86208:	4822      	ldr	r0, [pc, #136]	; (86294 <udd_enable+0xc0>)
   8620a:	0053      	lsls	r3, r2, #1
   8620c:	1899      	adds	r1, r3, r2
   8620e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   86212:	7d09      	ldrb	r1, [r1, #20]
		udd_ep_job[i].stall_requested = false;
   86214:	4413      	add	r3, r2
   86216:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
   8621a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
   8621e:	f36f 0182 	bfc	r1, #2, #1
   86222:	7519      	strb	r1, [r3, #20]
   86224:	3201      	adds	r2, #1
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   86226:	2a06      	cmp	r2, #6
   86228:	d1ef      	bne.n	8620a <udd_enable+0x36>
	udd_high_speed_disable();
   8622a:	4a18      	ldr	r2, [pc, #96]	; (8628c <udd_enable+0xb8>)
   8622c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   86230:	f043 0303 	orr.w	r3, r3, #3
   86234:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   86238:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   8623c:	4b16      	ldr	r3, [pc, #88]	; (86298 <udd_enable+0xc4>)
   8623e:	4798      	blx	r3
	udd_b_idle = false;
   86240:	2200      	movs	r2, #0
   86242:	4b16      	ldr	r3, [pc, #88]	; (8629c <udd_enable+0xc8>)
   86244:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86246:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   8624a:	b672      	cpsid	i
   8624c:	f3bf 8f5f 	dmb	sy
   86250:	490d      	ldr	r1, [pc, #52]	; (86288 <udd_enable+0xb4>)
   86252:	700a      	strb	r2, [r1, #0]
   86254:	4912      	ldr	r1, [pc, #72]	; (862a0 <udd_enable+0xcc>)
   86256:	78ca      	ldrb	r2, [r1, #3]
   86258:	3201      	adds	r2, #1
   8625a:	70ca      	strb	r2, [r1, #3]
	if (cpu_irq_is_enabled_flags(flags))
   8625c:	b92b      	cbnz	r3, 8626a <udd_enable+0x96>
		cpu_irq_enable();
   8625e:	2201      	movs	r2, #1
   86260:	4b09      	ldr	r3, [pc, #36]	; (86288 <udd_enable+0xb4>)
   86262:	701a      	strb	r2, [r3, #0]
   86264:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   86268:	b662      	cpsie	i
	udd_attach();
   8626a:	4b0e      	ldr	r3, [pc, #56]	; (862a4 <udd_enable+0xd0>)
   8626c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   8626e:	b92c      	cbnz	r4, 8627c <udd_enable+0xa8>
		cpu_irq_enable();
   86270:	2201      	movs	r2, #1
   86272:	4b05      	ldr	r3, [pc, #20]	; (86288 <udd_enable+0xb4>)
   86274:	701a      	strb	r2, [r3, #0]
   86276:	f3bf 8f5f 	dmb	sy
   8627a:	b662      	cpsie	i
   8627c:	bd10      	pop	{r4, pc}
   8627e:	bf00      	nop
   86280:	00084389 	.word	0x00084389
   86284:	00085249 	.word	0x00085249
   86288:	200006b4 	.word	0x200006b4
   8628c:	400a4000 	.word	0x400a4000
   86290:	e000e100 	.word	0xe000e100
   86294:	20001a5c 	.word	0x20001a5c
   86298:	000852c5 	.word	0x000852c5
   8629c:	20001a55 	.word	0x20001a55
   862a0:	20002454 	.word	0x20002454
   862a4:	00086145 	.word	0x00086145

000862a8 <udd_detach>:
{
   862a8:	b508      	push	{r3, lr}
	udd_enable_periph_ck();
   862aa:	201d      	movs	r0, #29
   862ac:	4b08      	ldr	r3, [pc, #32]	; (862d0 <udd_detach+0x28>)
   862ae:	4798      	blx	r3
	udd_detach_device();
   862b0:	4b08      	ldr	r3, [pc, #32]	; (862d4 <udd_detach+0x2c>)
   862b2:	681a      	ldr	r2, [r3, #0]
   862b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   862b8:	601a      	str	r2, [r3, #0]
   862ba:	681a      	ldr	r2, [r3, #0]
   862bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   862c0:	601a      	str	r2, [r3, #0]
	udd_disable_periph_ck();
   862c2:	201d      	movs	r0, #29
   862c4:	4b04      	ldr	r3, [pc, #16]	; (862d8 <udd_detach+0x30>)
   862c6:	4798      	blx	r3
	udd_sleep_mode(false);
   862c8:	2000      	movs	r0, #0
   862ca:	4b04      	ldr	r3, [pc, #16]	; (862dc <udd_detach+0x34>)
   862cc:	4798      	blx	r3
   862ce:	bd08      	pop	{r3, pc}
   862d0:	00085249 	.word	0x00085249
   862d4:	400a4000 	.word	0x400a4000
   862d8:	0008527d 	.word	0x0008527d
   862dc:	000856b5 	.word	0x000856b5

000862e0 <udd_is_high_speed>:
}
   862e0:	2000      	movs	r0, #0
   862e2:	4770      	bx	lr

000862e4 <udd_set_address>:
	udd_disable_address();
   862e4:	4b08      	ldr	r3, [pc, #32]	; (86308 <udd_set_address+0x24>)
   862e6:	681a      	ldr	r2, [r3, #0]
   862e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   862ec:	601a      	str	r2, [r3, #0]
	udd_configure_address(address);
   862ee:	681a      	ldr	r2, [r3, #0]
   862f0:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   862f4:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   862f8:	4302      	orrs	r2, r0
   862fa:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   862fc:	681a      	ldr	r2, [r3, #0]
   862fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86302:	601a      	str	r2, [r3, #0]
   86304:	4770      	bx	lr
   86306:	bf00      	nop
   86308:	400a4000 	.word	0x400a4000

0008630c <udd_getaddress>:
	return udd_get_configured_address();
   8630c:	4b02      	ldr	r3, [pc, #8]	; (86318 <udd_getaddress+0xc>)
   8630e:	6818      	ldr	r0, [r3, #0]
}
   86310:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   86314:	4770      	bx	lr
   86316:	bf00      	nop
   86318:	400a4000 	.word	0x400a4000

0008631c <udd_get_frame_number>:
	return udd_frame_number();
   8631c:	4b02      	ldr	r3, [pc, #8]	; (86328 <udd_get_frame_number+0xc>)
   8631e:	6858      	ldr	r0, [r3, #4]
}
   86320:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   86324:	4770      	bx	lr
   86326:	bf00      	nop
   86328:	400a4000 	.word	0x400a4000

0008632c <udd_get_micro_frame_number>:
	return udd_micro_frame_number();
   8632c:	4b02      	ldr	r3, [pc, #8]	; (86338 <udd_get_micro_frame_number+0xc>)
   8632e:	6858      	ldr	r0, [r3, #4]
}
   86330:	f000 0007 	and.w	r0, r0, #7
   86334:	4770      	bx	lr
   86336:	bf00      	nop
   86338:	400a4000 	.word	0x400a4000

0008633c <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
   8633c:	4b01      	ldr	r3, [pc, #4]	; (86344 <udd_set_setup_payload+0x8>)
   8633e:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   86340:	8199      	strh	r1, [r3, #12]
   86342:	4770      	bx	lr
   86344:	20002468 	.word	0x20002468

00086348 <udd_ep_free>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   86348:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   8634c:	2a06      	cmp	r2, #6
   8634e:	d900      	bls.n	86352 <udd_ep_free+0xa>
   86350:	4770      	bx	lr
{
   86352:	b570      	push	{r4, r5, r6, lr}
	udd_disable_endpoint(ep_index);
   86354:	0153      	lsls	r3, r2, #5
   86356:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   8635a:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
   8635e:	2101      	movs	r1, #1
   86360:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
   86364:	4603      	mov	r3, r0
	udd_configure_endpoint_bank(ep_index, 0);
   86366:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
   8636a:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
   8636e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   86372:	1e56      	subs	r6, r2, #1
   86374:	4c07      	ldr	r4, [pc, #28]	; (86394 <udd_ep_free+0x4c>)
   86376:	fa06 f501 	lsl.w	r5, r6, r1
   8637a:	19a8      	adds	r0, r5, r6
   8637c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
   86380:	4b05      	ldr	r3, [pc, #20]	; (86398 <udd_ep_free+0x50>)
   86382:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   86384:	4435      	add	r5, r6
   86386:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   8638a:	7d23      	ldrb	r3, [r4, #20]
   8638c:	f36f 0382 	bfc	r3, #2, #1
   86390:	7523      	strb	r3, [r4, #20]
   86392:	bd70      	pop	{r4, r5, r6, pc}
   86394:	20001a5c 	.word	0x20001a5c
   86398:	0008595d 	.word	0x0008595d

0008639c <udd_ep_is_halted>:
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   8639c:	f000 000f 	and.w	r0, r0, #15
	return (Is_udd_endpoint_stall_requested(ep_index)
   863a0:	0143      	lsls	r3, r0, #5
   863a2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   863a6:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   863aa:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
			|| ptr_job->stall_requested);
   863ae:	f013 0f20 	tst.w	r3, #32
   863b2:	d109      	bne.n	863c8 <udd_ep_is_halted+0x2c>
   863b4:	3801      	subs	r0, #1
   863b6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   863ba:	4b04      	ldr	r3, [pc, #16]	; (863cc <udd_ep_is_halted+0x30>)
   863bc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   863c0:	7d00      	ldrb	r0, [r0, #20]
   863c2:	f3c0 0080 	ubfx	r0, r0, #2, #1
   863c6:	4770      	bx	lr
   863c8:	2001      	movs	r0, #1
}
   863ca:	4770      	bx	lr
   863cc:	20001a5c 	.word	0x20001a5c

000863d0 <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   863d0:	f000 030f 	and.w	r3, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   863d4:	2b06      	cmp	r3, #6
   863d6:	d852      	bhi.n	8647e <udd_ep_set_halt+0xae>
	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   863d8:	015a      	lsls	r2, r3, #5
   863da:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   863de:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   863e2:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   863e6:	f012 0f20 	tst.w	r2, #32
   863ea:	d14a      	bne.n	86482 <udd_ep_set_halt+0xb2>
{
   863ec:	b410      	push	{r4}
	ptr_job = &udd_ep_job[ep_index - 1];
   863ee:	1e59      	subs	r1, r3, #1
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   863f0:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   863f4:	4a26      	ldr	r2, [pc, #152]	; (86490 <udd_ep_set_halt+0xc0>)
   863f6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
   863fa:	7d12      	ldrb	r2, [r2, #20]
   863fc:	f012 0f04 	tst.w	r2, #4
   86400:	d141      	bne.n	86486 <udd_ep_set_halt+0xb6>
	if (ptr_job->busy == true) {
   86402:	f012 0f01 	tst.w	r2, #1
   86406:	d141      	bne.n	8648c <udd_ep_set_halt+0xbc>
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   86408:	f010 0f80 	tst.w	r0, #128	; 0x80
   8640c:	d113      	bne.n	86436 <udd_ep_set_halt+0x66>
	udd_disable_endpoint_bank_autoswitch(ep_index);
   8640e:	015b      	lsls	r3, r3, #5
   86410:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   86414:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   86418:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8641c:	f022 0202 	bic.w	r2, r2, #2
   86420:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_ack_stall(ep_index);
   86424:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   86428:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_stall_handshake(ep_index);
   8642c:	2220      	movs	r2, #32
   8642e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	return true;
   86432:	2001      	movs	r0, #1
   86434:	e028      	b.n	86488 <udd_ep_set_halt+0xb8>
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   86436:	015a      	lsls	r2, r3, #5
   86438:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   8643c:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   86440:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   86444:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
   86448:	d0e1      	beq.n	8640e <udd_ep_set_halt+0x3e>
			ptr_job->stall_requested = true;
   8644a:	4a11      	ldr	r2, [pc, #68]	; (86490 <udd_ep_set_halt+0xc0>)
   8644c:	eb02 01c4 	add.w	r1, r2, r4, lsl #3
   86450:	f101 0210 	add.w	r2, r1, #16
   86454:	7d09      	ldrb	r1, [r1, #20]
   86456:	f041 0104 	orr.w	r1, r1, #4
   8645a:	7111      	strb	r1, [r2, #4]
			udd_enable_bank_interrupt(ep_index);
   8645c:	490d      	ldr	r1, [pc, #52]	; (86494 <udd_ep_set_halt+0xc4>)
   8645e:	f103 0208 	add.w	r2, r3, #8
   86462:	eb01 1242 	add.w	r2, r1, r2, lsl #5
   86466:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   8646a:	6050      	str	r0, [r2, #4]
			udd_enable_endpoint_interrupt(ep_index);
   8646c:	6908      	ldr	r0, [r1, #16]
   8646e:	f44f 7280 	mov.w	r2, #256	; 0x100
   86472:	fa02 f303 	lsl.w	r3, r2, r3
   86476:	4303      	orrs	r3, r0
   86478:	610b      	str	r3, [r1, #16]
			return true;
   8647a:	2001      	movs	r0, #1
   8647c:	e004      	b.n	86488 <udd_ep_set_halt+0xb8>
		return false;
   8647e:	2000      	movs	r0, #0
   86480:	4770      	bx	lr
		return true; // Already STALL
   86482:	2001      	movs	r0, #1
   86484:	4770      	bx	lr
   86486:	2001      	movs	r0, #1
}
   86488:	bc10      	pop	{r4}
   8648a:	4770      	bx	lr
		return false; // Job on going, stall impossible
   8648c:	2000      	movs	r0, #0
   8648e:	e7fb      	b.n	86488 <udd_ep_set_halt+0xb8>
   86490:	20001a5c 	.word	0x20001a5c
   86494:	400a4000 	.word	0x400a4000

00086498 <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
   86498:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
   8649c:	2806      	cmp	r0, #6
   8649e:	d864      	bhi.n	8656a <udd_ep_clear_halt+0xd2>
{
   864a0:	b538      	push	{r3, r4, r5, lr}
	ptr_job = &udd_ep_job[ep - 1];
   864a2:	1e42      	subs	r2, r0, #1
	if (ptr_job->stall_requested) {
   864a4:	eb02 0142 	add.w	r1, r2, r2, lsl #1
   864a8:	4b37      	ldr	r3, [pc, #220]	; (86588 <udd_ep_clear_halt+0xf0>)
   864aa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
   864ae:	7d1b      	ldrb	r3, [r3, #20]
   864b0:	f013 0f04 	tst.w	r3, #4
   864b4:	d05b      	beq.n	8656e <udd_ep_clear_halt+0xd6>
		ptr_job->stall_requested = false;
   864b6:	460b      	mov	r3, r1
   864b8:	4933      	ldr	r1, [pc, #204]	; (86588 <udd_ep_clear_halt+0xf0>)
   864ba:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   864be:	7d19      	ldrb	r1, [r3, #20]
   864c0:	f36f 0182 	bfc	r1, #2, #1
   864c4:	7519      	strb	r1, [r3, #20]
		udd_disable_bank_interrupt(ep);
   864c6:	4b31      	ldr	r3, [pc, #196]	; (8658c <udd_ep_clear_halt+0xf4>)
   864c8:	eb03 1540 	add.w	r5, r3, r0, lsl #5
   864cc:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   864d0:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
		udd_disable_endpoint_interrupt(ep);
   864d4:	6919      	ldr	r1, [r3, #16]
   864d6:	f44f 7480 	mov.w	r4, #256	; 0x100
   864da:	4084      	lsls	r4, r0
   864dc:	ea21 0104 	bic.w	r1, r1, r4
   864e0:	6119      	str	r1, [r3, #16]
	if (Is_udd_endpoint_stall_requested(ep)) {
   864e2:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
   864e6:	f013 0f20 	tst.w	r3, #32
   864ea:	d024      	beq.n	86536 <udd_ep_clear_halt+0x9e>
		if (Is_udd_stall(ep)) {
   864ec:	0143      	lsls	r3, r0, #5
   864ee:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   864f2:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   864f6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   864fa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   864fe:	d00b      	beq.n	86518 <udd_ep_clear_halt+0x80>
			udd_ack_stall(ep);
   86500:	0143      	lsls	r3, r0, #5
   86502:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   86506:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   8650a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   8650e:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
			udd_reset_data_toggle(ep);
   86512:	2140      	movs	r1, #64	; 0x40
   86514:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
		udd_disable_stall_handshake(ep);
   86518:	0143      	lsls	r3, r0, #5
   8651a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8651e:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   86522:	2120      	movs	r1, #32
   86524:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
   86528:	4618      	mov	r0, r3
		udd_enable_endpoint_bank_autoswitch(ep);
   8652a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   8652e:	f043 0302 	orr.w	r3, r3, #2
   86532:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
		if (ptr_job->busy == true) {
   86536:	eb02 0342 	add.w	r3, r2, r2, lsl #1
   8653a:	4913      	ldr	r1, [pc, #76]	; (86588 <udd_ep_clear_halt+0xf0>)
   8653c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   86540:	7d1b      	ldrb	r3, [r3, #20]
   86542:	f013 0f01 	tst.w	r3, #1
   86546:	d101      	bne.n	8654c <udd_ep_clear_halt+0xb4>
	return true;
   86548:	2001      	movs	r0, #1
   8654a:	bd38      	pop	{r3, r4, r5, pc}
			ptr_job->busy = false;
   8654c:	4608      	mov	r0, r1
   8654e:	0051      	lsls	r1, r2, #1
   86550:	188b      	adds	r3, r1, r2
   86552:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
   86556:	7d1c      	ldrb	r4, [r3, #20]
   86558:	f36f 0400 	bfc	r4, #0, #1
   8655c:	751c      	strb	r4, [r3, #20]
			ptr_job->call_nohalt();
   8655e:	440a      	add	r2, r1
   86560:	f850 3032 	ldr.w	r3, [r0, r2, lsl #3]
   86564:	4798      	blx	r3
	return true;
   86566:	2001      	movs	r0, #1
   86568:	bd38      	pop	{r3, r4, r5, pc}
		return false;
   8656a:	2000      	movs	r0, #0
   8656c:	4770      	bx	lr
	if (Is_udd_endpoint_stall_requested(ep)) {
   8656e:	0143      	lsls	r3, r0, #5
   86570:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   86574:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   86578:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   8657c:	f013 0f20 	tst.w	r3, #32
   86580:	d1b4      	bne.n	864ec <udd_ep_clear_halt+0x54>
	return true;
   86582:	2001      	movs	r0, #1
}
   86584:	bd38      	pop	{r3, r4, r5, pc}
   86586:	bf00      	nop
   86588:	20001a5c 	.word	0x20001a5c
   8658c:	400a4000 	.word	0x400a4000

00086590 <udd_ep_run>:
	ep &= USB_EP_ADDR_MASK;
   86590:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   86594:	2806      	cmp	r0, #6
   86596:	d861      	bhi.n	8665c <udd_ep_run+0xcc>
{
   86598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if ((!Is_udd_endpoint_enabled(ep))
   8659a:	0144      	lsls	r4, r0, #5
   8659c:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   865a0:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
   865a4:	f8d4 410c 	ldr.w	r4, [r4, #268]	; 0x10c
   865a8:	f014 0f01 	tst.w	r4, #1
   865ac:	d058      	beq.n	86660 <udd_ep_run+0xd0>
			|| Is_udd_endpoint_stall_requested(ep)
   865ae:	0144      	lsls	r4, r0, #5
   865b0:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   865b4:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
   865b8:	f8d4 411c 	ldr.w	r4, [r4, #284]	; 0x11c
   865bc:	f014 0f20 	tst.w	r4, #32
   865c0:	d150      	bne.n	86664 <udd_ep_run+0xd4>
	ptr_job = &udd_ep_job[ep - 1];
   865c2:	1e44      	subs	r4, r0, #1
			|| ptr_job->stall_requested) {
   865c4:	eb04 0644 	add.w	r6, r4, r4, lsl #1
   865c8:	4d29      	ldr	r5, [pc, #164]	; (86670 <udd_ep_run+0xe0>)
   865ca:	eb05 05c6 	add.w	r5, r5, r6, lsl #3
   865ce:	7d2d      	ldrb	r5, [r5, #20]
   865d0:	f015 0f04 	tst.w	r5, #4
   865d4:	d148      	bne.n	86668 <udd_ep_run+0xd8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   865d6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i");
   865da:	b672      	cpsid	i
   865dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   865e0:	f04f 0e00 	mov.w	lr, #0
   865e4:	4e23      	ldr	r6, [pc, #140]	; (86674 <udd_ep_run+0xe4>)
   865e6:	f886 e000 	strb.w	lr, [r6]
	if (ptr_job->busy == true) {
   865ea:	f015 0f01 	tst.w	r5, #1
   865ee:	d008      	beq.n	86602 <udd_ep_run+0x72>
	if (cpu_irq_is_enabled_flags(flags))
   865f0:	2f00      	cmp	r7, #0
   865f2:	d13b      	bne.n	8666c <udd_ep_run+0xdc>
		cpu_irq_enable();
   865f4:	2201      	movs	r2, #1
   865f6:	7032      	strb	r2, [r6, #0]
   865f8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   865fc:	b662      	cpsie	i
		return false; // Job already on going
   865fe:	4670      	mov	r0, lr
   86600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ptr_job->busy = true;
   86602:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   86606:	4e1a      	ldr	r6, [pc, #104]	; (86670 <udd_ep_run+0xe0>)
   86608:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   8660c:	7d2e      	ldrb	r6, [r5, #20]
   8660e:	f046 0601 	orr.w	r6, r6, #1
   86612:	752e      	strb	r6, [r5, #20]
	if (cpu_irq_is_enabled_flags(flags))
   86614:	b92f      	cbnz	r7, 86622 <udd_ep_run+0x92>
		cpu_irq_enable();
   86616:	2601      	movs	r6, #1
   86618:	4d16      	ldr	r5, [pc, #88]	; (86674 <udd_ep_run+0xe4>)
   8661a:	702e      	strb	r6, [r5, #0]
   8661c:	f3bf 8f5f 	dmb	sy
   86620:	b662      	cpsie	i
	ptr_job->buf = buf;
   86622:	4f13      	ldr	r7, [pc, #76]	; (86670 <udd_ep_run+0xe0>)
   86624:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   86628:	00ed      	lsls	r5, r5, #3
   8662a:	197e      	adds	r6, r7, r5
   8662c:	6072      	str	r2, [r6, #4]
	ptr_job->buf_size = buf_size;
   8662e:	60b3      	str	r3, [r6, #8]
	ptr_job->buf_cnt = 0;
   86630:	2200      	movs	r2, #0
   86632:	60f2      	str	r2, [r6, #12]
	ptr_job->buf_load = 0;
   86634:	6132      	str	r2, [r6, #16]
	ptr_job->call_trans = callback;
   86636:	9a06      	ldr	r2, [sp, #24]
   86638:	517a      	str	r2, [r7, r5]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   8663a:	b911      	cbnz	r1, 86642 <udd_ep_run+0xb2>
   8663c:	fab3 f183 	clz	r1, r3
   86640:	0949      	lsrs	r1, r1, #5
   86642:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   86646:	4b0a      	ldr	r3, [pc, #40]	; (86670 <udd_ep_run+0xe0>)
   86648:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   8664c:	7d23      	ldrb	r3, [r4, #20]
   8664e:	f361 0341 	bfi	r3, r1, #1, #1
   86652:	7523      	strb	r3, [r4, #20]
	udd_ep_trans_done(ep);
   86654:	4b08      	ldr	r3, [pc, #32]	; (86678 <udd_ep_run+0xe8>)
   86656:	4798      	blx	r3
	return true;
   86658:	2001      	movs	r0, #1
   8665a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return false;
   8665c:	2000      	movs	r0, #0
   8665e:	4770      	bx	lr
		return false; // Endpoint is halted
   86660:	2000      	movs	r0, #0
   86662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86664:	2000      	movs	r0, #0
   86666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86668:	2000      	movs	r0, #0
   8666a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return false; // Job already on going
   8666c:	2000      	movs	r0, #0
}
   8666e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86670:	20001a5c 	.word	0x20001a5c
   86674:	200006b4 	.word	0x200006b4
   86678:	00085995 	.word	0x00085995

0008667c <udd_ep_alloc>:
{
   8667c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86680:	b083      	sub	sp, #12
	ep = ep & USB_EP_ADDR_MASK;
   86682:	f000 060f 	and.w	r6, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
   86686:	2e06      	cmp	r6, #6
   86688:	f200 80ff 	bhi.w	8688a <udd_ep_alloc+0x20e>
	if (Is_udd_endpoint_enabled(ep)) {
   8668c:	0173      	lsls	r3, r6, #5
   8668e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   86692:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   86696:	f8d3 710c 	ldr.w	r7, [r3, #268]	; 0x10c
   8669a:	f017 0701 	ands.w	r7, r7, #1
   8669e:	f040 80fa 	bne.w	86896 <udd_ep_alloc+0x21a>
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   866a2:	f001 0403 	and.w	r4, r1, #3
   866a6:	2c02      	cmp	r4, #2
   866a8:	f000 80fb 	beq.w	868a2 <udd_ep_alloc+0x226>
   866ac:	2c03      	cmp	r4, #3
   866ae:	d014      	beq.n	866da <udd_ep_alloc+0x5e>
   866b0:	2c01      	cmp	r4, #1
   866b2:	d002      	beq.n	866ba <udd_ep_alloc+0x3e>
		return false;
   866b4:	f04f 0e00 	mov.w	lr, #0
   866b8:	e0e9      	b.n	8688e <udd_ep_alloc+0x212>
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   866ba:	b15e      	cbz	r6, 866d4 <udd_ep_alloc+0x58>
   866bc:	f1a6 0e03 	sub.w	lr, r6, #3
   866c0:	fa5f fe8e 	uxtb.w	lr, lr
   866c4:	f1be 0f01 	cmp.w	lr, #1
   866c8:	bf94      	ite	ls
   866ca:	f04f 0e00 	movls.w	lr, #0
   866ce:	f04f 0e01 	movhi.w	lr, #1
   866d2:	e0e8      	b.n	868a6 <udd_ep_alloc+0x22a>
   866d4:	f04f 0e00 	mov.w	lr, #0
		break;
   866d8:	e0e5      	b.n	868a6 <udd_ep_alloc+0x22a>
	bool b_iso_hbw = false;
   866da:	f04f 0e00 	mov.w	lr, #0
		bank = UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   866de:	f04f 0801 	mov.w	r8, #1
   866e2:	e0e2      	b.n	868aa <udd_ep_alloc+0x22e>
			nb_tran = 2;
   866e4:	f04f 0c02 	mov.w	ip, #2
   866e8:	e0f0      	b.n	868cc <udd_ep_alloc+0x250>
	} else if (MaxEndpointSize & (0x3u << 11)) {
   866ea:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
   866ee:	f040 80ce 	bne.w	8688e <udd_ep_alloc+0x212>
	uint8_t nb_bank, bank, nb_tran = 0, i;
   866f2:	f04f 0c00 	mov.w	ip, #0
   866f6:	e0ec      	b.n	868d2 <udd_ep_alloc+0x256>
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   866f8:	f240 72ff 	movw	r2, #2047	; 0x7ff
   866fc:	fab2 f282 	clz	r2, r2
   86700:	ea41 1388 	orr.w	r3, r1, r8, lsl #6
   86704:	4303      	orrs	r3, r0
   86706:	f1c2 021c 	rsb	r2, r2, #28
   8670a:	4313      	orrs	r3, r2
   8670c:	f1be 0f00 	cmp.w	lr, #0
   86710:	d001      	beq.n	86716 <udd_ep_alloc+0x9a>
   86712:	ea4f 270c 	mov.w	r7, ip, lsl #8
   86716:	433b      	orrs	r3, r7
   86718:	f3c3 0309 	ubfx	r3, r3, #0, #10
   8671c:	432b      	orrs	r3, r5
   8671e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	if (!Is_udd_endpoint_mapped(ep)) {
   86722:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   86726:	2b00      	cmp	r3, #0
   86728:	db04      	blt.n	86734 <udd_ep_alloc+0xb8>
		return false;
   8672a:	f04f 0e00 	mov.w	lr, #0
   8672e:	e0ae      	b.n	8688e <udd_ep_alloc+0x212>
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   86730:	220f      	movs	r2, #15
   86732:	e7e3      	b.n	866fc <udd_ep_alloc+0x80>
	udd_enable_endpoint(ep);
   86734:	2301      	movs	r3, #1
   86736:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
   8673a:	2306      	movs	r3, #6
   8673c:	2700      	movs	r7, #0
		if (Is_udd_endpoint_enabled(i)) {
   8673e:	4875      	ldr	r0, [pc, #468]	; (86914 <udd_ep_alloc+0x298>)
			udd_disable_endpoint(i);
   86740:	2401      	movs	r4, #1
   86742:	e003      	b.n	8674c <udd_ep_alloc+0xd0>
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   86744:	3b01      	subs	r3, #1
   86746:	b2db      	uxtb	r3, r3
   86748:	429e      	cmp	r6, r3
   8674a:	d81e      	bhi.n	8678a <udd_ep_alloc+0x10e>
		if (Is_udd_endpoint_enabled(i)) {
   8674c:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   86750:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   86754:	f012 0f01 	tst.w	r2, #1
   86758:	d0f4      	beq.n	86744 <udd_ep_alloc+0xc8>
   8675a:	015a      	lsls	r2, r3, #5
   8675c:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   86760:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
			bank = udd_get_endpoint_bank(i);
   86764:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
			ep_allocated |=  bank << (i * 2);
   86768:	f3c1 1181 	ubfx	r1, r1, #6, #2
   8676c:	005d      	lsls	r5, r3, #1
   8676e:	40a9      	lsls	r1, r5
   86770:	430f      	orrs	r7, r1
   86772:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   86774:	eb00 1143 	add.w	r1, r0, r3, lsl #5
   86778:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
			udd_configure_endpoint_bank(i, 0);
   8677c:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   86780:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
   86784:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
   86788:	e7dc      	b.n	86744 <udd_ep_alloc+0xc8>
   8678a:	0075      	lsls	r5, r6, #1
   8678c:	4634      	mov	r4, r6
   8678e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
   86792:	4b61      	ldr	r3, [pc, #388]	; (86918 <udd_ep_alloc+0x29c>)
   86794:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
		bool b_restart = ptr_job->busy;
   86798:	4698      	mov	r8, r3
		udd_enable_endpoint(i);
   8679a:	f04f 0901 	mov.w	r9, #1
			b_restart = udd_ep_run(i,
   8679e:	f8df a17c 	ldr.w	sl, [pc, #380]	; 8691c <udd_ep_alloc+0x2a0>
   867a2:	e022      	b.n	867ea <udd_ep_alloc+0x16e>
			if (NULL == ptr_job->call_trans) {
   867a4:	eb01 0341 	add.w	r3, r1, r1, lsl #1
   867a8:	4a5b      	ldr	r2, [pc, #364]	; (86918 <udd_ep_alloc+0x29c>)
   867aa:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   867ae:	2c00      	cmp	r4, #0
   867b0:	d074      	beq.n	8689c <udd_ep_alloc+0x220>
			if (Is_udd_endpoint_in(i)) {
   867b2:	f10e 0308 	add.w	r3, lr, #8
   867b6:	015b      	lsls	r3, r3, #5
   867b8:	4a56      	ldr	r2, [pc, #344]	; (86914 <udd_ep_alloc+0x298>)
   867ba:	58d3      	ldr	r3, [r2, r3]
   867bc:	f013 0f08 	tst.w	r3, #8
				i |= USB_EP_DIR_IN;
   867c0:	bf18      	it	ne
   867c2:	f040 0080 	orrne.w	r0, r0, #128	; 0x80
			ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   867c6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   867ca:	4b53      	ldr	r3, [pc, #332]	; (86918 <udd_ep_alloc+0x29c>)
   867cc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   867d0:	4602      	mov	r2, r0
   867d2:	68c9      	ldr	r1, [r1, #12]
   867d4:	2001      	movs	r0, #1
   867d6:	47a0      	blx	r4
			return false;
   867d8:	f04f 0e00 	mov.w	lr, #0
   867dc:	e057      	b.n	8688e <udd_ep_alloc+0x212>
   867de:	3502      	adds	r5, #2
   867e0:	3401      	adds	r4, #1
   867e2:	3618      	adds	r6, #24
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   867e4:	b2e3      	uxtb	r3, r4
   867e6:	2b06      	cmp	r3, #6
   867e8:	d84c      	bhi.n	86884 <udd_ep_alloc+0x208>
   867ea:	b2e0      	uxtb	r0, r4
		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   867ec:	46a6      	mov	lr, r4
		bank = (ep_allocated >> (i * 2)) & 0x03;
   867ee:	fa47 f205 	asr.w	r2, r7, r5
		if (bank == 0) {
   867f2:	f012 0203 	ands.w	r2, r2, #3
   867f6:	d0f2      	beq.n	867de <udd_ep_alloc+0x162>
   867f8:	1e61      	subs	r1, r4, #1
		bool b_restart = ptr_job->busy;
   867fa:	eb01 0341 	add.w	r3, r1, r1, lsl #1
   867fe:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
   86802:	f893 b014 	ldrb.w	fp, [r3, #20]
   86806:	f00b 0c01 	and.w	ip, fp, #1
		ptr_job->busy = false;
   8680a:	f36f 0b00 	bfc	fp, #0, #1
   8680e:	f883 b014 	strb.w	fp, [r3, #20]
   86812:	0163      	lsls	r3, r4, #5
   86814:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   86818:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
		udd_configure_endpoint_bank(i, bank);
   8681c:	f8d3 b100 	ldr.w	fp, [r3, #256]	; 0x100
   86820:	f02b 0bc0 	bic.w	fp, fp, #192	; 0xc0
   86824:	ea4b 1282 	orr.w	r2, fp, r2, lsl #6
   86828:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		udd_enable_endpoint(i);
   8682c:	f8c3 9104 	str.w	r9, [r3, #260]	; 0x104
		if (!Is_udd_endpoint_mapped(i)) {
   86830:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   86834:	2a00      	cmp	r2, #0
   86836:	dab5      	bge.n	867a4 <udd_ep_alloc+0x128>
		udd_enable_endpoint_bank_autoswitch(i);
   86838:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   8683c:	f042 0202 	orr.w	r2, r2, #2
   86840:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		if (b_restart) {
   86844:	f1bc 0f00 	cmp.w	ip, #0
   86848:	d0c9      	beq.n	867de <udd_ep_alloc+0x162>
			ptr_job->buf_cnt -= ptr_job->buf_load;
   8684a:	f856 3c0c 	ldr.w	r3, [r6, #-12]
   8684e:	f856 2c08 	ldr.w	r2, [r6, #-8]
   86852:	1a9a      	subs	r2, r3, r2
   86854:	f846 2c0c 	str.w	r2, [r6, #-12]
			b_restart = udd_ep_run(i,
   86858:	f856 3c10 	ldr.w	r3, [r6, #-16]
					ptr_job->b_shortpacket,
   8685c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   86860:	eb08 01c1 	add.w	r1, r8, r1, lsl #3
   86864:	f891 e014 	ldrb.w	lr, [r1, #20]
			b_restart = udd_ep_run(i,
   86868:	f856 1c18 	ldr.w	r1, [r6, #-24]
   8686c:	9100      	str	r1, [sp, #0]
   8686e:	1a9b      	subs	r3, r3, r2
   86870:	f856 1c14 	ldr.w	r1, [r6, #-20]
   86874:	440a      	add	r2, r1
   86876:	f3ce 0140 	ubfx	r1, lr, #1, #1
   8687a:	47d0      	blx	sl
			if (!b_restart) {
   8687c:	4686      	mov	lr, r0
   8687e:	2800      	cmp	r0, #0
   86880:	d1ad      	bne.n	867de <udd_ep_alloc+0x162>
   86882:	e004      	b.n	8688e <udd_ep_alloc+0x212>
	return true;
   86884:	f04f 0e01 	mov.w	lr, #1
   86888:	e001      	b.n	8688e <udd_ep_alloc+0x212>
		return false;
   8688a:	f04f 0e00 	mov.w	lr, #0
}
   8688e:	4670      	mov	r0, lr
   86890:	b003      	add	sp, #12
   86892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return false;
   86896:	f04f 0e00 	mov.w	lr, #0
   8689a:	e7f8      	b.n	8688e <udd_ep_alloc+0x212>
				return false;
   8689c:	f04f 0e00 	mov.w	lr, #0
   868a0:	e7f5      	b.n	8688e <udd_ep_alloc+0x212>
	bool b_iso_hbw = false;
   868a2:	f04f 0e00 	mov.w	lr, #0
		bank = UDPHS_EPTCFG_BK_NUMBER_2 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   868a6:	f04f 0802 	mov.w	r8, #2
	if (b_iso_hbw) {
   868aa:	f1be 0f00 	cmp.w	lr, #0
   868ae:	f43f af1c 	beq.w	866ea <udd_ep_alloc+0x6e>
		switch(MaxEndpointSize & (0x3u << 11)) {
   868b2:	f402 53c0 	and.w	r3, r2, #6144	; 0x1800
   868b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   868ba:	f43f af13 	beq.w	866e4 <udd_ep_alloc+0x68>
			nb_tran = 1;
   868be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   868c2:	bf0c      	ite	eq
   868c4:	f04f 0c03 	moveq.w	ip, #3
   868c8:	f04f 0c01 	movne.w	ip, #1
		MaxEndpointSize &= ~(0x3u << 11);
   868cc:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
   868d0:	b292      	uxth	r2, r2
   868d2:	0174      	lsls	r4, r6, #5
   868d4:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   868d8:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   868dc:	f8d4 5100 	ldr.w	r5, [r4, #256]	; 0x100
   868e0:	f425 757f 	bic.w	r5, r5, #1020	; 0x3fc
   868e4:	f025 0503 	bic.w	r5, r5, #3
   868e8:	0109      	lsls	r1, r1, #4
   868ea:	f001 0130 	and.w	r1, r1, #48	; 0x30
   868ee:	b240      	sxtb	r0, r0
   868f0:	2800      	cmp	r0, #0
   868f2:	bfac      	ite	ge
   868f4:	4638      	movge	r0, r7
   868f6:	2008      	movlt	r0, #8
   868f8:	f5a2 6380 	sub.w	r3, r2, #1024	; 0x400
   868fc:	b29b      	uxth	r3, r3
   868fe:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
   86902:	f4ff aef9 	bcc.w	866f8 <udd_ep_alloc+0x7c>
   86906:	2a08      	cmp	r2, #8
   86908:	f67f af12 	bls.w	86730 <udd_ep_alloc+0xb4>
   8690c:	0052      	lsls	r2, r2, #1
   8690e:	3a01      	subs	r2, #1
   86910:	e6f4      	b.n	866fc <udd_ep_alloc+0x80>
   86912:	bf00      	nop
   86914:	400a4000 	.word	0x400a4000
   86918:	20001a5c 	.word	0x20001a5c
   8691c:	00086591 	.word	0x00086591

00086920 <udd_ep_abort>:
{
   86920:	b510      	push	{r4, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   86922:	f000 020f 	and.w	r2, r0, #15
	udd_endpoint_dma_set_control(ep_index, 0);
   86926:	4b13      	ldr	r3, [pc, #76]	; (86974 <udd_ep_abort+0x54>)
   86928:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   8692c:	2100      	movs	r1, #0
   8692e:	6099      	str	r1, [r3, #8]
	if (ep & USB_EP_DIR_IN) {
   86930:	f010 0f80 	tst.w	r0, #128	; 0x80
   86934:	d116      	bne.n	86964 <udd_ep_abort+0x44>
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   86936:	1e50      	subs	r0, r2, #1
   86938:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   8693c:	2101      	movs	r1, #1
   8693e:	4b0e      	ldr	r3, [pc, #56]	; (86978 <udd_ep_abort+0x58>)
   86940:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   86944:	4b0d      	ldr	r3, [pc, #52]	; (8697c <udd_ep_abort+0x5c>)
   86946:	4798      	blx	r3
   86948:	bd10      	pop	{r4, pc}
			udd_kill_last_in_bank(ep_index);
   8694a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114
			while(Is_udd_kill_last(ep_index));
   8694e:	f8d1 311c 	ldr.w	r3, [r1, #284]	; 0x11c
   86952:	f413 7f00 	tst.w	r3, #512	; 0x200
   86956:	d1fa      	bne.n	8694e <udd_ep_abort+0x2e>
		for(;udd_nb_busy_bank(ep_index);) {
   86958:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
   8695c:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
   86960:	d1f3      	bne.n	8694a <udd_ep_abort+0x2a>
   86962:	e7e8      	b.n	86936 <udd_ep_abort+0x16>
   86964:	4906      	ldr	r1, [pc, #24]	; (86980 <udd_ep_abort+0x60>)
   86966:	eb01 1042 	add.w	r0, r1, r2, lsl #5
			udd_kill_last_in_bank(ep_index);
   8696a:	f44f 7400 	mov.w	r4, #512	; 0x200
			while(Is_udd_kill_last(ep_index));
   8696e:	4601      	mov	r1, r0
   86970:	e7f2      	b.n	86958 <udd_ep_abort+0x38>
   86972:	bf00      	nop
   86974:	400a4300 	.word	0x400a4300
   86978:	20001a5c 	.word	0x20001a5c
   8697c:	0008595d 	.word	0x0008595d
   86980:	400a4000 	.word	0x400a4000

00086984 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   86984:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   86986:	010b      	lsls	r3, r1, #4
   86988:	4293      	cmp	r3, r2
   8698a:	d914      	bls.n	869b6 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   8698c:	00c9      	lsls	r1, r1, #3
   8698e:	084b      	lsrs	r3, r1, #1
   86990:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
   86994:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
   86998:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8699a:	1e5c      	subs	r4, r3, #1
   8699c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   869a0:	428c      	cmp	r4, r1
   869a2:	d901      	bls.n	869a8 <usart_set_async_baudrate+0x24>
		return 1;
   869a4:	2001      	movs	r0, #1
   869a6:	e017      	b.n	869d8 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   869a8:	6841      	ldr	r1, [r0, #4]
   869aa:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   869ae:	6041      	str	r1, [r0, #4]
   869b0:	e00c      	b.n	869cc <usart_set_async_baudrate+0x48>
		return 1;
   869b2:	2001      	movs	r0, #1
   869b4:	e010      	b.n	869d8 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   869b6:	0859      	lsrs	r1, r3, #1
   869b8:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   869bc:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
   869c0:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   869c2:	1e5c      	subs	r4, r3, #1
   869c4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   869c8:	428c      	cmp	r4, r1
   869ca:	d8f2      	bhi.n	869b2 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   869cc:	0412      	lsls	r2, r2, #16
   869ce:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
   869d2:	431a      	orrs	r2, r3
   869d4:	6202      	str	r2, [r0, #32]

	return 0;
   869d6:	2000      	movs	r0, #0
}
   869d8:	bc10      	pop	{r4}
   869da:	4770      	bx	lr

000869dc <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   869dc:	4b0a      	ldr	r3, [pc, #40]	; (86a08 <usart_reset+0x2c>)
   869de:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
   869e2:	2300      	movs	r3, #0
   869e4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   869e6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   869e8:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   869ea:	2388      	movs	r3, #136	; 0x88
   869ec:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   869ee:	2324      	movs	r3, #36	; 0x24
   869f0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
   869f2:	f44f 7380 	mov.w	r3, #256	; 0x100
   869f6:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
   869f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   869fc:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_DTRDIS;
   869fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
   86a02:	6003      	str	r3, [r0, #0]
   86a04:	4770      	bx	lr
   86a06:	bf00      	nop
   86a08:	55534100 	.word	0x55534100

00086a0c <usart_init_rs232>:
{
   86a0c:	b570      	push	{r4, r5, r6, lr}
   86a0e:	4605      	mov	r5, r0
   86a10:	460c      	mov	r4, r1
   86a12:	4616      	mov	r6, r2
	usart_reset(p_usart);
   86a14:	4b0f      	ldr	r3, [pc, #60]	; (86a54 <usart_init_rs232+0x48>)
   86a16:	4798      	blx	r3
	ul_reg_val = 0;
   86a18:	2200      	movs	r2, #0
   86a1a:	4b0f      	ldr	r3, [pc, #60]	; (86a58 <usart_init_rs232+0x4c>)
   86a1c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   86a1e:	b1a4      	cbz	r4, 86a4a <usart_init_rs232+0x3e>
   86a20:	4632      	mov	r2, r6
   86a22:	6821      	ldr	r1, [r4, #0]
   86a24:	4628      	mov	r0, r5
   86a26:	4b0d      	ldr	r3, [pc, #52]	; (86a5c <usart_init_rs232+0x50>)
   86a28:	4798      	blx	r3
   86a2a:	4602      	mov	r2, r0
   86a2c:	b978      	cbnz	r0, 86a4e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   86a2e:	6863      	ldr	r3, [r4, #4]
   86a30:	68a1      	ldr	r1, [r4, #8]
   86a32:	430b      	orrs	r3, r1
   86a34:	6921      	ldr	r1, [r4, #16]
   86a36:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   86a38:	68e1      	ldr	r1, [r4, #12]
   86a3a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   86a3c:	4906      	ldr	r1, [pc, #24]	; (86a58 <usart_init_rs232+0x4c>)
   86a3e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
   86a40:	6869      	ldr	r1, [r5, #4]
   86a42:	430b      	orrs	r3, r1
   86a44:	606b      	str	r3, [r5, #4]
}
   86a46:	4610      	mov	r0, r2
   86a48:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
   86a4a:	2201      	movs	r2, #1
   86a4c:	e7fb      	b.n	86a46 <usart_init_rs232+0x3a>
   86a4e:	2201      	movs	r2, #1
   86a50:	e7f9      	b.n	86a46 <usart_init_rs232+0x3a>
   86a52:	bf00      	nop
   86a54:	000869dd 	.word	0x000869dd
   86a58:	20001aec 	.word	0x20001aec
   86a5c:	00086985 	.word	0x00086985

00086a60 <usart_init_sync_master>:
{
   86a60:	b570      	push	{r4, r5, r6, lr}
   86a62:	4604      	mov	r4, r0
   86a64:	460e      	mov	r6, r1
   86a66:	4615      	mov	r5, r2
	usart_reset(p_usart);
   86a68:	4b15      	ldr	r3, [pc, #84]	; (86ac0 <usart_init_sync_master+0x60>)
   86a6a:	4798      	blx	r3
	ul_reg_val = 0;
   86a6c:	2200      	movs	r2, #0
   86a6e:	4b15      	ldr	r3, [pc, #84]	; (86ac4 <usart_init_sync_master+0x64>)
   86a70:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_sync_master_baudrate(p_usart,
   86a72:	b306      	cbz	r6, 86ab6 <usart_init_sync_master+0x56>
   86a74:	6833      	ldr	r3, [r6, #0]
	cd = (ul_mck + baudrate / 2) / baudrate;
   86a76:	eb05 0253 	add.w	r2, r5, r3, lsr #1
   86a7a:	fbb2 f2f3 	udiv	r2, r2, r3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   86a7e:	1e51      	subs	r1, r2, #1
   86a80:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   86a84:	4299      	cmp	r1, r3
   86a86:	d818      	bhi.n	86aba <usart_init_sync_master+0x5a>
	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   86a88:	6222      	str	r2, [r4, #32]
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USCLKS_Msk) |
   86a8a:	6863      	ldr	r3, [r4, #4]
			US_MR_USCLKS_MCK | US_MR_SYNC;
   86a8c:	f423 7398 	bic.w	r3, r3, #304	; 0x130
   86a90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USCLKS_Msk) |
   86a94:	6063      	str	r3, [r4, #4]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   86a96:	6873      	ldr	r3, [r6, #4]
   86a98:	68b2      	ldr	r2, [r6, #8]
   86a9a:	4313      	orrs	r3, r2
	ul_reg_val |= US_MR_USART_MODE_NORMAL | US_MR_CLKO;
   86a9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   86aa0:	6932      	ldr	r2, [r6, #16]
   86aa2:	4313      	orrs	r3, r2
   86aa4:	68f2      	ldr	r2, [r6, #12]
   86aa6:	4313      	orrs	r3, r2
   86aa8:	4a06      	ldr	r2, [pc, #24]	; (86ac4 <usart_init_sync_master+0x64>)
   86aaa:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86aac:	6862      	ldr	r2, [r4, #4]
   86aae:	4313      	orrs	r3, r2
   86ab0:	6063      	str	r3, [r4, #4]
	return 0;
   86ab2:	2000      	movs	r0, #0
   86ab4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
   86ab6:	2001      	movs	r0, #1
   86ab8:	bd70      	pop	{r4, r5, r6, pc}
   86aba:	2001      	movs	r0, #1
}
   86abc:	bd70      	pop	{r4, r5, r6, pc}
   86abe:	bf00      	nop
   86ac0:	000869dd 	.word	0x000869dd
   86ac4:	20001af0 	.word	0x20001af0

00086ac8 <usart_init_iso7816>:
{
   86ac8:	b570      	push	{r4, r5, r6, lr}
   86aca:	4606      	mov	r6, r0
   86acc:	460c      	mov	r4, r1
   86ace:	4615      	mov	r5, r2
	usart_reset(p_usart);
   86ad0:	4b30      	ldr	r3, [pc, #192]	; (86b94 <usart_init_iso7816+0xcc>)
   86ad2:	4798      	blx	r3
	ul_reg_val = 0;
   86ad4:	2200      	movs	r2, #0
   86ad6:	4b30      	ldr	r3, [pc, #192]	; (86b98 <usart_init_iso7816+0xd0>)
   86ad8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || ((p_usart_opt->parity_type != US_MR_PAR_EVEN) &&
   86ada:	2c00      	cmp	r4, #0
   86adc:	d04f      	beq.n	86b7e <usart_init_iso7816+0xb6>
   86ade:	68a3      	ldr	r3, [r4, #8]
   86ae0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
   86ae4:	d14d      	bne.n	86b82 <usart_init_iso7816+0xba>
	if (p_usart_opt->protocol_type == ISO7816_T_0) {
   86ae6:	69e3      	ldr	r3, [r4, #28]
   86ae8:	2b00      	cmp	r3, #0
   86aea:	d13c      	bne.n	86b66 <usart_init_iso7816+0x9e>
				(p_usart_opt->max_iterations << US_MR_MAX_ITERATION_Pos);
   86aec:	6963      	ldr	r3, [r4, #20]
   86aee:	061b      	lsls	r3, r3, #24
		ul_reg_val |= US_MR_USART_MODE_IS07816_T_0 | US_MR_NBSTOP_2_BIT |
   86af0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
   86af4:	f042 0204 	orr.w	r2, r2, #4
   86af8:	4927      	ldr	r1, [pc, #156]	; (86b98 <usart_init_iso7816+0xd0>)
   86afa:	600a      	str	r2, [r1, #0]
		if (p_usart_opt->bit_order) {
   86afc:	69a2      	ldr	r2, [r4, #24]
   86afe:	b122      	cbz	r2, 86b0a <usart_init_iso7816+0x42>
			ul_reg_val |= US_MR_MSBF;
   86b00:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   86b04:	f043 0304 	orr.w	r3, r3, #4
   86b08:	600b      	str	r3, [r1, #0]
	if (usart_set_iso7816_clock(p_usart, p_usart_opt->iso7816_hz, ul_mck)) {
   86b0a:	6823      	ldr	r3, [r4, #0]
	cd = (ul_mck + clock / 2) / clock;
   86b0c:	eb05 0553 	add.w	r5, r5, r3, lsr #1
   86b10:	fbb5 f5f3 	udiv	r5, r5, r3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   86b14:	1e6a      	subs	r2, r5, #1
   86b16:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   86b1a:	429a      	cmp	r2, r3
   86b1c:	d837      	bhi.n	86b8e <usart_init_iso7816+0xc6>
	p_usart->US_MR = (p_usart->US_MR & ~(US_MR_USCLKS_Msk | US_MR_SYNC |
   86b1e:	6873      	ldr	r3, [r6, #4]
			US_MR_OVER)) | US_MR_USCLKS_MCK | US_MR_CLKO;
   86b20:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
   86b24:	f423 7398 	bic.w	r3, r3, #304	; 0x130
   86b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
	p_usart->US_MR = (p_usart->US_MR & ~(US_MR_USCLKS_Msk | US_MR_SYNC |
   86b2c:	6073      	str	r3, [r6, #4]
	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   86b2e:	6235      	str	r5, [r6, #32]
	p_usart->US_FIDI = p_usart_opt->fidi_ratio;
   86b30:	6863      	ldr	r3, [r4, #4]
   86b32:	6433      	str	r3, [r6, #64]	; 0x40
	ul_reg_val |= p_usart_opt->parity_type;
   86b34:	4a18      	ldr	r2, [pc, #96]	; (86b98 <usart_init_iso7816+0xd0>)
   86b36:	68a3      	ldr	r3, [r4, #8]
   86b38:	6811      	ldr	r1, [r2, #0]
   86b3a:	430b      	orrs	r3, r1
   86b3c:	6013      	str	r3, [r2, #0]
	if (p_usart_opt->inhibit_nack) {
   86b3e:	68e2      	ldr	r2, [r4, #12]
   86b40:	b11a      	cbz	r2, 86b4a <usart_init_iso7816+0x82>
		ul_reg_val |= US_MR_INACK;
   86b42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   86b46:	4a14      	ldr	r2, [pc, #80]	; (86b98 <usart_init_iso7816+0xd0>)
   86b48:	6013      	str	r3, [r2, #0]
	if (p_usart_opt->dis_suc_nack) {
   86b4a:	6923      	ldr	r3, [r4, #16]
   86b4c:	b123      	cbz	r3, 86b58 <usart_init_iso7816+0x90>
		ul_reg_val |= US_MR_DSNACK;
   86b4e:	4a12      	ldr	r2, [pc, #72]	; (86b98 <usart_init_iso7816+0xd0>)
   86b50:	6813      	ldr	r3, [r2, #0]
   86b52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
   86b56:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86b58:	6873      	ldr	r3, [r6, #4]
   86b5a:	4a0f      	ldr	r2, [pc, #60]	; (86b98 <usart_init_iso7816+0xd0>)
   86b5c:	6812      	ldr	r2, [r2, #0]
   86b5e:	4313      	orrs	r3, r2
   86b60:	6073      	str	r3, [r6, #4]
	return 0;
   86b62:	2000      	movs	r0, #0
   86b64:	bd70      	pop	{r4, r5, r6, pc}
	} else if (p_usart_opt->protocol_type == ISO7816_T_1) {
   86b66:	2b01      	cmp	r3, #1
   86b68:	d001      	beq.n	86b6e <usart_init_iso7816+0xa6>
		return 1;
   86b6a:	2001      	movs	r0, #1
   86b6c:	bd70      	pop	{r4, r5, r6, pc}
		if (p_usart_opt->bit_order || p_usart_opt->max_iterations) {
   86b6e:	69a3      	ldr	r3, [r4, #24]
   86b70:	b94b      	cbnz	r3, 86b86 <usart_init_iso7816+0xbe>
   86b72:	6963      	ldr	r3, [r4, #20]
   86b74:	b94b      	cbnz	r3, 86b8a <usart_init_iso7816+0xc2>
		ul_reg_val |= US_MR_USART_MODE_IS07816_T_1 | US_MR_NBSTOP_1_BIT;
   86b76:	2206      	movs	r2, #6
   86b78:	4b07      	ldr	r3, [pc, #28]	; (86b98 <usart_init_iso7816+0xd0>)
   86b7a:	601a      	str	r2, [r3, #0]
   86b7c:	e7c5      	b.n	86b0a <usart_init_iso7816+0x42>
		return 1;
   86b7e:	2001      	movs	r0, #1
   86b80:	bd70      	pop	{r4, r5, r6, pc}
   86b82:	2001      	movs	r0, #1
   86b84:	bd70      	pop	{r4, r5, r6, pc}
			return 1;
   86b86:	2001      	movs	r0, #1
   86b88:	bd70      	pop	{r4, r5, r6, pc}
   86b8a:	2001      	movs	r0, #1
   86b8c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
   86b8e:	2001      	movs	r0, #1
}
   86b90:	bd70      	pop	{r4, r5, r6, pc}
   86b92:	bf00      	nop
   86b94:	000869dd 	.word	0x000869dd
   86b98:	20001af4 	.word	0x20001af4

00086b9c <usart_init_spi_master>:
{
   86b9c:	b570      	push	{r4, r5, r6, lr}
   86b9e:	4606      	mov	r6, r0
   86ba0:	460c      	mov	r4, r1
   86ba2:	4615      	mov	r5, r2
	usart_reset(p_usart);
   86ba4:	4b2a      	ldr	r3, [pc, #168]	; (86c50 <usart_init_spi_master+0xb4>)
   86ba6:	4798      	blx	r3
	ul_reg_val = 0;
   86ba8:	2200      	movs	r2, #0
   86baa:	4b2a      	ldr	r3, [pc, #168]	; (86c54 <usart_init_spi_master+0xb8>)
   86bac:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   86bae:	2c00      	cmp	r4, #0
   86bb0:	d049      	beq.n	86c46 <usart_init_spi_master+0xaa>
   86bb2:	68a3      	ldr	r3, [r4, #8]
   86bb4:	2b03      	cmp	r3, #3
   86bb6:	d901      	bls.n	86bbc <usart_init_spi_master+0x20>
		return 1;
   86bb8:	2001      	movs	r0, #1
   86bba:	bd70      	pop	{r4, r5, r6, pc}
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   86bbc:	6823      	ldr	r3, [r4, #0]
	cd = (ul_mck + baudrate / 2) / baudrate;
   86bbe:	eb05 0553 	add.w	r5, r5, r3, lsr #1
   86bc2:	fbb5 f5f3 	udiv	r5, r5, r3
	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   86bc6:	1f2a      	subs	r2, r5, #4
   86bc8:	f64f 73fb 	movw	r3, #65531	; 0xfffb
   86bcc:	429a      	cmp	r2, r3
   86bce:	d83c      	bhi.n	86c4a <usart_init_spi_master+0xae>
	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   86bd0:	6235      	str	r5, [r6, #32]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   86bd2:	6863      	ldr	r3, [r4, #4]
   86bd4:	68e2      	ldr	r2, [r4, #12]
   86bd6:	4313      	orrs	r3, r2
   86bd8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
   86bdc:	f042 020e 	orr.w	r2, r2, #14
   86be0:	491c      	ldr	r1, [pc, #112]	; (86c54 <usart_init_spi_master+0xb8>)
   86be2:	600a      	str	r2, [r1, #0]
	switch (p_usart_opt->spi_mode) {
   86be4:	68a2      	ldr	r2, [r4, #8]
   86be6:	2a03      	cmp	r2, #3
   86be8:	d80b      	bhi.n	86c02 <usart_init_spi_master+0x66>
   86bea:	e8df f002 	tbb	[pc, r2]
   86bee:	1102      	.short	0x1102
   86bf0:	231c      	.short	0x231c
		ul_reg_val &= ~US_MR_CPOL;
   86bf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86bf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   86bfa:	f443 7387 	orr.w	r3, r3, #270	; 0x10e
   86bfe:	4a15      	ldr	r2, [pc, #84]	; (86c54 <usart_init_spi_master+0xb8>)
   86c00:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86c02:	6873      	ldr	r3, [r6, #4]
   86c04:	4a13      	ldr	r2, [pc, #76]	; (86c54 <usart_init_spi_master+0xb8>)
   86c06:	6812      	ldr	r2, [r2, #0]
   86c08:	4313      	orrs	r3, r2
   86c0a:	6073      	str	r3, [r6, #4]
	return 0;
   86c0c:	2000      	movs	r0, #0
   86c0e:	bd70      	pop	{r4, r5, r6, pc}
		ul_reg_val &= ~US_MR_CPOL;
   86c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86c14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   86c1c:	f043 030e 	orr.w	r3, r3, #14
   86c20:	4a0c      	ldr	r2, [pc, #48]	; (86c54 <usart_init_spi_master+0xb8>)
   86c22:	6013      	str	r3, [r2, #0]
		break;
   86c24:	e7ed      	b.n	86c02 <usart_init_spi_master+0x66>
		ul_reg_val |= US_MR_CPOL;
   86c26:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
   86c2a:	f443 7387 	orr.w	r3, r3, #270	; 0x10e
   86c2e:	4a09      	ldr	r2, [pc, #36]	; (86c54 <usart_init_spi_master+0xb8>)
   86c30:	6013      	str	r3, [r2, #0]
		break;
   86c32:	e7e6      	b.n	86c02 <usart_init_spi_master+0x66>
		ul_reg_val |= US_MR_CPOL;
   86c34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86c38:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
   86c3c:	f043 030e 	orr.w	r3, r3, #14
   86c40:	4a04      	ldr	r2, [pc, #16]	; (86c54 <usart_init_spi_master+0xb8>)
   86c42:	6013      	str	r3, [r2, #0]
		break;
   86c44:	e7dd      	b.n	86c02 <usart_init_spi_master+0x66>
		return 1;
   86c46:	2001      	movs	r0, #1
   86c48:	bd70      	pop	{r4, r5, r6, pc}
   86c4a:	2001      	movs	r0, #1
}
   86c4c:	bd70      	pop	{r4, r5, r6, pc}
   86c4e:	bf00      	nop
   86c50:	000869dd 	.word	0x000869dd
   86c54:	20001af8 	.word	0x20001af8

00086c58 <usart_init_spi_slave>:
{
   86c58:	b538      	push	{r3, r4, r5, lr}
   86c5a:	4604      	mov	r4, r0
   86c5c:	460d      	mov	r5, r1
	usart_reset(p_usart);
   86c5e:	4b25      	ldr	r3, [pc, #148]	; (86cf4 <usart_init_spi_slave+0x9c>)
   86c60:	4798      	blx	r3
	ul_reg_val = 0;
   86c62:	2200      	movs	r2, #0
   86c64:	4b24      	ldr	r3, [pc, #144]	; (86cf8 <usart_init_spi_slave+0xa0>)
   86c66:	601a      	str	r2, [r3, #0]
	p_usart->US_MR &= ~US_MR_USCLKS_Msk;
   86c68:	6863      	ldr	r3, [r4, #4]
   86c6a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
   86c6e:	6063      	str	r3, [r4, #4]
	p_usart->US_MR |= US_MR_USCLKS_SCK;
   86c70:	6863      	ldr	r3, [r4, #4]
   86c72:	f043 0330 	orr.w	r3, r3, #48	; 0x30
   86c76:	6063      	str	r3, [r4, #4]
	if (!p_usart_opt || p_usart_opt->spi_mode > SPI_MODE_3) {
   86c78:	2d00      	cmp	r5, #0
   86c7a:	d036      	beq.n	86cea <usart_init_spi_slave+0x92>
   86c7c:	68aa      	ldr	r2, [r5, #8]
   86c7e:	2a03      	cmp	r2, #3
   86c80:	d835      	bhi.n	86cee <usart_init_spi_slave+0x96>
	ul_reg_val |= US_MR_USART_MODE_SPI_SLAVE | p_usart_opt->channel_mode;
   86c82:	686b      	ldr	r3, [r5, #4]
   86c84:	68e9      	ldr	r1, [r5, #12]
   86c86:	430b      	orrs	r3, r1
	switch (p_usart_opt->spi_mode) {
   86c88:	2a03      	cmp	r2, #3
   86c8a:	d803      	bhi.n	86c94 <usart_init_spi_slave+0x3c>
   86c8c:	e8df f002 	tbb	[pc, r2]
   86c90:	241f160d 	.word	0x241f160d
	ul_reg_val |= US_MR_USART_MODE_SPI_SLAVE | p_usart_opt->channel_mode;
   86c94:	f043 030f 	orr.w	r3, r3, #15
   86c98:	4a17      	ldr	r2, [pc, #92]	; (86cf8 <usart_init_spi_slave+0xa0>)
   86c9a:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86c9c:	6863      	ldr	r3, [r4, #4]
   86c9e:	4a16      	ldr	r2, [pc, #88]	; (86cf8 <usart_init_spi_slave+0xa0>)
   86ca0:	6812      	ldr	r2, [r2, #0]
   86ca2:	4313      	orrs	r3, r2
   86ca4:	6063      	str	r3, [r4, #4]
	return 0;
   86ca6:	2000      	movs	r0, #0
   86ca8:	bd38      	pop	{r3, r4, r5, pc}
		ul_reg_val &= ~US_MR_CPOL;
   86caa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86cae:	f443 7387 	orr.w	r3, r3, #270	; 0x10e
   86cb2:	f043 0301 	orr.w	r3, r3, #1
   86cb6:	4a10      	ldr	r2, [pc, #64]	; (86cf8 <usart_init_spi_slave+0xa0>)
   86cb8:	6013      	str	r3, [r2, #0]
		break;
   86cba:	e7ef      	b.n	86c9c <usart_init_spi_slave+0x44>
		ul_reg_val &= ~US_MR_CPOL;
   86cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86cc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86cc4:	f043 030f 	orr.w	r3, r3, #15
   86cc8:	4a0b      	ldr	r2, [pc, #44]	; (86cf8 <usart_init_spi_slave+0xa0>)
   86cca:	6013      	str	r3, [r2, #0]
		break;
   86ccc:	e7e6      	b.n	86c9c <usart_init_spi_slave+0x44>
		ul_reg_val |= US_MR_CPOL;
   86cce:	4a0b      	ldr	r2, [pc, #44]	; (86cfc <usart_init_spi_slave+0xa4>)
   86cd0:	431a      	orrs	r2, r3
   86cd2:	4b09      	ldr	r3, [pc, #36]	; (86cf8 <usart_init_spi_slave+0xa0>)
   86cd4:	601a      	str	r2, [r3, #0]
		break;
   86cd6:	e7e1      	b.n	86c9c <usart_init_spi_slave+0x44>
		ul_reg_val &= ~US_MR_CPHA;
   86cd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86cdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   86ce0:	f043 030f 	orr.w	r3, r3, #15
   86ce4:	4a04      	ldr	r2, [pc, #16]	; (86cf8 <usart_init_spi_slave+0xa0>)
   86ce6:	6013      	str	r3, [r2, #0]
		break;
   86ce8:	e7d8      	b.n	86c9c <usart_init_spi_slave+0x44>
		return 1;
   86cea:	2001      	movs	r0, #1
   86cec:	bd38      	pop	{r3, r4, r5, pc}
   86cee:	2001      	movs	r0, #1
}
   86cf0:	bd38      	pop	{r3, r4, r5, pc}
   86cf2:	bf00      	nop
   86cf4:	000869dd 	.word	0x000869dd
   86cf8:	20001afc 	.word	0x20001afc
   86cfc:	0001010f 	.word	0x0001010f

00086d00 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
   86d00:	2340      	movs	r3, #64	; 0x40
   86d02:	6003      	str	r3, [r0, #0]
   86d04:	4770      	bx	lr

00086d06 <usart_disable_tx>:
	p_usart->US_CR = US_CR_TXDIS;
   86d06:	2380      	movs	r3, #128	; 0x80
   86d08:	6003      	str	r3, [r0, #0]
   86d0a:	4770      	bx	lr

00086d0c <usart_set_tx_timeguard>:
	p_usart->US_TTGR = timeguard;
   86d0c:	6281      	str	r1, [r0, #40]	; 0x28
   86d0e:	4770      	bx	lr

00086d10 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
   86d10:	2310      	movs	r3, #16
   86d12:	6003      	str	r3, [r0, #0]
   86d14:	4770      	bx	lr

00086d16 <usart_disable_rx>:
	p_usart->US_CR = US_CR_RXDIS;
   86d16:	2320      	movs	r3, #32
   86d18:	6003      	str	r3, [r0, #0]
   86d1a:	4770      	bx	lr

00086d1c <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
   86d1c:	6081      	str	r1, [r0, #8]
   86d1e:	4770      	bx	lr

00086d20 <usart_disable_interrupt>:
	p_usart->US_IDR = ul_sources;
   86d20:	60c1      	str	r1, [r0, #12]
   86d22:	4770      	bx	lr

00086d24 <usart_get_interrupt_mask>:
	return p_usart->US_IMR;
   86d24:	6900      	ldr	r0, [r0, #16]
}
   86d26:	4770      	bx	lr

00086d28 <usart_get_status>:
	return p_usart->US_CSR;
   86d28:	6940      	ldr	r0, [r0, #20]
}
   86d2a:	4770      	bx	lr

00086d2c <usart_reset_status>:
	p_usart->US_CR = US_CR_RSTSTA;
   86d2c:	f44f 7380 	mov.w	r3, #256	; 0x100
   86d30:	6003      	str	r3, [r0, #0]
   86d32:	4770      	bx	lr

00086d34 <usart_reset_iterations>:
	p_usart->US_CR = US_CR_RSTIT;
   86d34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   86d38:	6003      	str	r3, [r0, #0]
   86d3a:	4770      	bx	lr

00086d3c <usart_reset_nack>:
	p_usart->US_CR = US_CR_RSTNACK;
   86d3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   86d40:	6003      	str	r3, [r0, #0]
   86d42:	4770      	bx	lr

00086d44 <usart_is_tx_empty>:
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
   86d44:	6940      	ldr	r0, [r0, #20]
}
   86d46:	f3c0 2040 	ubfx	r0, r0, #9, #1
   86d4a:	4770      	bx	lr

00086d4c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   86d4c:	6943      	ldr	r3, [r0, #20]
   86d4e:	f013 0f02 	tst.w	r3, #2
	p_usart->US_THR = US_THR_TXCHR(c);
   86d52:	bf1d      	ittte	ne
   86d54:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   86d58:	61c1      	strne	r1, [r0, #28]
	return 0;
   86d5a:	2000      	movne	r0, #0
		return 1;
   86d5c:	2001      	moveq	r0, #1
}
   86d5e:	4770      	bx	lr

00086d60 <usart_putchar>:
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   86d60:	6943      	ldr	r3, [r0, #20]
   86d62:	f013 0f02 	tst.w	r3, #2
   86d66:	d0fb      	beq.n	86d60 <usart_putchar>
	p_usart->US_THR = US_THR_TXCHR(c);
   86d68:	f3c1 0108 	ubfx	r1, r1, #0, #9
   86d6c:	61c1      	str	r1, [r0, #28]
}
   86d6e:	2000      	movs	r0, #0
   86d70:	4770      	bx	lr

00086d72 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   86d72:	6943      	ldr	r3, [r0, #20]
   86d74:	f013 0f01 	tst.w	r3, #1
   86d78:	d005      	beq.n	86d86 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   86d7a:	6983      	ldr	r3, [r0, #24]
   86d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
   86d80:	600b      	str	r3, [r1, #0]
	return 0;
   86d82:	2000      	movs	r0, #0
   86d84:	4770      	bx	lr
		return 1;
   86d86:	2001      	movs	r0, #1
}
   86d88:	4770      	bx	lr

00086d8a <usart_getchar>:
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   86d8a:	6943      	ldr	r3, [r0, #20]
   86d8c:	f013 0f01 	tst.w	r3, #1
   86d90:	d0fb      	beq.n	86d8a <usart_getchar>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   86d92:	6983      	ldr	r3, [r0, #24]
   86d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
   86d98:	600b      	str	r3, [r1, #0]
}
   86d9a:	2000      	movs	r0, #0
   86d9c:	4770      	bx	lr

00086d9e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   86d9e:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   86da0:	23ac      	movs	r3, #172	; 0xac
   86da2:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   86da4:	680b      	ldr	r3, [r1, #0]
   86da6:	684a      	ldr	r2, [r1, #4]
   86da8:	fbb3 f3f2 	udiv	r3, r3, r2
   86dac:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   86dae:	1e5c      	subs	r4, r3, #1
   86db0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   86db4:	4294      	cmp	r4, r2
   86db6:	d80b      	bhi.n	86dd0 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   86db8:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   86dba:	688b      	ldr	r3, [r1, #8]
   86dbc:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   86dbe:	f240 2302 	movw	r3, #514	; 0x202
   86dc2:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   86dc6:	2350      	movs	r3, #80	; 0x50
   86dc8:	6003      	str	r3, [r0, #0]

	return 0;
   86dca:	2000      	movs	r0, #0
}
   86dcc:	bc10      	pop	{r4}
   86dce:	4770      	bx	lr
		return 1;
   86dd0:	2001      	movs	r0, #1
   86dd2:	e7fb      	b.n	86dcc <uart_init+0x2e>

00086dd4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   86dd4:	6943      	ldr	r3, [r0, #20]
   86dd6:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   86dda:	bf1a      	itte	ne
   86ddc:	61c1      	strne	r1, [r0, #28]
	return 0;
   86dde:	2000      	movne	r0, #0
		return 1;
   86de0:	2001      	moveq	r0, #1
}
   86de2:	4770      	bx	lr

00086de4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   86de4:	6943      	ldr	r3, [r0, #20]
   86de6:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   86dea:	bf1d      	ittte	ne
   86dec:	6983      	ldrne	r3, [r0, #24]
   86dee:	700b      	strbne	r3, [r1, #0]
	return 0;
   86df0:	2000      	movne	r0, #0
		return 1;
   86df2:	2001      	moveq	r0, #1
}
   86df4:	4770      	bx	lr

00086df6 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   86df6:	e7fe      	b.n	86df6 <Dummy_Handler>

00086df8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   86df8:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   86dfa:	4b1c      	ldr	r3, [pc, #112]	; (86e6c <Reset_Handler+0x74>)
   86dfc:	4a1c      	ldr	r2, [pc, #112]	; (86e70 <Reset_Handler+0x78>)
   86dfe:	429a      	cmp	r2, r3
   86e00:	d010      	beq.n	86e24 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   86e02:	4b1c      	ldr	r3, [pc, #112]	; (86e74 <Reset_Handler+0x7c>)
   86e04:	4a19      	ldr	r2, [pc, #100]	; (86e6c <Reset_Handler+0x74>)
   86e06:	429a      	cmp	r2, r3
   86e08:	d20c      	bcs.n	86e24 <Reset_Handler+0x2c>
   86e0a:	3b01      	subs	r3, #1
   86e0c:	1a9b      	subs	r3, r3, r2
   86e0e:	f023 0303 	bic.w	r3, r3, #3
   86e12:	3304      	adds	r3, #4
   86e14:	4413      	add	r3, r2
   86e16:	4916      	ldr	r1, [pc, #88]	; (86e70 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   86e18:	f851 0b04 	ldr.w	r0, [r1], #4
   86e1c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   86e20:	429a      	cmp	r2, r3
   86e22:	d1f9      	bne.n	86e18 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   86e24:	4b14      	ldr	r3, [pc, #80]	; (86e78 <Reset_Handler+0x80>)
   86e26:	4a15      	ldr	r2, [pc, #84]	; (86e7c <Reset_Handler+0x84>)
   86e28:	429a      	cmp	r2, r3
   86e2a:	d20a      	bcs.n	86e42 <Reset_Handler+0x4a>
   86e2c:	3b01      	subs	r3, #1
   86e2e:	1a9b      	subs	r3, r3, r2
   86e30:	f023 0303 	bic.w	r3, r3, #3
   86e34:	3304      	adds	r3, #4
   86e36:	4413      	add	r3, r2
		*pDest++ = 0;
   86e38:	2100      	movs	r1, #0
   86e3a:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   86e3e:	4293      	cmp	r3, r2
   86e40:	d1fb      	bne.n	86e3a <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   86e42:	4b0f      	ldr	r3, [pc, #60]	; (86e80 <Reset_Handler+0x88>)
   86e44:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   86e48:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   86e4c:	490d      	ldr	r1, [pc, #52]	; (86e84 <Reset_Handler+0x8c>)
   86e4e:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < IRAM0_ADDR + IRAM_SIZE)) {
   86e50:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   86e54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   86e58:	d203      	bcs.n	86e62 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   86e5a:	688b      	ldr	r3, [r1, #8]
   86e5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   86e60:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   86e62:	4b09      	ldr	r3, [pc, #36]	; (86e88 <Reset_Handler+0x90>)
   86e64:	4798      	blx	r3

	/* Branch to main function */
	main();
   86e66:	4b09      	ldr	r3, [pc, #36]	; (86e8c <Reset_Handler+0x94>)
   86e68:	4798      	blx	r3
   86e6a:	e7fe      	b.n	86e6a <Reset_Handler+0x72>
   86e6c:	20000000 	.word	0x20000000
   86e70:	0008dcfc 	.word	0x0008dcfc
   86e74:	20001090 	.word	0x20001090
   86e78:	200024a8 	.word	0x200024a8
   86e7c:	20001090 	.word	0x20001090
   86e80:	00080000 	.word	0x00080000
   86e84:	e000ed00 	.word	0xe000ed00
   86e88:	00087705 	.word	0x00087705
   86e8c:	000871c1 	.word	0x000871c1

00086e90 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   86e90:	4b3d      	ldr	r3, [pc, #244]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   86e94:	f003 0303 	and.w	r3, r3, #3
   86e98:	2b03      	cmp	r3, #3
   86e9a:	d80e      	bhi.n	86eba <SystemCoreClockUpdate+0x2a>
   86e9c:	e8df f003 	tbb	[pc, r3]
   86ea0:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   86ea4:	4b39      	ldr	r3, [pc, #228]	; (86f8c <SystemCoreClockUpdate+0xfc>)
   86ea6:	695b      	ldr	r3, [r3, #20]
   86ea8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   86eac:	bf14      	ite	ne
   86eae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   86eb2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   86eb6:	4b36      	ldr	r3, [pc, #216]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86eb8:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   86eba:	4b33      	ldr	r3, [pc, #204]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   86ebe:	f003 0370 	and.w	r3, r3, #112	; 0x70
   86ec2:	2b70      	cmp	r3, #112	; 0x70
   86ec4:	d057      	beq.n	86f76 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   86ec6:	4b30      	ldr	r3, [pc, #192]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86ec8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   86eca:	4931      	ldr	r1, [pc, #196]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86ecc:	f3c2 1202 	ubfx	r2, r2, #4, #3
   86ed0:	680b      	ldr	r3, [r1, #0]
   86ed2:	40d3      	lsrs	r3, r2
   86ed4:	600b      	str	r3, [r1, #0]
   86ed6:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   86ed8:	4b2b      	ldr	r3, [pc, #172]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86eda:	6a1b      	ldr	r3, [r3, #32]
   86edc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   86ee0:	d003      	beq.n	86eea <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   86ee2:	4a2c      	ldr	r2, [pc, #176]	; (86f94 <SystemCoreClockUpdate+0x104>)
   86ee4:	4b2a      	ldr	r3, [pc, #168]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86ee6:	601a      	str	r2, [r3, #0]
   86ee8:	e7e7      	b.n	86eba <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   86eea:	4a2b      	ldr	r2, [pc, #172]	; (86f98 <SystemCoreClockUpdate+0x108>)
   86eec:	4b28      	ldr	r3, [pc, #160]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86eee:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   86ef0:	4b25      	ldr	r3, [pc, #148]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86ef2:	6a1b      	ldr	r3, [r3, #32]
   86ef4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   86ef8:	2b10      	cmp	r3, #16
   86efa:	d005      	beq.n	86f08 <SystemCoreClockUpdate+0x78>
   86efc:	2b20      	cmp	r3, #32
   86efe:	d1dc      	bne.n	86eba <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   86f00:	4a24      	ldr	r2, [pc, #144]	; (86f94 <SystemCoreClockUpdate+0x104>)
   86f02:	4b23      	ldr	r3, [pc, #140]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f04:	601a      	str	r2, [r3, #0]
				break;
   86f06:	e7d8      	b.n	86eba <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   86f08:	4a24      	ldr	r2, [pc, #144]	; (86f9c <SystemCoreClockUpdate+0x10c>)
   86f0a:	4b21      	ldr	r3, [pc, #132]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f0c:	601a      	str	r2, [r3, #0]
				break;
   86f0e:	e7d4      	b.n	86eba <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   86f10:	4b1d      	ldr	r3, [pc, #116]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86f12:	6a1b      	ldr	r3, [r3, #32]
   86f14:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   86f18:	d00c      	beq.n	86f34 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   86f1a:	4a1e      	ldr	r2, [pc, #120]	; (86f94 <SystemCoreClockUpdate+0x104>)
   86f1c:	4b1c      	ldr	r3, [pc, #112]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f1e:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   86f20:	4b19      	ldr	r3, [pc, #100]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   86f24:	f003 0303 	and.w	r3, r3, #3
   86f28:	2b02      	cmp	r3, #2
   86f2a:	d016      	beq.n	86f5a <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   86f2c:	4a1c      	ldr	r2, [pc, #112]	; (86fa0 <SystemCoreClockUpdate+0x110>)
   86f2e:	4b18      	ldr	r3, [pc, #96]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f30:	601a      	str	r2, [r3, #0]
   86f32:	e7c2      	b.n	86eba <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   86f34:	4a18      	ldr	r2, [pc, #96]	; (86f98 <SystemCoreClockUpdate+0x108>)
   86f36:	4b16      	ldr	r3, [pc, #88]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f38:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   86f3a:	4b13      	ldr	r3, [pc, #76]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86f3c:	6a1b      	ldr	r3, [r3, #32]
   86f3e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   86f42:	2b10      	cmp	r3, #16
   86f44:	d005      	beq.n	86f52 <SystemCoreClockUpdate+0xc2>
   86f46:	2b20      	cmp	r3, #32
   86f48:	d1ea      	bne.n	86f20 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   86f4a:	4a12      	ldr	r2, [pc, #72]	; (86f94 <SystemCoreClockUpdate+0x104>)
   86f4c:	4b10      	ldr	r3, [pc, #64]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f4e:	601a      	str	r2, [r3, #0]
				break;
   86f50:	e7e6      	b.n	86f20 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   86f52:	4a12      	ldr	r2, [pc, #72]	; (86f9c <SystemCoreClockUpdate+0x10c>)
   86f54:	4b0e      	ldr	r3, [pc, #56]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f56:	601a      	str	r2, [r3, #0]
				break;
   86f58:	e7e2      	b.n	86f20 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   86f5a:	4a0b      	ldr	r2, [pc, #44]	; (86f88 <SystemCoreClockUpdate+0xf8>)
   86f5c:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
   86f5e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   86f60:	480b      	ldr	r0, [pc, #44]	; (86f90 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   86f62:	f3c1 410a 	ubfx	r1, r1, #16, #11
   86f66:	6803      	ldr	r3, [r0, #0]
   86f68:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
   86f6c:	b2d2      	uxtb	r2, r2
   86f6e:	fbb3 f3f2 	udiv	r3, r3, r2
   86f72:	6003      	str	r3, [r0, #0]
   86f74:	e7a1      	b.n	86eba <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   86f76:	4a06      	ldr	r2, [pc, #24]	; (86f90 <SystemCoreClockUpdate+0x100>)
   86f78:	6813      	ldr	r3, [r2, #0]
   86f7a:	490a      	ldr	r1, [pc, #40]	; (86fa4 <SystemCoreClockUpdate+0x114>)
   86f7c:	fba1 1303 	umull	r1, r3, r1, r3
   86f80:	085b      	lsrs	r3, r3, #1
   86f82:	6013      	str	r3, [r2, #0]
   86f84:	4770      	bx	lr
   86f86:	bf00      	nop
   86f88:	400e0400 	.word	0x400e0400
   86f8c:	400e1210 	.word	0x400e1210
   86f90:	200006b8 	.word	0x200006b8
   86f94:	00b71b00 	.word	0x00b71b00
   86f98:	003d0900 	.word	0x003d0900
   86f9c:	007a1200 	.word	0x007a1200
   86fa0:	0e4e1c00 	.word	0x0e4e1c00
   86fa4:	aaaaaaab 	.word	0xaaaaaaab

00086fa8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   86fa8:	4b0a      	ldr	r3, [pc, #40]	; (86fd4 <_sbrk+0x2c>)
   86faa:	681b      	ldr	r3, [r3, #0]
   86fac:	b153      	cbz	r3, 86fc4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   86fae:	4b09      	ldr	r3, [pc, #36]	; (86fd4 <_sbrk+0x2c>)
   86fb0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   86fb2:	181a      	adds	r2, r3, r0
   86fb4:	4908      	ldr	r1, [pc, #32]	; (86fd8 <_sbrk+0x30>)
   86fb6:	4291      	cmp	r1, r2
   86fb8:	db08      	blt.n	86fcc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   86fba:	4610      	mov	r0, r2
   86fbc:	4a05      	ldr	r2, [pc, #20]	; (86fd4 <_sbrk+0x2c>)
   86fbe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   86fc0:	4618      	mov	r0, r3
   86fc2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   86fc4:	4a05      	ldr	r2, [pc, #20]	; (86fdc <_sbrk+0x34>)
   86fc6:	4b03      	ldr	r3, [pc, #12]	; (86fd4 <_sbrk+0x2c>)
   86fc8:	601a      	str	r2, [r3, #0]
   86fca:	e7f0      	b.n	86fae <_sbrk+0x6>
		return (caddr_t) -1;	
   86fcc:	f04f 30ff 	mov.w	r0, #4294967295
}
   86fd0:	4770      	bx	lr
   86fd2:	bf00      	nop
   86fd4:	20001b00 	.word	0x20001b00
   86fd8:	2007fffc 	.word	0x2007fffc
   86fdc:	20082000 	.word	0x20082000

00086fe0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   86fe0:	f04f 30ff 	mov.w	r0, #4294967295
   86fe4:	4770      	bx	lr

00086fe6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   86fe6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   86fea:	604b      	str	r3, [r1, #4]

	return 0;
}
   86fec:	2000      	movs	r0, #0
   86fee:	4770      	bx	lr

00086ff0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   86ff0:	2001      	movs	r0, #1
   86ff2:	4770      	bx	lr

00086ff4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   86ff4:	2000      	movs	r0, #0
   86ff6:	4770      	bx	lr

00086ff8 <fpga_program_setup1>:
	FPGA_NPROG_HIGH();
}

/* FPGA Programming Step 1: Erase FPGA, setup SPI interface */
void fpga_program_setup1(void)
{
   86ff8:	b510      	push	{r4, lr}
	/* Init - set program low to erase FPGA */
	FPGA_NPROG_LOW();
   86ffa:	2008      	movs	r0, #8
   86ffc:	4b19      	ldr	r3, [pc, #100]	; (87064 <fpga_program_setup1+0x6c>)
   86ffe:	4798      	blx	r3
	gpio_configure_pin(PIN_FPGA_CCLK_GPIO, PIN_FPGA_CCLK_USART_FLAGS);
	gpio_configure_pin(PIN_FPGA_DO_GPIO, PIN_FPGA_DO_USART_FLAGS);	
	usart_enable_tx(FPGA_PROG_USART);
#else
				
	spi_enable_clock(SPI);
   87000:	4c19      	ldr	r4, [pc, #100]	; (87068 <fpga_program_setup1+0x70>)
   87002:	4620      	mov	r0, r4
   87004:	4b19      	ldr	r3, [pc, #100]	; (8706c <fpga_program_setup1+0x74>)
   87006:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SWRST;
   87008:	2380      	movs	r3, #128	; 0x80
   8700a:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
   8700c:	6863      	ldr	r3, [r4, #4]
   8700e:	f043 0301 	orr.w	r3, r3, #1
   87012:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   87014:	6863      	ldr	r3, [r4, #4]
   87016:	f043 0310 	orr.w	r3, r3, #16
   8701a:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
   8701c:	6863      	ldr	r3, [r4, #4]
   8701e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   87022:	6063      	str	r3, [r4, #4]
	spi_reset(SPI);
	spi_set_master_mode(SPI);
	spi_disable_mode_fault_detect(SPI);
	spi_disable_loopback(SPI);
				
	spi_set_clock_polarity(SPI, 0, 0);
   87024:	2200      	movs	r2, #0
   87026:	4611      	mov	r1, r2
   87028:	4620      	mov	r0, r4
   8702a:	4b11      	ldr	r3, [pc, #68]	; (87070 <fpga_program_setup1+0x78>)
   8702c:	4798      	blx	r3
	spi_set_clock_phase(SPI, 0, 1);
   8702e:	2201      	movs	r2, #1
   87030:	2100      	movs	r1, #0
   87032:	4620      	mov	r0, r4
   87034:	4b0f      	ldr	r3, [pc, #60]	; (87074 <fpga_program_setup1+0x7c>)
   87036:	4798      	blx	r3
	spi_set_baudrate_div(SPI, 0, spi_calc_baudrate_div(1000000, sysclk_get_cpu_hz()));
   87038:	490f      	ldr	r1, [pc, #60]	; (87078 <fpga_program_setup1+0x80>)
   8703a:	4810      	ldr	r0, [pc, #64]	; (8707c <fpga_program_setup1+0x84>)
   8703c:	4b10      	ldr	r3, [pc, #64]	; (87080 <fpga_program_setup1+0x88>)
   8703e:	4798      	blx	r3
   87040:	b2c2      	uxtb	r2, r0
   87042:	2100      	movs	r1, #0
   87044:	4620      	mov	r0, r4
   87046:	4b0f      	ldr	r3, [pc, #60]	; (87084 <fpga_program_setup1+0x8c>)
   87048:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
   8704a:	2301      	movs	r3, #1
   8704c:	6023      	str	r3, [r4, #0]
				
	spi_enable(SPI);
				
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
   8704e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   87052:	200e      	movs	r0, #14
   87054:	4c0c      	ldr	r4, [pc, #48]	; (87088 <fpga_program_setup1+0x90>)
   87056:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);			
   87058:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8705c:	200f      	movs	r0, #15
   8705e:	47a0      	blx	r4
   87060:	bd10      	pop	{r4, pc}
   87062:	bf00      	nop
   87064:	00084ed9 	.word	0x00084ed9
   87068:	40008000 	.word	0x40008000
   8706c:	000855c9 	.word	0x000855c9
   87070:	0008564b 	.word	0x0008564b
   87074:	00085669 	.word	0x00085669
   87078:	05b8d800 	.word	0x05b8d800
   8707c:	000f4240 	.word	0x000f4240
   87080:	00085687 	.word	0x00085687
   87084:	0008569d 	.word	0x0008569d
   87088:	00084ef5 	.word	0x00084ef5

0008708c <fpga_program_setup2>:
#endif
}

/* FPGA Programming Step 2: Prepare FPGA for receiving programming data */
void fpga_program_setup2(void)
{
   8708c:	b508      	push	{r3, lr}
	FPGA_NPROG_HIGH();	
   8708e:	2008      	movs	r0, #8
   87090:	4b01      	ldr	r3, [pc, #4]	; (87098 <fpga_program_setup2+0xc>)
   87092:	4798      	blx	r3
   87094:	bd08      	pop	{r3, pc}
   87096:	bf00      	nop
   87098:	00084ebf 	.word	0x00084ebf

0008709c <fpga_program_sendbyte>:
//For debug only
//uint32_t fpga_total_bs_len;

/* FPGA Programming Step 3: Send data until done */
void fpga_program_sendbyte(uint8_t databyte)
{
   8709c:	b510      	push	{r4, lr}
		databyte = databyte >> 1;
	}
	#elif FPGA_USE_USART
	usart_putchar(FPGA_PROG_USART, databyte);
	#else
	spi_write(SPI, databyte, 0, 0);
   8709e:	2300      	movs	r3, #0
   870a0:	461a      	mov	r2, r3
   870a2:	4601      	mov	r1, r0
   870a4:	4801      	ldr	r0, [pc, #4]	; (870ac <fpga_program_sendbyte+0x10>)
   870a6:	4c02      	ldr	r4, [pc, #8]	; (870b0 <fpga_program_sendbyte+0x14>)
   870a8:	47a0      	blx	r4
   870aa:	bd10      	pop	{r4, pc}
   870ac:	40008000 	.word	0x40008000
   870b0:	00085617 	.word	0x00085617

000870b4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   870b4:	b5f0      	push	{r4, r5, r6, r7, lr}
   870b6:	b083      	sub	sp, #12
   870b8:	4604      	mov	r4, r0
   870ba:	460d      	mov	r5, r1
	uint32_t val = 0;
   870bc:	2300      	movs	r3, #0
   870be:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   870c0:	4b19      	ldr	r3, [pc, #100]	; (87128 <usart_serial_getchar+0x74>)
   870c2:	4298      	cmp	r0, r3
   870c4:	d00a      	beq.n	870dc <usart_serial_getchar+0x28>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   870c6:	4b19      	ldr	r3, [pc, #100]	; (8712c <usart_serial_getchar+0x78>)
   870c8:	4298      	cmp	r0, r3
   870ca:	d00f      	beq.n	870ec <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   870cc:	4b18      	ldr	r3, [pc, #96]	; (87130 <usart_serial_getchar+0x7c>)
   870ce:	4298      	cmp	r0, r3
   870d0:	d016      	beq.n	87100 <usart_serial_getchar+0x4c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   870d2:	4b18      	ldr	r3, [pc, #96]	; (87134 <usart_serial_getchar+0x80>)
   870d4:	429c      	cmp	r4, r3
   870d6:	d01d      	beq.n	87114 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   870d8:	b003      	add	sp, #12
   870da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   870dc:	461f      	mov	r7, r3
   870de:	4e16      	ldr	r6, [pc, #88]	; (87138 <usart_serial_getchar+0x84>)
   870e0:	4629      	mov	r1, r5
   870e2:	4638      	mov	r0, r7
   870e4:	47b0      	blx	r6
   870e6:	2800      	cmp	r0, #0
   870e8:	d1fa      	bne.n	870e0 <usart_serial_getchar+0x2c>
   870ea:	e7f2      	b.n	870d2 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   870ec:	461e      	mov	r6, r3
   870ee:	4c13      	ldr	r4, [pc, #76]	; (8713c <usart_serial_getchar+0x88>)
   870f0:	a901      	add	r1, sp, #4
   870f2:	4630      	mov	r0, r6
   870f4:	47a0      	blx	r4
   870f6:	2800      	cmp	r0, #0
   870f8:	d1fa      	bne.n	870f0 <usart_serial_getchar+0x3c>
		*data = (uint8_t)(val & 0xFF);
   870fa:	9b01      	ldr	r3, [sp, #4]
   870fc:	702b      	strb	r3, [r5, #0]
   870fe:	e7eb      	b.n	870d8 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   87100:	461e      	mov	r6, r3
   87102:	4c0e      	ldr	r4, [pc, #56]	; (8713c <usart_serial_getchar+0x88>)
   87104:	a901      	add	r1, sp, #4
   87106:	4630      	mov	r0, r6
   87108:	47a0      	blx	r4
   8710a:	2800      	cmp	r0, #0
   8710c:	d1fa      	bne.n	87104 <usart_serial_getchar+0x50>
		*data = (uint8_t)(val & 0xFF);
   8710e:	9b01      	ldr	r3, [sp, #4]
   87110:	702b      	strb	r3, [r5, #0]
   87112:	e7e1      	b.n	870d8 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   87114:	461e      	mov	r6, r3
   87116:	4c09      	ldr	r4, [pc, #36]	; (8713c <usart_serial_getchar+0x88>)
   87118:	a901      	add	r1, sp, #4
   8711a:	4630      	mov	r0, r6
   8711c:	47a0      	blx	r4
   8711e:	2800      	cmp	r0, #0
   87120:	d1fa      	bne.n	87118 <usart_serial_getchar+0x64>
		*data = (uint8_t)(val & 0xFF);
   87122:	9b01      	ldr	r3, [sp, #4]
   87124:	702b      	strb	r3, [r5, #0]
}
   87126:	e7d7      	b.n	870d8 <usart_serial_getchar+0x24>
   87128:	400e0600 	.word	0x400e0600
   8712c:	40090000 	.word	0x40090000
   87130:	40094000 	.word	0x40094000
   87134:	40098000 	.word	0x40098000
   87138:	00086de5 	.word	0x00086de5
   8713c:	00086d73 	.word	0x00086d73

00087140 <usart_serial_putchar>:
{
   87140:	b570      	push	{r4, r5, r6, lr}
   87142:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   87144:	4b18      	ldr	r3, [pc, #96]	; (871a8 <usart_serial_putchar+0x68>)
   87146:	4298      	cmp	r0, r3
   87148:	d00a      	beq.n	87160 <usart_serial_putchar+0x20>
	if (USART0 == p_usart) {
   8714a:	4b18      	ldr	r3, [pc, #96]	; (871ac <usart_serial_putchar+0x6c>)
   8714c:	4298      	cmp	r0, r3
   8714e:	d010      	beq.n	87172 <usart_serial_putchar+0x32>
	if (USART1 == p_usart) {
   87150:	4b17      	ldr	r3, [pc, #92]	; (871b0 <usart_serial_putchar+0x70>)
   87152:	4298      	cmp	r0, r3
   87154:	d016      	beq.n	87184 <usart_serial_putchar+0x44>
	if (USART2 == p_usart) {
   87156:	4b17      	ldr	r3, [pc, #92]	; (871b4 <usart_serial_putchar+0x74>)
   87158:	4298      	cmp	r0, r3
   8715a:	d01c      	beq.n	87196 <usart_serial_putchar+0x56>
	return 0;
   8715c:	2000      	movs	r0, #0
}
   8715e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   87160:	461e      	mov	r6, r3
   87162:	4d15      	ldr	r5, [pc, #84]	; (871b8 <usart_serial_putchar+0x78>)
   87164:	4621      	mov	r1, r4
   87166:	4630      	mov	r0, r6
   87168:	47a8      	blx	r5
   8716a:	2800      	cmp	r0, #0
   8716c:	d1fa      	bne.n	87164 <usart_serial_putchar+0x24>
		return 1;
   8716e:	2001      	movs	r0, #1
   87170:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   87172:	461e      	mov	r6, r3
   87174:	4d11      	ldr	r5, [pc, #68]	; (871bc <usart_serial_putchar+0x7c>)
   87176:	4621      	mov	r1, r4
   87178:	4630      	mov	r0, r6
   8717a:	47a8      	blx	r5
   8717c:	2800      	cmp	r0, #0
   8717e:	d1fa      	bne.n	87176 <usart_serial_putchar+0x36>
		return 1;
   87180:	2001      	movs	r0, #1
   87182:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   87184:	461e      	mov	r6, r3
   87186:	4d0d      	ldr	r5, [pc, #52]	; (871bc <usart_serial_putchar+0x7c>)
   87188:	4621      	mov	r1, r4
   8718a:	4630      	mov	r0, r6
   8718c:	47a8      	blx	r5
   8718e:	2800      	cmp	r0, #0
   87190:	d1fa      	bne.n	87188 <usart_serial_putchar+0x48>
		return 1;
   87192:	2001      	movs	r0, #1
   87194:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   87196:	461e      	mov	r6, r3
   87198:	4d08      	ldr	r5, [pc, #32]	; (871bc <usart_serial_putchar+0x7c>)
   8719a:	4621      	mov	r1, r4
   8719c:	4630      	mov	r0, r6
   8719e:	47a8      	blx	r5
   871a0:	2800      	cmp	r0, #0
   871a2:	d1fa      	bne.n	8719a <usart_serial_putchar+0x5a>
		return 1;
   871a4:	2001      	movs	r0, #1
   871a6:	bd70      	pop	{r4, r5, r6, pc}
   871a8:	400e0600 	.word	0x400e0600
   871ac:	40090000 	.word	0x40090000
   871b0:	40094000 	.word	0x40094000
   871b4:	40098000 	.word	0x40098000
   871b8:	00086dd5 	.word	0x00086dd5
   871bc:	00086d4d 	.word	0x00086d4d

000871c0 <main>:
static void configure_console(void);

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
   871c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   871c4:	b088      	sub	sp, #32
	uint32_t serial_number[4];
	
	// Read Device-ID from SAM3U. Do this before enabling interrupts etc.
	flash_read_unique_id(serial_number, sizeof(serial_number));
   871c6:	2110      	movs	r1, #16
   871c8:	eb0d 0001 	add.w	r0, sp, r1
   871cc:	4b5f      	ldr	r3, [pc, #380]	; (8734c <main+0x18c>)
   871ce:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   871d0:	2008      	movs	r0, #8
   871d2:	4d5f      	ldr	r5, [pc, #380]	; (87350 <main+0x190>)
   871d4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   871d6:	4c5f      	ldr	r4, [pc, #380]	; (87354 <main+0x194>)
   871d8:	4b5f      	ldr	r3, [pc, #380]	; (87358 <main+0x198>)
   871da:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   871dc:	4a5f      	ldr	r2, [pc, #380]	; (8735c <main+0x19c>)
   871de:	4b60      	ldr	r3, [pc, #384]	; (87360 <main+0x1a0>)
   871e0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   871e2:	4a60      	ldr	r2, [pc, #384]	; (87364 <main+0x1a4>)
   871e4:	4b60      	ldr	r3, [pc, #384]	; (87368 <main+0x1a8>)
   871e6:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   871e8:	4b60      	ldr	r3, [pc, #384]	; (8736c <main+0x1ac>)
   871ea:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   871ec:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   871f0:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   871f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   871f6:	9303      	str	r3, [sp, #12]
   871f8:	2008      	movs	r0, #8
   871fa:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   871fc:	a901      	add	r1, sp, #4
   871fe:	4620      	mov	r0, r4
   87200:	4b5b      	ldr	r3, [pc, #364]	; (87370 <main+0x1b0>)
   87202:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   87204:	4d5b      	ldr	r5, [pc, #364]	; (87374 <main+0x1b4>)
   87206:	682b      	ldr	r3, [r5, #0]
   87208:	2100      	movs	r1, #0
   8720a:	6898      	ldr	r0, [r3, #8]
   8720c:	4c5a      	ldr	r4, [pc, #360]	; (87378 <main+0x1b8>)
   8720e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   87210:	682b      	ldr	r3, [r5, #0]
   87212:	2100      	movs	r1, #0
   87214:	6858      	ldr	r0, [r3, #4]
   87216:	47a0      	blx	r4
		
	configure_console();

	irq_initialize_vectors();
	cpu_irq_enable();
   87218:	2101      	movs	r1, #1
   8721a:	4b58      	ldr	r3, [pc, #352]	; (8737c <main+0x1bc>)
   8721c:	7019      	strb	r1, [r3, #0]
   8721e:	f3bf 8f5f 	dmb	sy
   87222:	b662      	cpsie	i
		sleepmgr_locks[i] = 0;
   87224:	4b56      	ldr	r3, [pc, #344]	; (87380 <main+0x1c0>)
   87226:	2200      	movs	r2, #0
   87228:	701a      	strb	r2, [r3, #0]
   8722a:	705a      	strb	r2, [r3, #1]
   8722c:	709a      	strb	r2, [r3, #2]
   8722e:	70da      	strb	r2, [r3, #3]
   87230:	711a      	strb	r2, [r3, #4]
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   87232:	7159      	strb	r1, [r3, #5]

	// Initialize the sleep manager
	sleepmgr_init();
#if !SAMD21 && !SAMR21
	sysclk_init();
   87234:	4b53      	ldr	r3, [pc, #332]	; (87384 <main+0x1c4>)
   87236:	4798      	blx	r3
	board_init();
   87238:	4b53      	ldr	r3, [pc, #332]	; (87388 <main+0x1c8>)
   8723a:	4798      	blx	r3
#else
	system_init();
#endif

	//Tri-state XPROG pins
	XPROGTarget_DisableTargetPDI();
   8723c:	4b53      	ldr	r3, [pc, #332]	; (8738c <main+0x1cc>)
   8723e:	4798      	blx	r3
   87240:	ad04      	add	r5, sp, #16
   87242:	4c53      	ldr	r4, [pc, #332]	; (87390 <main+0x1d0>)
   87244:	f104 0820 	add.w	r8, r4, #32

	//Convert serial number to ASCII for USB Serial number
	for(unsigned int i = 0; i < 4; i++){
		sprintf(usb_serial_number+(i*8), "%08x", (unsigned int)serial_number[i]);	
   87248:	4f52      	ldr	r7, [pc, #328]	; (87394 <main+0x1d4>)
   8724a:	4e53      	ldr	r6, [pc, #332]	; (87398 <main+0x1d8>)
   8724c:	f855 2b04 	ldr.w	r2, [r5], #4
   87250:	4639      	mov	r1, r7
   87252:	4620      	mov	r0, r4
   87254:	47b0      	blx	r6
   87256:	3408      	adds	r4, #8
	for(unsigned int i = 0; i < 4; i++){
   87258:	45a0      	cmp	r8, r4
   8725a:	d1f7      	bne.n	8724c <main+0x8c>
	}
	usb_serial_number[32] = 0;
   8725c:	4c4c      	ldr	r4, [pc, #304]	; (87390 <main+0x1d0>)
   8725e:	2600      	movs	r6, #0
   87260:	f884 6020 	strb.w	r6, [r4, #32]
	
	printf("ChipWhisperer-Lite Online. Firmware build: %s/%s\n", __TIME__, __DATE__);
   87264:	4a4d      	ldr	r2, [pc, #308]	; (8739c <main+0x1dc>)
   87266:	494e      	ldr	r1, [pc, #312]	; (873a0 <main+0x1e0>)
   87268:	484e      	ldr	r0, [pc, #312]	; (873a4 <main+0x1e4>)
   8726a:	4f4f      	ldr	r7, [pc, #316]	; (873a8 <main+0x1e8>)
   8726c:	47b8      	blx	r7
	printf("Serial number: %s\n", usb_serial_number);
   8726e:	4621      	mov	r1, r4
   87270:	484e      	ldr	r0, [pc, #312]	; (873ac <main+0x1ec>)
   87272:	47b8      	blx	r7
	

	/* Enable SMC */
	pmc_enable_periph_clk(ID_SMC);	
   87274:	2009      	movs	r0, #9
   87276:	4b36      	ldr	r3, [pc, #216]	; (87350 <main+0x190>)
   87278:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
   8727a:	4d4d      	ldr	r5, [pc, #308]	; (873b0 <main+0x1f0>)
   8727c:	4629      	mov	r1, r5
   8727e:	2029      	movs	r0, #41	; 0x29
   87280:	4c4c      	ldr	r4, [pc, #304]	; (873b4 <main+0x1f4>)
   87282:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
   87284:	4629      	mov	r1, r5
   87286:	202a      	movs	r0, #42	; 0x2a
   87288:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
   8728a:	4629      	mov	r1, r5
   8728c:	202b      	movs	r0, #43	; 0x2b
   8728e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
   87290:	4629      	mov	r1, r5
   87292:	202c      	movs	r0, #44	; 0x2c
   87294:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
   87296:	4629      	mov	r1, r5
   87298:	202d      	movs	r0, #45	; 0x2d
   8729a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
   8729c:	4629      	mov	r1, r5
   8729e:	202e      	movs	r0, #46	; 0x2e
   872a0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
   872a2:	4629      	mov	r1, r5
   872a4:	202f      	movs	r0, #47	; 0x2f
   872a6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);	
   872a8:	4629      	mov	r1, r5
   872aa:	2030      	movs	r0, #48	; 0x30
   872ac:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
   872ae:	4629      	mov	r1, r5
   872b0:	2033      	movs	r0, #51	; 0x33
   872b2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
   872b4:	4629      	mov	r1, r5
   872b6:	2037      	movs	r0, #55	; 0x37
   872b8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
   872ba:	4629      	mov	r1, r5
   872bc:	2034      	movs	r0, #52	; 0x34
   872be:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A19, PIN_EBI_ADDR_BUS_FLAG2);
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A20, PIN_EBI_ADDR_BUS_FLAG2);
	*/	
	
	/* Configure EBI I/O for PSRAM connection */
	printf("Setting up FPGA Communication\n");
   872c0:	483d      	ldr	r0, [pc, #244]	; (873b8 <main+0x1f8>)
   872c2:	47b8      	blx	r7
	
	/* complete SMC configuration between PSRAM and SMC waveforms. */
	smc_set_setup_timing(SMC, 0, SMC_SETUP_NWE_SETUP(0)
   872c4:	4c3d      	ldr	r4, [pc, #244]	; (873bc <main+0x1fc>)
   872c6:	4a3e      	ldr	r2, [pc, #248]	; (873c0 <main+0x200>)
   872c8:	4631      	mov	r1, r6
   872ca:	4620      	mov	r0, r4
   872cc:	4b3d      	ldr	r3, [pc, #244]	; (873c4 <main+0x204>)
   872ce:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(1)
	| SMC_SETUP_NRD_SETUP(1)
	| SMC_SETUP_NCS_RD_SETUP(1));
	smc_set_pulse_timing(SMC, 0, SMC_PULSE_NWE_PULSE(1)
   872d0:	4a3d      	ldr	r2, [pc, #244]	; (873c8 <main+0x208>)
   872d2:	4631      	mov	r1, r6
   872d4:	4620      	mov	r0, r4
   872d6:	4b3d      	ldr	r3, [pc, #244]	; (873cc <main+0x20c>)
   872d8:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(1)
	| SMC_PULSE_NRD_PULSE(3)
	| SMC_PULSE_NCS_RD_PULSE(1));
	smc_set_cycle_timing(SMC, 0, SMC_CYCLE_NWE_CYCLE(2)
   872da:	4a3d      	ldr	r2, [pc, #244]	; (873d0 <main+0x210>)
   872dc:	4631      	mov	r1, r6
   872de:	4620      	mov	r0, r4
   872e0:	4b3c      	ldr	r3, [pc, #240]	; (873d4 <main+0x214>)
   872e2:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(4));
	smc_set_mode(SMC, 0, SMC_MODE_READ_MODE | SMC_MODE_WRITE_MODE
   872e4:	2203      	movs	r2, #3
   872e6:	4631      	mov	r1, r6
   872e8:	4620      	mov	r0, r4
   872ea:	4b3b      	ldr	r3, [pc, #236]	; (873d8 <main+0x218>)
   872ec:	4798      	blx	r3
	| SMC_MODE_DBW_BIT_8);
	
	ui_init();
   872ee:	4b3b      	ldr	r3, [pc, #236]	; (873dc <main+0x21c>)
   872f0:	4798      	blx	r3

	// Start USB stack to authorize VBus monitoring
	udc_start();
   872f2:	4b3b      	ldr	r3, [pc, #236]	; (873e0 <main+0x220>)
   872f4:	4798      	blx	r3
//@}

static inline void genclk_enable(const struct genclk_config *p_cfg,
		uint32_t ul_id)
{
	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
   872f6:	2204      	movs	r2, #4
   872f8:	4b3a      	ldr	r3, [pc, #232]	; (873e4 <main+0x224>)
   872fa:	641a      	str	r2, [r3, #64]	; 0x40
	pmc_enable_pck(ul_id);
   872fc:	4630      	mov	r0, r6
   872fe:	4b3a      	ldr	r3, [pc, #232]	; (873e8 <main+0x228>)
   87300:	4798      	blx	r3
	genclk_enable_config(GENCLK_PCK_0, GENCLK_PCK_SRC_MCK, GENCLK_PCK_PRES_1);
	
	//Following is 60MHz version
	//genclk_enable_config(GENCLK_PCK_0, GENCLK_PCK_SRC_PLLBCK, GENCLK_PCK_PRES_4);
	
	printf("Event Loop Entered, waiting...\n");
   87302:	483a      	ldr	r0, [pc, #232]	; (873ec <main+0x22c>)
   87304:	47b8      	blx	r7
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
   87306:	4c1d      	ldr	r4, [pc, #116]	; (8737c <main+0x1bc>)
   87308:	4635      	mov	r5, r6
   8730a:	4637      	mov	r7, r6
	while (!(*lock_ptr)) {
   8730c:	4e1c      	ldr	r6, [pc, #112]	; (87380 <main+0x1c0>)
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	cpu_irq_disable();

	// Atomically enable the global interrupts and enter the sleep mode.
	pmc_sleep(sleep_mode);
   8730e:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 873f0 <main+0x230>
   87312:	e004      	b.n	8731e <main+0x15e>

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
		cpu_irq_enable();
   87314:	2301      	movs	r3, #1
   87316:	7023      	strb	r3, [r4, #0]
   87318:	f3bf 8f5f 	dmb	sy
   8731c:	b662      	cpsie	i
  __ASM volatile ("cpsid i");
   8731e:	b672      	cpsid	i
   87320:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   87324:	7027      	strb	r7, [r4, #0]
	while (!(*lock_ptr)) {
   87326:	7833      	ldrb	r3, [r6, #0]
   87328:	2b00      	cmp	r3, #0
   8732a:	d1f3      	bne.n	87314 <main+0x154>
   8732c:	4b14      	ldr	r3, [pc, #80]	; (87380 <main+0x1c0>)
   8732e:	4628      	mov	r0, r5
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   87330:	3001      	adds	r0, #1
   87332:	b2c0      	uxtb	r0, r0
	while (!(*lock_ptr)) {
   87334:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   87338:	2a00      	cmp	r2, #0
   8733a:	d0f9      	beq.n	87330 <main+0x170>
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   8733c:	2800      	cmp	r0, #0
   8733e:	d0e9      	beq.n	87314 <main+0x154>
   87340:	b672      	cpsid	i
   87342:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   87346:	7025      	strb	r5, [r4, #0]
	pmc_sleep(sleep_mode);
   87348:	47c0      	blx	r8
   8734a:	e7e8      	b.n	8731e <main+0x15e>
   8734c:	00081e95 	.word	0x00081e95
   87350:	00085249 	.word	0x00085249
   87354:	400e0600 	.word	0x400e0600
   87358:	20002464 	.word	0x20002464
   8735c:	00087141 	.word	0x00087141
   87360:	20002460 	.word	0x20002460
   87364:	000870b5 	.word	0x000870b5
   87368:	2000245c 	.word	0x2000245c
   8736c:	05b8d800 	.word	0x05b8d800
   87370:	00086d9f 	.word	0x00086d9f
   87374:	200006e0 	.word	0x200006e0
   87378:	00087905 	.word	0x00087905
   8737c:	200006b4 	.word	0x200006b4
   87380:	20002454 	.word	0x20002454
   87384:	000843bd 	.word	0x000843bd
   87388:	00084d59 	.word	0x00084d59
   8738c:	00084149 	.word	0x00084149
   87390:	200006bc 	.word	0x200006bc
   87394:	0008d97c 	.word	0x0008d97c
   87398:	00087aa5 	.word	0x00087aa5
   8739c:	0008d984 	.word	0x0008d984
   873a0:	0008d990 	.word	0x0008d990
   873a4:	0008d99c 	.word	0x0008d99c
   873a8:	00087755 	.word	0x00087755
   873ac:	0008d9d0 	.word	0x0008d9d0
   873b0:	08000001 	.word	0x08000001
   873b4:	00084ef5 	.word	0x00084ef5
   873b8:	0008d9e4 	.word	0x0008d9e4
   873bc:	400e0000 	.word	0x400e0000
   873c0:	01010100 	.word	0x01010100
   873c4:	00084dc9 	.word	0x00084dc9
   873c8:	01030101 	.word	0x01030101
   873cc:	00084dd5 	.word	0x00084dd5
   873d0:	00040002 	.word	0x00040002
   873d4:	00084de1 	.word	0x00084de1
   873d8:	00084ded 	.word	0x00084ded
   873dc:	00084305 	.word	0x00084305
   873e0:	0008469d 	.word	0x0008469d
   873e4:	400e0400 	.word	0x400e0400
   873e8:	000852b1 	.word	0x000852b1
   873ec:	0008da04 	.word	0x0008da04
   873f0:	0008530d 	.word	0x0008530d

000873f4 <__aeabi_uldivmod>:
   873f4:	b953      	cbnz	r3, 8740c <__aeabi_uldivmod+0x18>
   873f6:	b94a      	cbnz	r2, 8740c <__aeabi_uldivmod+0x18>
   873f8:	2900      	cmp	r1, #0
   873fa:	bf08      	it	eq
   873fc:	2800      	cmpeq	r0, #0
   873fe:	bf1c      	itt	ne
   87400:	f04f 31ff 	movne.w	r1, #4294967295
   87404:	f04f 30ff 	movne.w	r0, #4294967295
   87408:	f000 b97a 	b.w	87700 <__aeabi_idiv0>
   8740c:	f1ad 0c08 	sub.w	ip, sp, #8
   87410:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   87414:	f000 f806 	bl	87424 <__udivmoddi4>
   87418:	f8dd e004 	ldr.w	lr, [sp, #4]
   8741c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87420:	b004      	add	sp, #16
   87422:	4770      	bx	lr

00087424 <__udivmoddi4>:
   87424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   87428:	468c      	mov	ip, r1
   8742a:	460e      	mov	r6, r1
   8742c:	4604      	mov	r4, r0
   8742e:	9d08      	ldr	r5, [sp, #32]
   87430:	2b00      	cmp	r3, #0
   87432:	d150      	bne.n	874d6 <__udivmoddi4+0xb2>
   87434:	428a      	cmp	r2, r1
   87436:	4617      	mov	r7, r2
   87438:	d96c      	bls.n	87514 <__udivmoddi4+0xf0>
   8743a:	fab2 fe82 	clz	lr, r2
   8743e:	f1be 0f00 	cmp.w	lr, #0
   87442:	d00b      	beq.n	8745c <__udivmoddi4+0x38>
   87444:	f1ce 0c20 	rsb	ip, lr, #32
   87448:	fa01 f60e 	lsl.w	r6, r1, lr
   8744c:	fa20 fc0c 	lsr.w	ip, r0, ip
   87450:	fa02 f70e 	lsl.w	r7, r2, lr
   87454:	ea4c 0c06 	orr.w	ip, ip, r6
   87458:	fa00 f40e 	lsl.w	r4, r0, lr
   8745c:	0c3a      	lsrs	r2, r7, #16
   8745e:	fbbc f9f2 	udiv	r9, ip, r2
   87462:	b2bb      	uxth	r3, r7
   87464:	fb02 cc19 	mls	ip, r2, r9, ip
   87468:	fb09 fa03 	mul.w	sl, r9, r3
   8746c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   87470:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   87474:	45b2      	cmp	sl, r6
   87476:	d90a      	bls.n	8748e <__udivmoddi4+0x6a>
   87478:	19f6      	adds	r6, r6, r7
   8747a:	f109 31ff 	add.w	r1, r9, #4294967295
   8747e:	f080 8125 	bcs.w	876cc <__udivmoddi4+0x2a8>
   87482:	45b2      	cmp	sl, r6
   87484:	f240 8122 	bls.w	876cc <__udivmoddi4+0x2a8>
   87488:	f1a9 0902 	sub.w	r9, r9, #2
   8748c:	443e      	add	r6, r7
   8748e:	eba6 060a 	sub.w	r6, r6, sl
   87492:	fbb6 f0f2 	udiv	r0, r6, r2
   87496:	fb02 6610 	mls	r6, r2, r0, r6
   8749a:	fb00 f303 	mul.w	r3, r0, r3
   8749e:	b2a4      	uxth	r4, r4
   874a0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   874a4:	42a3      	cmp	r3, r4
   874a6:	d909      	bls.n	874bc <__udivmoddi4+0x98>
   874a8:	19e4      	adds	r4, r4, r7
   874aa:	f100 32ff 	add.w	r2, r0, #4294967295
   874ae:	f080 810b 	bcs.w	876c8 <__udivmoddi4+0x2a4>
   874b2:	42a3      	cmp	r3, r4
   874b4:	f240 8108 	bls.w	876c8 <__udivmoddi4+0x2a4>
   874b8:	3802      	subs	r0, #2
   874ba:	443c      	add	r4, r7
   874bc:	2100      	movs	r1, #0
   874be:	1ae4      	subs	r4, r4, r3
   874c0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   874c4:	2d00      	cmp	r5, #0
   874c6:	d062      	beq.n	8758e <__udivmoddi4+0x16a>
   874c8:	2300      	movs	r3, #0
   874ca:	fa24 f40e 	lsr.w	r4, r4, lr
   874ce:	602c      	str	r4, [r5, #0]
   874d0:	606b      	str	r3, [r5, #4]
   874d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   874d6:	428b      	cmp	r3, r1
   874d8:	d907      	bls.n	874ea <__udivmoddi4+0xc6>
   874da:	2d00      	cmp	r5, #0
   874dc:	d055      	beq.n	8758a <__udivmoddi4+0x166>
   874de:	2100      	movs	r1, #0
   874e0:	e885 0041 	stmia.w	r5, {r0, r6}
   874e4:	4608      	mov	r0, r1
   874e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   874ea:	fab3 f183 	clz	r1, r3
   874ee:	2900      	cmp	r1, #0
   874f0:	f040 808f 	bne.w	87612 <__udivmoddi4+0x1ee>
   874f4:	42b3      	cmp	r3, r6
   874f6:	d302      	bcc.n	874fe <__udivmoddi4+0xda>
   874f8:	4282      	cmp	r2, r0
   874fa:	f200 80fc 	bhi.w	876f6 <__udivmoddi4+0x2d2>
   874fe:	1a84      	subs	r4, r0, r2
   87500:	eb66 0603 	sbc.w	r6, r6, r3
   87504:	2001      	movs	r0, #1
   87506:	46b4      	mov	ip, r6
   87508:	2d00      	cmp	r5, #0
   8750a:	d040      	beq.n	8758e <__udivmoddi4+0x16a>
   8750c:	e885 1010 	stmia.w	r5, {r4, ip}
   87510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87514:	b912      	cbnz	r2, 8751c <__udivmoddi4+0xf8>
   87516:	2701      	movs	r7, #1
   87518:	fbb7 f7f2 	udiv	r7, r7, r2
   8751c:	fab7 fe87 	clz	lr, r7
   87520:	f1be 0f00 	cmp.w	lr, #0
   87524:	d135      	bne.n	87592 <__udivmoddi4+0x16e>
   87526:	2101      	movs	r1, #1
   87528:	1bf6      	subs	r6, r6, r7
   8752a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8752e:	fa1f f887 	uxth.w	r8, r7
   87532:	fbb6 f2fc 	udiv	r2, r6, ip
   87536:	fb0c 6612 	mls	r6, ip, r2, r6
   8753a:	fb08 f002 	mul.w	r0, r8, r2
   8753e:	0c23      	lsrs	r3, r4, #16
   87540:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   87544:	42b0      	cmp	r0, r6
   87546:	d907      	bls.n	87558 <__udivmoddi4+0x134>
   87548:	19f6      	adds	r6, r6, r7
   8754a:	f102 33ff 	add.w	r3, r2, #4294967295
   8754e:	d202      	bcs.n	87556 <__udivmoddi4+0x132>
   87550:	42b0      	cmp	r0, r6
   87552:	f200 80d2 	bhi.w	876fa <__udivmoddi4+0x2d6>
   87556:	461a      	mov	r2, r3
   87558:	1a36      	subs	r6, r6, r0
   8755a:	fbb6 f0fc 	udiv	r0, r6, ip
   8755e:	fb0c 6610 	mls	r6, ip, r0, r6
   87562:	fb08 f800 	mul.w	r8, r8, r0
   87566:	b2a3      	uxth	r3, r4
   87568:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   8756c:	45a0      	cmp	r8, r4
   8756e:	d907      	bls.n	87580 <__udivmoddi4+0x15c>
   87570:	19e4      	adds	r4, r4, r7
   87572:	f100 33ff 	add.w	r3, r0, #4294967295
   87576:	d202      	bcs.n	8757e <__udivmoddi4+0x15a>
   87578:	45a0      	cmp	r8, r4
   8757a:	f200 80b9 	bhi.w	876f0 <__udivmoddi4+0x2cc>
   8757e:	4618      	mov	r0, r3
   87580:	eba4 0408 	sub.w	r4, r4, r8
   87584:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   87588:	e79c      	b.n	874c4 <__udivmoddi4+0xa0>
   8758a:	4629      	mov	r1, r5
   8758c:	4628      	mov	r0, r5
   8758e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87592:	fa07 f70e 	lsl.w	r7, r7, lr
   87596:	f1ce 0320 	rsb	r3, lr, #32
   8759a:	fa26 f203 	lsr.w	r2, r6, r3
   8759e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   875a2:	fbb2 f1fc 	udiv	r1, r2, ip
   875a6:	fa1f f887 	uxth.w	r8, r7
   875aa:	fb0c 2211 	mls	r2, ip, r1, r2
   875ae:	fa06 f60e 	lsl.w	r6, r6, lr
   875b2:	fa20 f303 	lsr.w	r3, r0, r3
   875b6:	fb01 f908 	mul.w	r9, r1, r8
   875ba:	4333      	orrs	r3, r6
   875bc:	0c1e      	lsrs	r6, r3, #16
   875be:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   875c2:	45b1      	cmp	r9, r6
   875c4:	fa00 f40e 	lsl.w	r4, r0, lr
   875c8:	d909      	bls.n	875de <__udivmoddi4+0x1ba>
   875ca:	19f6      	adds	r6, r6, r7
   875cc:	f101 32ff 	add.w	r2, r1, #4294967295
   875d0:	f080 808c 	bcs.w	876ec <__udivmoddi4+0x2c8>
   875d4:	45b1      	cmp	r9, r6
   875d6:	f240 8089 	bls.w	876ec <__udivmoddi4+0x2c8>
   875da:	3902      	subs	r1, #2
   875dc:	443e      	add	r6, r7
   875de:	eba6 0609 	sub.w	r6, r6, r9
   875e2:	fbb6 f0fc 	udiv	r0, r6, ip
   875e6:	fb0c 6210 	mls	r2, ip, r0, r6
   875ea:	fb00 f908 	mul.w	r9, r0, r8
   875ee:	b29e      	uxth	r6, r3
   875f0:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   875f4:	45b1      	cmp	r9, r6
   875f6:	d907      	bls.n	87608 <__udivmoddi4+0x1e4>
   875f8:	19f6      	adds	r6, r6, r7
   875fa:	f100 33ff 	add.w	r3, r0, #4294967295
   875fe:	d271      	bcs.n	876e4 <__udivmoddi4+0x2c0>
   87600:	45b1      	cmp	r9, r6
   87602:	d96f      	bls.n	876e4 <__udivmoddi4+0x2c0>
   87604:	3802      	subs	r0, #2
   87606:	443e      	add	r6, r7
   87608:	eba6 0609 	sub.w	r6, r6, r9
   8760c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   87610:	e78f      	b.n	87532 <__udivmoddi4+0x10e>
   87612:	f1c1 0720 	rsb	r7, r1, #32
   87616:	fa22 f807 	lsr.w	r8, r2, r7
   8761a:	408b      	lsls	r3, r1
   8761c:	ea48 0303 	orr.w	r3, r8, r3
   87620:	fa26 f407 	lsr.w	r4, r6, r7
   87624:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   87628:	fbb4 f9fe 	udiv	r9, r4, lr
   8762c:	fa1f fc83 	uxth.w	ip, r3
   87630:	fb0e 4419 	mls	r4, lr, r9, r4
   87634:	408e      	lsls	r6, r1
   87636:	fa20 f807 	lsr.w	r8, r0, r7
   8763a:	fb09 fa0c 	mul.w	sl, r9, ip
   8763e:	ea48 0806 	orr.w	r8, r8, r6
   87642:	ea4f 4618 	mov.w	r6, r8, lsr #16
   87646:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8764a:	45a2      	cmp	sl, r4
   8764c:	fa02 f201 	lsl.w	r2, r2, r1
   87650:	fa00 f601 	lsl.w	r6, r0, r1
   87654:	d908      	bls.n	87668 <__udivmoddi4+0x244>
   87656:	18e4      	adds	r4, r4, r3
   87658:	f109 30ff 	add.w	r0, r9, #4294967295
   8765c:	d244      	bcs.n	876e8 <__udivmoddi4+0x2c4>
   8765e:	45a2      	cmp	sl, r4
   87660:	d942      	bls.n	876e8 <__udivmoddi4+0x2c4>
   87662:	f1a9 0902 	sub.w	r9, r9, #2
   87666:	441c      	add	r4, r3
   87668:	eba4 040a 	sub.w	r4, r4, sl
   8766c:	fbb4 f0fe 	udiv	r0, r4, lr
   87670:	fb0e 4410 	mls	r4, lr, r0, r4
   87674:	fb00 fc0c 	mul.w	ip, r0, ip
   87678:	fa1f f888 	uxth.w	r8, r8
   8767c:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   87680:	45a4      	cmp	ip, r4
   87682:	d907      	bls.n	87694 <__udivmoddi4+0x270>
   87684:	18e4      	adds	r4, r4, r3
   87686:	f100 3eff 	add.w	lr, r0, #4294967295
   8768a:	d229      	bcs.n	876e0 <__udivmoddi4+0x2bc>
   8768c:	45a4      	cmp	ip, r4
   8768e:	d927      	bls.n	876e0 <__udivmoddi4+0x2bc>
   87690:	3802      	subs	r0, #2
   87692:	441c      	add	r4, r3
   87694:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87698:	fba0 8902 	umull	r8, r9, r0, r2
   8769c:	eba4 0c0c 	sub.w	ip, r4, ip
   876a0:	45cc      	cmp	ip, r9
   876a2:	46c2      	mov	sl, r8
   876a4:	46ce      	mov	lr, r9
   876a6:	d315      	bcc.n	876d4 <__udivmoddi4+0x2b0>
   876a8:	d012      	beq.n	876d0 <__udivmoddi4+0x2ac>
   876aa:	b155      	cbz	r5, 876c2 <__udivmoddi4+0x29e>
   876ac:	ebb6 030a 	subs.w	r3, r6, sl
   876b0:	eb6c 060e 	sbc.w	r6, ip, lr
   876b4:	fa06 f707 	lsl.w	r7, r6, r7
   876b8:	40cb      	lsrs	r3, r1
   876ba:	431f      	orrs	r7, r3
   876bc:	40ce      	lsrs	r6, r1
   876be:	602f      	str	r7, [r5, #0]
   876c0:	606e      	str	r6, [r5, #4]
   876c2:	2100      	movs	r1, #0
   876c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   876c8:	4610      	mov	r0, r2
   876ca:	e6f7      	b.n	874bc <__udivmoddi4+0x98>
   876cc:	4689      	mov	r9, r1
   876ce:	e6de      	b.n	8748e <__udivmoddi4+0x6a>
   876d0:	4546      	cmp	r6, r8
   876d2:	d2ea      	bcs.n	876aa <__udivmoddi4+0x286>
   876d4:	ebb8 0a02 	subs.w	sl, r8, r2
   876d8:	eb69 0e03 	sbc.w	lr, r9, r3
   876dc:	3801      	subs	r0, #1
   876de:	e7e4      	b.n	876aa <__udivmoddi4+0x286>
   876e0:	4670      	mov	r0, lr
   876e2:	e7d7      	b.n	87694 <__udivmoddi4+0x270>
   876e4:	4618      	mov	r0, r3
   876e6:	e78f      	b.n	87608 <__udivmoddi4+0x1e4>
   876e8:	4681      	mov	r9, r0
   876ea:	e7bd      	b.n	87668 <__udivmoddi4+0x244>
   876ec:	4611      	mov	r1, r2
   876ee:	e776      	b.n	875de <__udivmoddi4+0x1ba>
   876f0:	3802      	subs	r0, #2
   876f2:	443c      	add	r4, r7
   876f4:	e744      	b.n	87580 <__udivmoddi4+0x15c>
   876f6:	4608      	mov	r0, r1
   876f8:	e706      	b.n	87508 <__udivmoddi4+0xe4>
   876fa:	3a02      	subs	r2, #2
   876fc:	443e      	add	r6, r7
   876fe:	e72b      	b.n	87558 <__udivmoddi4+0x134>

00087700 <__aeabi_idiv0>:
   87700:	4770      	bx	lr
   87702:	bf00      	nop

00087704 <__libc_init_array>:
   87704:	b570      	push	{r4, r5, r6, lr}
   87706:	4e0f      	ldr	r6, [pc, #60]	; (87744 <__libc_init_array+0x40>)
   87708:	4d0f      	ldr	r5, [pc, #60]	; (87748 <__libc_init_array+0x44>)
   8770a:	1b76      	subs	r6, r6, r5
   8770c:	10b6      	asrs	r6, r6, #2
   8770e:	bf18      	it	ne
   87710:	2400      	movne	r4, #0
   87712:	d005      	beq.n	87720 <__libc_init_array+0x1c>
   87714:	3401      	adds	r4, #1
   87716:	f855 3b04 	ldr.w	r3, [r5], #4
   8771a:	4798      	blx	r3
   8771c:	42a6      	cmp	r6, r4
   8771e:	d1f9      	bne.n	87714 <__libc_init_array+0x10>
   87720:	4e0a      	ldr	r6, [pc, #40]	; (8774c <__libc_init_array+0x48>)
   87722:	4d0b      	ldr	r5, [pc, #44]	; (87750 <__libc_init_array+0x4c>)
   87724:	f006 fad4 	bl	8dcd0 <_init>
   87728:	1b76      	subs	r6, r6, r5
   8772a:	10b6      	asrs	r6, r6, #2
   8772c:	bf18      	it	ne
   8772e:	2400      	movne	r4, #0
   87730:	d006      	beq.n	87740 <__libc_init_array+0x3c>
   87732:	3401      	adds	r4, #1
   87734:	f855 3b04 	ldr.w	r3, [r5], #4
   87738:	4798      	blx	r3
   8773a:	42a6      	cmp	r6, r4
   8773c:	d1f9      	bne.n	87732 <__libc_init_array+0x2e>
   8773e:	bd70      	pop	{r4, r5, r6, pc}
   87740:	bd70      	pop	{r4, r5, r6, pc}
   87742:	bf00      	nop
   87744:	0008dcdc 	.word	0x0008dcdc
   87748:	0008dcdc 	.word	0x0008dcdc
   8774c:	0008dce4 	.word	0x0008dce4
   87750:	0008dcdc 	.word	0x0008dcdc

00087754 <iprintf>:
   87754:	b40f      	push	{r0, r1, r2, r3}
   87756:	b510      	push	{r4, lr}
   87758:	4b07      	ldr	r3, [pc, #28]	; (87778 <iprintf+0x24>)
   8775a:	b082      	sub	sp, #8
   8775c:	ac04      	add	r4, sp, #16
   8775e:	f854 2b04 	ldr.w	r2, [r4], #4
   87762:	6818      	ldr	r0, [r3, #0]
   87764:	4623      	mov	r3, r4
   87766:	6881      	ldr	r1, [r0, #8]
   87768:	9401      	str	r4, [sp, #4]
   8776a:	f001 fc81 	bl	89070 <_vfiprintf_r>
   8776e:	b002      	add	sp, #8
   87770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   87774:	b004      	add	sp, #16
   87776:	4770      	bx	lr
   87778:	200006e0 	.word	0x200006e0

0008777c <memcpy>:
   8777c:	4684      	mov	ip, r0
   8777e:	ea41 0300 	orr.w	r3, r1, r0
   87782:	f013 0303 	ands.w	r3, r3, #3
   87786:	d149      	bne.n	8781c <memcpy+0xa0>
   87788:	3a40      	subs	r2, #64	; 0x40
   8778a:	d323      	bcc.n	877d4 <memcpy+0x58>
   8778c:	680b      	ldr	r3, [r1, #0]
   8778e:	6003      	str	r3, [r0, #0]
   87790:	684b      	ldr	r3, [r1, #4]
   87792:	6043      	str	r3, [r0, #4]
   87794:	688b      	ldr	r3, [r1, #8]
   87796:	6083      	str	r3, [r0, #8]
   87798:	68cb      	ldr	r3, [r1, #12]
   8779a:	60c3      	str	r3, [r0, #12]
   8779c:	690b      	ldr	r3, [r1, #16]
   8779e:	6103      	str	r3, [r0, #16]
   877a0:	694b      	ldr	r3, [r1, #20]
   877a2:	6143      	str	r3, [r0, #20]
   877a4:	698b      	ldr	r3, [r1, #24]
   877a6:	6183      	str	r3, [r0, #24]
   877a8:	69cb      	ldr	r3, [r1, #28]
   877aa:	61c3      	str	r3, [r0, #28]
   877ac:	6a0b      	ldr	r3, [r1, #32]
   877ae:	6203      	str	r3, [r0, #32]
   877b0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   877b2:	6243      	str	r3, [r0, #36]	; 0x24
   877b4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   877b6:	6283      	str	r3, [r0, #40]	; 0x28
   877b8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   877ba:	62c3      	str	r3, [r0, #44]	; 0x2c
   877bc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   877be:	6303      	str	r3, [r0, #48]	; 0x30
   877c0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   877c2:	6343      	str	r3, [r0, #52]	; 0x34
   877c4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   877c6:	6383      	str	r3, [r0, #56]	; 0x38
   877c8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   877ca:	63c3      	str	r3, [r0, #60]	; 0x3c
   877cc:	3040      	adds	r0, #64	; 0x40
   877ce:	3140      	adds	r1, #64	; 0x40
   877d0:	3a40      	subs	r2, #64	; 0x40
   877d2:	d2db      	bcs.n	8778c <memcpy+0x10>
   877d4:	3230      	adds	r2, #48	; 0x30
   877d6:	d30b      	bcc.n	877f0 <memcpy+0x74>
   877d8:	680b      	ldr	r3, [r1, #0]
   877da:	6003      	str	r3, [r0, #0]
   877dc:	684b      	ldr	r3, [r1, #4]
   877de:	6043      	str	r3, [r0, #4]
   877e0:	688b      	ldr	r3, [r1, #8]
   877e2:	6083      	str	r3, [r0, #8]
   877e4:	68cb      	ldr	r3, [r1, #12]
   877e6:	60c3      	str	r3, [r0, #12]
   877e8:	3010      	adds	r0, #16
   877ea:	3110      	adds	r1, #16
   877ec:	3a10      	subs	r2, #16
   877ee:	d2f3      	bcs.n	877d8 <memcpy+0x5c>
   877f0:	320c      	adds	r2, #12
   877f2:	d305      	bcc.n	87800 <memcpy+0x84>
   877f4:	f851 3b04 	ldr.w	r3, [r1], #4
   877f8:	f840 3b04 	str.w	r3, [r0], #4
   877fc:	3a04      	subs	r2, #4
   877fe:	d2f9      	bcs.n	877f4 <memcpy+0x78>
   87800:	3204      	adds	r2, #4
   87802:	d008      	beq.n	87816 <memcpy+0x9a>
   87804:	07d2      	lsls	r2, r2, #31
   87806:	bf1c      	itt	ne
   87808:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8780c:	f800 3b01 	strbne.w	r3, [r0], #1
   87810:	d301      	bcc.n	87816 <memcpy+0x9a>
   87812:	880b      	ldrh	r3, [r1, #0]
   87814:	8003      	strh	r3, [r0, #0]
   87816:	4660      	mov	r0, ip
   87818:	4770      	bx	lr
   8781a:	bf00      	nop
   8781c:	2a08      	cmp	r2, #8
   8781e:	d313      	bcc.n	87848 <memcpy+0xcc>
   87820:	078b      	lsls	r3, r1, #30
   87822:	d0b1      	beq.n	87788 <memcpy+0xc>
   87824:	f010 0303 	ands.w	r3, r0, #3
   87828:	d0ae      	beq.n	87788 <memcpy+0xc>
   8782a:	f1c3 0304 	rsb	r3, r3, #4
   8782e:	1ad2      	subs	r2, r2, r3
   87830:	07db      	lsls	r3, r3, #31
   87832:	bf1c      	itt	ne
   87834:	f811 3b01 	ldrbne.w	r3, [r1], #1
   87838:	f800 3b01 	strbne.w	r3, [r0], #1
   8783c:	d3a4      	bcc.n	87788 <memcpy+0xc>
   8783e:	f831 3b02 	ldrh.w	r3, [r1], #2
   87842:	f820 3b02 	strh.w	r3, [r0], #2
   87846:	e79f      	b.n	87788 <memcpy+0xc>
   87848:	3a04      	subs	r2, #4
   8784a:	d3d9      	bcc.n	87800 <memcpy+0x84>
   8784c:	3a01      	subs	r2, #1
   8784e:	f811 3b01 	ldrb.w	r3, [r1], #1
   87852:	f800 3b01 	strb.w	r3, [r0], #1
   87856:	d2f9      	bcs.n	8784c <memcpy+0xd0>
   87858:	780b      	ldrb	r3, [r1, #0]
   8785a:	7003      	strb	r3, [r0, #0]
   8785c:	784b      	ldrb	r3, [r1, #1]
   8785e:	7043      	strb	r3, [r0, #1]
   87860:	788b      	ldrb	r3, [r1, #2]
   87862:	7083      	strb	r3, [r0, #2]
   87864:	4660      	mov	r0, ip
   87866:	4770      	bx	lr

00087868 <memset>:
   87868:	b470      	push	{r4, r5, r6}
   8786a:	0786      	lsls	r6, r0, #30
   8786c:	d046      	beq.n	878fc <memset+0x94>
   8786e:	1e54      	subs	r4, r2, #1
   87870:	2a00      	cmp	r2, #0
   87872:	d041      	beq.n	878f8 <memset+0x90>
   87874:	b2ca      	uxtb	r2, r1
   87876:	4603      	mov	r3, r0
   87878:	e002      	b.n	87880 <memset+0x18>
   8787a:	f114 34ff 	adds.w	r4, r4, #4294967295
   8787e:	d33b      	bcc.n	878f8 <memset+0x90>
   87880:	f803 2b01 	strb.w	r2, [r3], #1
   87884:	079d      	lsls	r5, r3, #30
   87886:	d1f8      	bne.n	8787a <memset+0x12>
   87888:	2c03      	cmp	r4, #3
   8788a:	d92e      	bls.n	878ea <memset+0x82>
   8788c:	b2cd      	uxtb	r5, r1
   8788e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   87892:	2c0f      	cmp	r4, #15
   87894:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   87898:	d919      	bls.n	878ce <memset+0x66>
   8789a:	4626      	mov	r6, r4
   8789c:	f103 0210 	add.w	r2, r3, #16
   878a0:	3e10      	subs	r6, #16
   878a2:	2e0f      	cmp	r6, #15
   878a4:	f842 5c10 	str.w	r5, [r2, #-16]
   878a8:	f842 5c0c 	str.w	r5, [r2, #-12]
   878ac:	f842 5c08 	str.w	r5, [r2, #-8]
   878b0:	f842 5c04 	str.w	r5, [r2, #-4]
   878b4:	f102 0210 	add.w	r2, r2, #16
   878b8:	d8f2      	bhi.n	878a0 <memset+0x38>
   878ba:	f1a4 0210 	sub.w	r2, r4, #16
   878be:	f022 020f 	bic.w	r2, r2, #15
   878c2:	f004 040f 	and.w	r4, r4, #15
   878c6:	3210      	adds	r2, #16
   878c8:	2c03      	cmp	r4, #3
   878ca:	4413      	add	r3, r2
   878cc:	d90d      	bls.n	878ea <memset+0x82>
   878ce:	461e      	mov	r6, r3
   878d0:	4622      	mov	r2, r4
   878d2:	3a04      	subs	r2, #4
   878d4:	2a03      	cmp	r2, #3
   878d6:	f846 5b04 	str.w	r5, [r6], #4
   878da:	d8fa      	bhi.n	878d2 <memset+0x6a>
   878dc:	1f22      	subs	r2, r4, #4
   878de:	f022 0203 	bic.w	r2, r2, #3
   878e2:	3204      	adds	r2, #4
   878e4:	4413      	add	r3, r2
   878e6:	f004 0403 	and.w	r4, r4, #3
   878ea:	b12c      	cbz	r4, 878f8 <memset+0x90>
   878ec:	b2c9      	uxtb	r1, r1
   878ee:	441c      	add	r4, r3
   878f0:	f803 1b01 	strb.w	r1, [r3], #1
   878f4:	429c      	cmp	r4, r3
   878f6:	d1fb      	bne.n	878f0 <memset+0x88>
   878f8:	bc70      	pop	{r4, r5, r6}
   878fa:	4770      	bx	lr
   878fc:	4614      	mov	r4, r2
   878fe:	4603      	mov	r3, r0
   87900:	e7c2      	b.n	87888 <memset+0x20>
   87902:	bf00      	nop

00087904 <setbuf>:
   87904:	2900      	cmp	r1, #0
   87906:	bf0c      	ite	eq
   87908:	2202      	moveq	r2, #2
   8790a:	2200      	movne	r2, #0
   8790c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   87910:	f000 b800 	b.w	87914 <setvbuf>

00087914 <setvbuf>:
   87914:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   87918:	4d61      	ldr	r5, [pc, #388]	; (87aa0 <setvbuf+0x18c>)
   8791a:	b083      	sub	sp, #12
   8791c:	682d      	ldr	r5, [r5, #0]
   8791e:	4604      	mov	r4, r0
   87920:	460f      	mov	r7, r1
   87922:	4690      	mov	r8, r2
   87924:	461e      	mov	r6, r3
   87926:	b115      	cbz	r5, 8792e <setvbuf+0x1a>
   87928:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8792a:	2b00      	cmp	r3, #0
   8792c:	d064      	beq.n	879f8 <setvbuf+0xe4>
   8792e:	f1b8 0f02 	cmp.w	r8, #2
   87932:	d006      	beq.n	87942 <setvbuf+0x2e>
   87934:	f1b8 0f01 	cmp.w	r8, #1
   87938:	f200 809f 	bhi.w	87a7a <setvbuf+0x166>
   8793c:	2e00      	cmp	r6, #0
   8793e:	f2c0 809c 	blt.w	87a7a <setvbuf+0x166>
   87942:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87944:	07d8      	lsls	r0, r3, #31
   87946:	d534      	bpl.n	879b2 <setvbuf+0x9e>
   87948:	4621      	mov	r1, r4
   8794a:	4628      	mov	r0, r5
   8794c:	f003 fade 	bl	8af0c <_fflush_r>
   87950:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87952:	b141      	cbz	r1, 87966 <setvbuf+0x52>
   87954:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87958:	4299      	cmp	r1, r3
   8795a:	d002      	beq.n	87962 <setvbuf+0x4e>
   8795c:	4628      	mov	r0, r5
   8795e:	f003 fc53 	bl	8b208 <_free_r>
   87962:	2300      	movs	r3, #0
   87964:	6323      	str	r3, [r4, #48]	; 0x30
   87966:	2200      	movs	r2, #0
   87968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8796c:	61a2      	str	r2, [r4, #24]
   8796e:	6062      	str	r2, [r4, #4]
   87970:	061a      	lsls	r2, r3, #24
   87972:	d43a      	bmi.n	879ea <setvbuf+0xd6>
   87974:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   87978:	f023 0303 	bic.w	r3, r3, #3
   8797c:	f1b8 0f02 	cmp.w	r8, #2
   87980:	81a3      	strh	r3, [r4, #12]
   87982:	d01d      	beq.n	879c0 <setvbuf+0xac>
   87984:	ab01      	add	r3, sp, #4
   87986:	466a      	mov	r2, sp
   87988:	4621      	mov	r1, r4
   8798a:	4628      	mov	r0, r5
   8798c:	f003 fee8 	bl	8b760 <__swhatbuf_r>
   87990:	89a3      	ldrh	r3, [r4, #12]
   87992:	4318      	orrs	r0, r3
   87994:	81a0      	strh	r0, [r4, #12]
   87996:	2e00      	cmp	r6, #0
   87998:	d132      	bne.n	87a00 <setvbuf+0xec>
   8799a:	9e00      	ldr	r6, [sp, #0]
   8799c:	4630      	mov	r0, r6
   8799e:	f003 ff57 	bl	8b850 <malloc>
   879a2:	4607      	mov	r7, r0
   879a4:	2800      	cmp	r0, #0
   879a6:	d06b      	beq.n	87a80 <setvbuf+0x16c>
   879a8:	89a3      	ldrh	r3, [r4, #12]
   879aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   879ae:	81a3      	strh	r3, [r4, #12]
   879b0:	e028      	b.n	87a04 <setvbuf+0xf0>
   879b2:	89a3      	ldrh	r3, [r4, #12]
   879b4:	0599      	lsls	r1, r3, #22
   879b6:	d4c7      	bmi.n	87948 <setvbuf+0x34>
   879b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   879ba:	f003 fecd 	bl	8b758 <__retarget_lock_acquire_recursive>
   879be:	e7c3      	b.n	87948 <setvbuf+0x34>
   879c0:	2500      	movs	r5, #0
   879c2:	2600      	movs	r6, #0
   879c4:	2001      	movs	r0, #1
   879c6:	6e61      	ldr	r1, [r4, #100]	; 0x64
   879c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
   879cc:	f043 0302 	orr.w	r3, r3, #2
   879d0:	60a6      	str	r6, [r4, #8]
   879d2:	07ce      	lsls	r6, r1, #31
   879d4:	81a3      	strh	r3, [r4, #12]
   879d6:	6160      	str	r0, [r4, #20]
   879d8:	6022      	str	r2, [r4, #0]
   879da:	6122      	str	r2, [r4, #16]
   879dc:	d401      	bmi.n	879e2 <setvbuf+0xce>
   879de:	0598      	lsls	r0, r3, #22
   879e0:	d53e      	bpl.n	87a60 <setvbuf+0x14c>
   879e2:	4628      	mov	r0, r5
   879e4:	b003      	add	sp, #12
   879e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   879ea:	6921      	ldr	r1, [r4, #16]
   879ec:	4628      	mov	r0, r5
   879ee:	f003 fc0b 	bl	8b208 <_free_r>
   879f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   879f6:	e7bd      	b.n	87974 <setvbuf+0x60>
   879f8:	4628      	mov	r0, r5
   879fa:	f003 fadf 	bl	8afbc <__sinit>
   879fe:	e796      	b.n	8792e <setvbuf+0x1a>
   87a00:	2f00      	cmp	r7, #0
   87a02:	d0cb      	beq.n	8799c <setvbuf+0x88>
   87a04:	6bab      	ldr	r3, [r5, #56]	; 0x38
   87a06:	2b00      	cmp	r3, #0
   87a08:	d033      	beq.n	87a72 <setvbuf+0x15e>
   87a0a:	9b00      	ldr	r3, [sp, #0]
   87a0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   87a10:	429e      	cmp	r6, r3
   87a12:	bf1c      	itt	ne
   87a14:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   87a18:	81a2      	strhne	r2, [r4, #12]
   87a1a:	f1b8 0f01 	cmp.w	r8, #1
   87a1e:	bf04      	itt	eq
   87a20:	f042 0201 	orreq.w	r2, r2, #1
   87a24:	81a2      	strheq	r2, [r4, #12]
   87a26:	b292      	uxth	r2, r2
   87a28:	f012 0308 	ands.w	r3, r2, #8
   87a2c:	6027      	str	r7, [r4, #0]
   87a2e:	6127      	str	r7, [r4, #16]
   87a30:	6166      	str	r6, [r4, #20]
   87a32:	d00e      	beq.n	87a52 <setvbuf+0x13e>
   87a34:	07d1      	lsls	r1, r2, #31
   87a36:	d51a      	bpl.n	87a6e <setvbuf+0x15a>
   87a38:	2300      	movs	r3, #0
   87a3a:	6e65      	ldr	r5, [r4, #100]	; 0x64
   87a3c:	4276      	negs	r6, r6
   87a3e:	f015 0501 	ands.w	r5, r5, #1
   87a42:	61a6      	str	r6, [r4, #24]
   87a44:	60a3      	str	r3, [r4, #8]
   87a46:	d009      	beq.n	87a5c <setvbuf+0x148>
   87a48:	2500      	movs	r5, #0
   87a4a:	4628      	mov	r0, r5
   87a4c:	b003      	add	sp, #12
   87a4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   87a52:	60a3      	str	r3, [r4, #8]
   87a54:	6e65      	ldr	r5, [r4, #100]	; 0x64
   87a56:	f015 0501 	ands.w	r5, r5, #1
   87a5a:	d1f5      	bne.n	87a48 <setvbuf+0x134>
   87a5c:	0593      	lsls	r3, r2, #22
   87a5e:	d4c0      	bmi.n	879e2 <setvbuf+0xce>
   87a60:	6da0      	ldr	r0, [r4, #88]	; 0x58
   87a62:	f003 fe7b 	bl	8b75c <__retarget_lock_release_recursive>
   87a66:	4628      	mov	r0, r5
   87a68:	b003      	add	sp, #12
   87a6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   87a6e:	60a6      	str	r6, [r4, #8]
   87a70:	e7f0      	b.n	87a54 <setvbuf+0x140>
   87a72:	4628      	mov	r0, r5
   87a74:	f003 faa2 	bl	8afbc <__sinit>
   87a78:	e7c7      	b.n	87a0a <setvbuf+0xf6>
   87a7a:	f04f 35ff 	mov.w	r5, #4294967295
   87a7e:	e7b0      	b.n	879e2 <setvbuf+0xce>
   87a80:	f8dd 9000 	ldr.w	r9, [sp]
   87a84:	45b1      	cmp	r9, r6
   87a86:	d004      	beq.n	87a92 <setvbuf+0x17e>
   87a88:	4648      	mov	r0, r9
   87a8a:	f003 fee1 	bl	8b850 <malloc>
   87a8e:	4607      	mov	r7, r0
   87a90:	b920      	cbnz	r0, 87a9c <setvbuf+0x188>
   87a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87a96:	f04f 35ff 	mov.w	r5, #4294967295
   87a9a:	e792      	b.n	879c2 <setvbuf+0xae>
   87a9c:	464e      	mov	r6, r9
   87a9e:	e783      	b.n	879a8 <setvbuf+0x94>
   87aa0:	200006e0 	.word	0x200006e0

00087aa4 <sprintf>:
   87aa4:	b40e      	push	{r1, r2, r3}
   87aa6:	4601      	mov	r1, r0
   87aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
   87aaa:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   87aae:	f44f 7702 	mov.w	r7, #520	; 0x208
   87ab2:	f64f 76ff 	movw	r6, #65535	; 0xffff
   87ab6:	b09c      	sub	sp, #112	; 0x70
   87ab8:	ac21      	add	r4, sp, #132	; 0x84
   87aba:	f854 2b04 	ldr.w	r2, [r4], #4
   87abe:	4b0b      	ldr	r3, [pc, #44]	; (87aec <sprintf+0x48>)
   87ac0:	9102      	str	r1, [sp, #8]
   87ac2:	9106      	str	r1, [sp, #24]
   87ac4:	6818      	ldr	r0, [r3, #0]
   87ac6:	a902      	add	r1, sp, #8
   87ac8:	4623      	mov	r3, r4
   87aca:	9401      	str	r4, [sp, #4]
   87acc:	f8ad 7014 	strh.w	r7, [sp, #20]
   87ad0:	9504      	str	r5, [sp, #16]
   87ad2:	9507      	str	r5, [sp, #28]
   87ad4:	f8ad 6016 	strh.w	r6, [sp, #22]
   87ad8:	f000 f80a 	bl	87af0 <_svfprintf_r>
   87adc:	2200      	movs	r2, #0
   87ade:	9b02      	ldr	r3, [sp, #8]
   87ae0:	701a      	strb	r2, [r3, #0]
   87ae2:	b01c      	add	sp, #112	; 0x70
   87ae4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   87ae8:	b003      	add	sp, #12
   87aea:	4770      	bx	lr
   87aec:	200006e0 	.word	0x200006e0

00087af0 <_svfprintf_r>:
   87af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87af4:	b0c3      	sub	sp, #268	; 0x10c
   87af6:	460c      	mov	r4, r1
   87af8:	910b      	str	r1, [sp, #44]	; 0x2c
   87afa:	4692      	mov	sl, r2
   87afc:	930f      	str	r3, [sp, #60]	; 0x3c
   87afe:	900c      	str	r0, [sp, #48]	; 0x30
   87b00:	f003 fe18 	bl	8b734 <_localeconv_r>
   87b04:	6803      	ldr	r3, [r0, #0]
   87b06:	4618      	mov	r0, r3
   87b08:	931a      	str	r3, [sp, #104]	; 0x68
   87b0a:	f004 ff1f 	bl	8c94c <strlen>
   87b0e:	89a3      	ldrh	r3, [r4, #12]
   87b10:	9019      	str	r0, [sp, #100]	; 0x64
   87b12:	0619      	lsls	r1, r3, #24
   87b14:	d503      	bpl.n	87b1e <_svfprintf_r+0x2e>
   87b16:	6923      	ldr	r3, [r4, #16]
   87b18:	2b00      	cmp	r3, #0
   87b1a:	f001 8035 	beq.w	88b88 <_svfprintf_r+0x1098>
   87b1e:	2300      	movs	r3, #0
   87b20:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
   87b24:	46c8      	mov	r8, r9
   87b26:	9315      	str	r3, [sp, #84]	; 0x54
   87b28:	9313      	str	r3, [sp, #76]	; 0x4c
   87b2a:	9314      	str	r3, [sp, #80]	; 0x50
   87b2c:	9318      	str	r3, [sp, #96]	; 0x60
   87b2e:	931b      	str	r3, [sp, #108]	; 0x6c
   87b30:	9309      	str	r3, [sp, #36]	; 0x24
   87b32:	9316      	str	r3, [sp, #88]	; 0x58
   87b34:	9317      	str	r3, [sp, #92]	; 0x5c
   87b36:	9327      	str	r3, [sp, #156]	; 0x9c
   87b38:	9326      	str	r3, [sp, #152]	; 0x98
   87b3a:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
   87b3e:	f89a 3000 	ldrb.w	r3, [sl]
   87b42:	4654      	mov	r4, sl
   87b44:	b1eb      	cbz	r3, 87b82 <_svfprintf_r+0x92>
   87b46:	2b25      	cmp	r3, #37	; 0x25
   87b48:	d102      	bne.n	87b50 <_svfprintf_r+0x60>
   87b4a:	e01a      	b.n	87b82 <_svfprintf_r+0x92>
   87b4c:	2b25      	cmp	r3, #37	; 0x25
   87b4e:	d003      	beq.n	87b58 <_svfprintf_r+0x68>
   87b50:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   87b54:	2b00      	cmp	r3, #0
   87b56:	d1f9      	bne.n	87b4c <_svfprintf_r+0x5c>
   87b58:	eba4 050a 	sub.w	r5, r4, sl
   87b5c:	b18d      	cbz	r5, 87b82 <_svfprintf_r+0x92>
   87b5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87b60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   87b62:	3301      	adds	r3, #1
   87b64:	442a      	add	r2, r5
   87b66:	2b07      	cmp	r3, #7
   87b68:	f8c8 a000 	str.w	sl, [r8]
   87b6c:	f8c8 5004 	str.w	r5, [r8, #4]
   87b70:	9227      	str	r2, [sp, #156]	; 0x9c
   87b72:	9326      	str	r3, [sp, #152]	; 0x98
   87b74:	f300 808a 	bgt.w	87c8c <_svfprintf_r+0x19c>
   87b78:	f108 0808 	add.w	r8, r8, #8
   87b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   87b7e:	442b      	add	r3, r5
   87b80:	9309      	str	r3, [sp, #36]	; 0x24
   87b82:	7823      	ldrb	r3, [r4, #0]
   87b84:	2b00      	cmp	r3, #0
   87b86:	f000 8089 	beq.w	87c9c <_svfprintf_r+0x1ac>
   87b8a:	2300      	movs	r3, #0
   87b8c:	f04f 30ff 	mov.w	r0, #4294967295
   87b90:	461a      	mov	r2, r3
   87b92:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   87b96:	4619      	mov	r1, r3
   87b98:	930d      	str	r3, [sp, #52]	; 0x34
   87b9a:	469b      	mov	fp, r3
   87b9c:	7863      	ldrb	r3, [r4, #1]
   87b9e:	f104 0a01 	add.w	sl, r4, #1
   87ba2:	900a      	str	r0, [sp, #40]	; 0x28
   87ba4:	f10a 0a01 	add.w	sl, sl, #1
   87ba8:	f1a3 0020 	sub.w	r0, r3, #32
   87bac:	2858      	cmp	r0, #88	; 0x58
   87bae:	f200 83b7 	bhi.w	88320 <_svfprintf_r+0x830>
   87bb2:	e8df f010 	tbh	[pc, r0, lsl #1]
   87bb6:	034c      	.short	0x034c
   87bb8:	03b503b5 	.word	0x03b503b5
   87bbc:	03b50354 	.word	0x03b50354
   87bc0:	03b503b5 	.word	0x03b503b5
   87bc4:	03b503b5 	.word	0x03b503b5
   87bc8:	005903b5 	.word	0x005903b5
   87bcc:	03b50359 	.word	0x03b50359
   87bd0:	02140066 	.word	0x02140066
   87bd4:	022f03b5 	.word	0x022f03b5
   87bd8:	03a503a5 	.word	0x03a503a5
   87bdc:	03a503a5 	.word	0x03a503a5
   87be0:	03a503a5 	.word	0x03a503a5
   87be4:	03a503a5 	.word	0x03a503a5
   87be8:	03b503a5 	.word	0x03b503a5
   87bec:	03b503b5 	.word	0x03b503b5
   87bf0:	03b503b5 	.word	0x03b503b5
   87bf4:	03b503b5 	.word	0x03b503b5
   87bf8:	03b503b5 	.word	0x03b503b5
   87bfc:	028b03b5 	.word	0x028b03b5
   87c00:	03b502d3 	.word	0x03b502d3
   87c04:	03b502d3 	.word	0x03b502d3
   87c08:	03b503b5 	.word	0x03b503b5
   87c0c:	031b03b5 	.word	0x031b03b5
   87c10:	03b503b5 	.word	0x03b503b5
   87c14:	03b50320 	.word	0x03b50320
   87c18:	03b503b5 	.word	0x03b503b5
   87c1c:	03b503b5 	.word	0x03b503b5
   87c20:	03b50234 	.word	0x03b50234
   87c24:	024b03b5 	.word	0x024b03b5
   87c28:	03b503b5 	.word	0x03b503b5
   87c2c:	03b503b5 	.word	0x03b503b5
   87c30:	03b503b5 	.word	0x03b503b5
   87c34:	03b503b5 	.word	0x03b503b5
   87c38:	03b503b5 	.word	0x03b503b5
   87c3c:	039e0276 	.word	0x039e0276
   87c40:	02d302d3 	.word	0x02d302d3
   87c44:	036302d3 	.word	0x036302d3
   87c48:	03b5039e 	.word	0x03b5039e
   87c4c:	036803b5 	.word	0x036803b5
   87c50:	037503b5 	.word	0x037503b5
   87c54:	038c01dd 	.word	0x038c01dd
   87c58:	03b5035e 	.word	0x03b5035e
   87c5c:	03b501f2 	.word	0x03b501f2
   87c60:	03b50087 	.word	0x03b50087
   87c64:	033203b5 	.word	0x033203b5
   87c68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   87c6a:	6823      	ldr	r3, [r4, #0]
   87c6c:	4618      	mov	r0, r3
   87c6e:	930d      	str	r3, [sp, #52]	; 0x34
   87c70:	4623      	mov	r3, r4
   87c72:	2800      	cmp	r0, #0
   87c74:	f103 0304 	add.w	r3, r3, #4
   87c78:	930f      	str	r3, [sp, #60]	; 0x3c
   87c7a:	da04      	bge.n	87c86 <_svfprintf_r+0x196>
   87c7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   87c7e:	425b      	negs	r3, r3
   87c80:	930d      	str	r3, [sp, #52]	; 0x34
   87c82:	f04b 0b04 	orr.w	fp, fp, #4
   87c86:	f89a 3000 	ldrb.w	r3, [sl]
   87c8a:	e78b      	b.n	87ba4 <_svfprintf_r+0xb4>
   87c8c:	aa25      	add	r2, sp, #148	; 0x94
   87c8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   87c90:	980c      	ldr	r0, [sp, #48]	; 0x30
   87c92:	f004 fe89 	bl	8c9a8 <__ssprint_r>
   87c96:	b940      	cbnz	r0, 87caa <_svfprintf_r+0x1ba>
   87c98:	46c8      	mov	r8, r9
   87c9a:	e76f      	b.n	87b7c <_svfprintf_r+0x8c>
   87c9c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   87c9e:	b123      	cbz	r3, 87caa <_svfprintf_r+0x1ba>
   87ca0:	980c      	ldr	r0, [sp, #48]	; 0x30
   87ca2:	aa25      	add	r2, sp, #148	; 0x94
   87ca4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   87ca6:	f004 fe7f 	bl	8c9a8 <__ssprint_r>
   87caa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   87cac:	899b      	ldrh	r3, [r3, #12]
   87cae:	f013 0f40 	tst.w	r3, #64	; 0x40
   87cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   87cb4:	bf18      	it	ne
   87cb6:	f04f 33ff 	movne.w	r3, #4294967295
   87cba:	9309      	str	r3, [sp, #36]	; 0x24
   87cbc:	9809      	ldr	r0, [sp, #36]	; 0x24
   87cbe:	b043      	add	sp, #268	; 0x10c
   87cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87cc4:	f01b 0f20 	tst.w	fp, #32
   87cc8:	9311      	str	r3, [sp, #68]	; 0x44
   87cca:	f040 81af 	bne.w	8802c <_svfprintf_r+0x53c>
   87cce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   87cd0:	f01b 0f10 	tst.w	fp, #16
   87cd4:	4613      	mov	r3, r2
   87cd6:	f040 859a 	bne.w	8880e <_svfprintf_r+0xd1e>
   87cda:	f01b 0f40 	tst.w	fp, #64	; 0x40
   87cde:	f000 8596 	beq.w	8880e <_svfprintf_r+0xd1e>
   87ce2:	2500      	movs	r5, #0
   87ce4:	2301      	movs	r3, #1
   87ce6:	8814      	ldrh	r4, [r2, #0]
   87ce8:	3204      	adds	r2, #4
   87cea:	920f      	str	r2, [sp, #60]	; 0x3c
   87cec:	2200      	movs	r2, #0
   87cee:	4617      	mov	r7, r2
   87cf0:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
   87cf4:	990a      	ldr	r1, [sp, #40]	; 0x28
   87cf6:	1c4a      	adds	r2, r1, #1
   87cf8:	f000 8210 	beq.w	8811c <_svfprintf_r+0x62c>
   87cfc:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
   87d00:	9207      	str	r2, [sp, #28]
   87d02:	ea54 0205 	orrs.w	r2, r4, r5
   87d06:	f040 820f 	bne.w	88128 <_svfprintf_r+0x638>
   87d0a:	2900      	cmp	r1, #0
   87d0c:	f040 8431 	bne.w	88572 <_svfprintf_r+0xa82>
   87d10:	2b00      	cmp	r3, #0
   87d12:	f040 8539 	bne.w	88788 <_svfprintf_r+0xc98>
   87d16:	f01b 0301 	ands.w	r3, fp, #1
   87d1a:	930e      	str	r3, [sp, #56]	; 0x38
   87d1c:	f000 8662 	beq.w	889e4 <_svfprintf_r+0xef4>
   87d20:	2330      	movs	r3, #48	; 0x30
   87d22:	ae42      	add	r6, sp, #264	; 0x108
   87d24:	f806 3d41 	strb.w	r3, [r6, #-65]!
   87d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   87d2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   87d2c:	4293      	cmp	r3, r2
   87d2e:	bfb8      	it	lt
   87d30:	4613      	movlt	r3, r2
   87d32:	9308      	str	r3, [sp, #32]
   87d34:	2300      	movs	r3, #0
   87d36:	9312      	str	r3, [sp, #72]	; 0x48
   87d38:	b117      	cbz	r7, 87d40 <_svfprintf_r+0x250>
   87d3a:	9b08      	ldr	r3, [sp, #32]
   87d3c:	3301      	adds	r3, #1
   87d3e:	9308      	str	r3, [sp, #32]
   87d40:	9b07      	ldr	r3, [sp, #28]
   87d42:	f013 0302 	ands.w	r3, r3, #2
   87d46:	9310      	str	r3, [sp, #64]	; 0x40
   87d48:	d002      	beq.n	87d50 <_svfprintf_r+0x260>
   87d4a:	9b08      	ldr	r3, [sp, #32]
   87d4c:	3302      	adds	r3, #2
   87d4e:	9308      	str	r3, [sp, #32]
   87d50:	9b07      	ldr	r3, [sp, #28]
   87d52:	f013 0584 	ands.w	r5, r3, #132	; 0x84
   87d56:	f040 8310 	bne.w	8837a <_svfprintf_r+0x88a>
   87d5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   87d5c:	9a08      	ldr	r2, [sp, #32]
   87d5e:	eba3 0b02 	sub.w	fp, r3, r2
   87d62:	f1bb 0f00 	cmp.w	fp, #0
   87d66:	f340 8308 	ble.w	8837a <_svfprintf_r+0x88a>
   87d6a:	f1bb 0f10 	cmp.w	fp, #16
   87d6e:	f340 87b2 	ble.w	88cd6 <_svfprintf_r+0x11e6>
   87d72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   87d74:	4643      	mov	r3, r8
   87d76:	4621      	mov	r1, r4
   87d78:	46a8      	mov	r8, r5
   87d7a:	2710      	movs	r7, #16
   87d7c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   87d7e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   87d80:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   87d82:	e006      	b.n	87d92 <_svfprintf_r+0x2a2>
   87d84:	f1ab 0b10 	sub.w	fp, fp, #16
   87d88:	f1bb 0f10 	cmp.w	fp, #16
   87d8c:	f103 0308 	add.w	r3, r3, #8
   87d90:	dd18      	ble.n	87dc4 <_svfprintf_r+0x2d4>
   87d92:	3201      	adds	r2, #1
   87d94:	48ab      	ldr	r0, [pc, #684]	; (88044 <_svfprintf_r+0x554>)
   87d96:	3110      	adds	r1, #16
   87d98:	2a07      	cmp	r2, #7
   87d9a:	9127      	str	r1, [sp, #156]	; 0x9c
   87d9c:	9226      	str	r2, [sp, #152]	; 0x98
   87d9e:	e883 0081 	stmia.w	r3, {r0, r7}
   87da2:	ddef      	ble.n	87d84 <_svfprintf_r+0x294>
   87da4:	aa25      	add	r2, sp, #148	; 0x94
   87da6:	4629      	mov	r1, r5
   87da8:	4620      	mov	r0, r4
   87daa:	f004 fdfd 	bl	8c9a8 <__ssprint_r>
   87dae:	2800      	cmp	r0, #0
   87db0:	f47f af7b 	bne.w	87caa <_svfprintf_r+0x1ba>
   87db4:	f1ab 0b10 	sub.w	fp, fp, #16
   87db8:	f1bb 0f10 	cmp.w	fp, #16
   87dbc:	464b      	mov	r3, r9
   87dbe:	9927      	ldr	r1, [sp, #156]	; 0x9c
   87dc0:	9a26      	ldr	r2, [sp, #152]	; 0x98
   87dc2:	dce6      	bgt.n	87d92 <_svfprintf_r+0x2a2>
   87dc4:	4645      	mov	r5, r8
   87dc6:	460c      	mov	r4, r1
   87dc8:	4698      	mov	r8, r3
   87dca:	3201      	adds	r2, #1
   87dcc:	4b9d      	ldr	r3, [pc, #628]	; (88044 <_svfprintf_r+0x554>)
   87dce:	445c      	add	r4, fp
   87dd0:	2a07      	cmp	r2, #7
   87dd2:	9427      	str	r4, [sp, #156]	; 0x9c
   87dd4:	9226      	str	r2, [sp, #152]	; 0x98
   87dd6:	e888 0808 	stmia.w	r8, {r3, fp}
   87dda:	f300 82c3 	bgt.w	88364 <_svfprintf_r+0x874>
   87dde:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   87de2:	f108 0808 	add.w	r8, r8, #8
   87de6:	b187      	cbz	r7, 87e0a <_svfprintf_r+0x31a>
   87de8:	2101      	movs	r1, #1
   87dea:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87dec:	440c      	add	r4, r1
   87dee:	440b      	add	r3, r1
   87df0:	f10d 0277 	add.w	r2, sp, #119	; 0x77
   87df4:	2b07      	cmp	r3, #7
   87df6:	9427      	str	r4, [sp, #156]	; 0x9c
   87df8:	9326      	str	r3, [sp, #152]	; 0x98
   87dfa:	f8c8 1004 	str.w	r1, [r8, #4]
   87dfe:	f8c8 2000 	str.w	r2, [r8]
   87e02:	f300 83cd 	bgt.w	885a0 <_svfprintf_r+0xab0>
   87e06:	f108 0808 	add.w	r8, r8, #8
   87e0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   87e0c:	b17b      	cbz	r3, 87e2e <_svfprintf_r+0x33e>
   87e0e:	2102      	movs	r1, #2
   87e10:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87e12:	440c      	add	r4, r1
   87e14:	3301      	adds	r3, #1
   87e16:	aa1e      	add	r2, sp, #120	; 0x78
   87e18:	2b07      	cmp	r3, #7
   87e1a:	9427      	str	r4, [sp, #156]	; 0x9c
   87e1c:	9326      	str	r3, [sp, #152]	; 0x98
   87e1e:	f8c8 1004 	str.w	r1, [r8, #4]
   87e22:	f8c8 2000 	str.w	r2, [r8]
   87e26:	f300 8411 	bgt.w	8864c <_svfprintf_r+0xb5c>
   87e2a:	f108 0808 	add.w	r8, r8, #8
   87e2e:	2d80      	cmp	r5, #128	; 0x80
   87e30:	f000 8304 	beq.w	8843c <_svfprintf_r+0x94c>
   87e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   87e36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   87e38:	1a9f      	subs	r7, r3, r2
   87e3a:	2f00      	cmp	r7, #0
   87e3c:	dd37      	ble.n	87eae <_svfprintf_r+0x3be>
   87e3e:	2f10      	cmp	r7, #16
   87e40:	f340 8679 	ble.w	88b36 <_svfprintf_r+0x1046>
   87e44:	4d80      	ldr	r5, [pc, #512]	; (88048 <_svfprintf_r+0x558>)
   87e46:	4642      	mov	r2, r8
   87e48:	4621      	mov	r1, r4
   87e4a:	46b0      	mov	r8, r6
   87e4c:	f04f 0b10 	mov.w	fp, #16
   87e50:	462e      	mov	r6, r5
   87e52:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87e54:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   87e56:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   87e58:	e004      	b.n	87e64 <_svfprintf_r+0x374>
   87e5a:	3f10      	subs	r7, #16
   87e5c:	2f10      	cmp	r7, #16
   87e5e:	f102 0208 	add.w	r2, r2, #8
   87e62:	dd15      	ble.n	87e90 <_svfprintf_r+0x3a0>
   87e64:	3301      	adds	r3, #1
   87e66:	3110      	adds	r1, #16
   87e68:	2b07      	cmp	r3, #7
   87e6a:	9127      	str	r1, [sp, #156]	; 0x9c
   87e6c:	9326      	str	r3, [sp, #152]	; 0x98
   87e6e:	e882 0840 	stmia.w	r2, {r6, fp}
   87e72:	ddf2      	ble.n	87e5a <_svfprintf_r+0x36a>
   87e74:	aa25      	add	r2, sp, #148	; 0x94
   87e76:	4629      	mov	r1, r5
   87e78:	4620      	mov	r0, r4
   87e7a:	f004 fd95 	bl	8c9a8 <__ssprint_r>
   87e7e:	2800      	cmp	r0, #0
   87e80:	f47f af13 	bne.w	87caa <_svfprintf_r+0x1ba>
   87e84:	3f10      	subs	r7, #16
   87e86:	2f10      	cmp	r7, #16
   87e88:	464a      	mov	r2, r9
   87e8a:	9927      	ldr	r1, [sp, #156]	; 0x9c
   87e8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87e8e:	dce9      	bgt.n	87e64 <_svfprintf_r+0x374>
   87e90:	4635      	mov	r5, r6
   87e92:	460c      	mov	r4, r1
   87e94:	4646      	mov	r6, r8
   87e96:	4690      	mov	r8, r2
   87e98:	3301      	adds	r3, #1
   87e9a:	443c      	add	r4, r7
   87e9c:	2b07      	cmp	r3, #7
   87e9e:	9427      	str	r4, [sp, #156]	; 0x9c
   87ea0:	9326      	str	r3, [sp, #152]	; 0x98
   87ea2:	e888 00a0 	stmia.w	r8, {r5, r7}
   87ea6:	f300 8370 	bgt.w	8858a <_svfprintf_r+0xa9a>
   87eaa:	f108 0808 	add.w	r8, r8, #8
   87eae:	9b07      	ldr	r3, [sp, #28]
   87eb0:	05df      	lsls	r7, r3, #23
   87eb2:	f100 8264 	bmi.w	8837e <_svfprintf_r+0x88e>
   87eb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87eb8:	990e      	ldr	r1, [sp, #56]	; 0x38
   87eba:	3301      	adds	r3, #1
   87ebc:	440c      	add	r4, r1
   87ebe:	2b07      	cmp	r3, #7
   87ec0:	9427      	str	r4, [sp, #156]	; 0x9c
   87ec2:	f8c8 6000 	str.w	r6, [r8]
   87ec6:	f8c8 1004 	str.w	r1, [r8, #4]
   87eca:	9326      	str	r3, [sp, #152]	; 0x98
   87ecc:	f300 83b3 	bgt.w	88636 <_svfprintf_r+0xb46>
   87ed0:	f108 0808 	add.w	r8, r8, #8
   87ed4:	9b07      	ldr	r3, [sp, #28]
   87ed6:	075b      	lsls	r3, r3, #29
   87ed8:	d53b      	bpl.n	87f52 <_svfprintf_r+0x462>
   87eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   87edc:	9a08      	ldr	r2, [sp, #32]
   87ede:	1a9d      	subs	r5, r3, r2
   87ee0:	2d00      	cmp	r5, #0
   87ee2:	dd36      	ble.n	87f52 <_svfprintf_r+0x462>
   87ee4:	2d10      	cmp	r5, #16
   87ee6:	f340 8721 	ble.w	88d2c <_svfprintf_r+0x123c>
   87eea:	2610      	movs	r6, #16
   87eec:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87eee:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   87ef0:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   87ef4:	e004      	b.n	87f00 <_svfprintf_r+0x410>
   87ef6:	3d10      	subs	r5, #16
   87ef8:	2d10      	cmp	r5, #16
   87efa:	f108 0808 	add.w	r8, r8, #8
   87efe:	dd16      	ble.n	87f2e <_svfprintf_r+0x43e>
   87f00:	3301      	adds	r3, #1
   87f02:	4a50      	ldr	r2, [pc, #320]	; (88044 <_svfprintf_r+0x554>)
   87f04:	3410      	adds	r4, #16
   87f06:	2b07      	cmp	r3, #7
   87f08:	9427      	str	r4, [sp, #156]	; 0x9c
   87f0a:	9326      	str	r3, [sp, #152]	; 0x98
   87f0c:	e888 0044 	stmia.w	r8, {r2, r6}
   87f10:	ddf1      	ble.n	87ef6 <_svfprintf_r+0x406>
   87f12:	aa25      	add	r2, sp, #148	; 0x94
   87f14:	4659      	mov	r1, fp
   87f16:	4638      	mov	r0, r7
   87f18:	f004 fd46 	bl	8c9a8 <__ssprint_r>
   87f1c:	2800      	cmp	r0, #0
   87f1e:	f47f aec4 	bne.w	87caa <_svfprintf_r+0x1ba>
   87f22:	3d10      	subs	r5, #16
   87f24:	2d10      	cmp	r5, #16
   87f26:	46c8      	mov	r8, r9
   87f28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   87f2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87f2c:	dce8      	bgt.n	87f00 <_svfprintf_r+0x410>
   87f2e:	3301      	adds	r3, #1
   87f30:	4a44      	ldr	r2, [pc, #272]	; (88044 <_svfprintf_r+0x554>)
   87f32:	442c      	add	r4, r5
   87f34:	2b07      	cmp	r3, #7
   87f36:	9427      	str	r4, [sp, #156]	; 0x9c
   87f38:	9326      	str	r3, [sp, #152]	; 0x98
   87f3a:	e888 0024 	stmia.w	r8, {r2, r5}
   87f3e:	dd08      	ble.n	87f52 <_svfprintf_r+0x462>
   87f40:	aa25      	add	r2, sp, #148	; 0x94
   87f42:	990b      	ldr	r1, [sp, #44]	; 0x2c
   87f44:	980c      	ldr	r0, [sp, #48]	; 0x30
   87f46:	f004 fd2f 	bl	8c9a8 <__ssprint_r>
   87f4a:	2800      	cmp	r0, #0
   87f4c:	f47f aead 	bne.w	87caa <_svfprintf_r+0x1ba>
   87f50:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   87f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
   87f54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   87f56:	9908      	ldr	r1, [sp, #32]
   87f58:	428a      	cmp	r2, r1
   87f5a:	bfac      	ite	ge
   87f5c:	189b      	addge	r3, r3, r2
   87f5e:	185b      	addlt	r3, r3, r1
   87f60:	9309      	str	r3, [sp, #36]	; 0x24
   87f62:	2c00      	cmp	r4, #0
   87f64:	f040 82fb 	bne.w	8855e <_svfprintf_r+0xa6e>
   87f68:	2300      	movs	r3, #0
   87f6a:	46c8      	mov	r8, r9
   87f6c:	9326      	str	r3, [sp, #152]	; 0x98
   87f6e:	e5e6      	b.n	87b3e <_svfprintf_r+0x4e>
   87f70:	9311      	str	r3, [sp, #68]	; 0x44
   87f72:	f01b 0320 	ands.w	r3, fp, #32
   87f76:	f040 8145 	bne.w	88204 <_svfprintf_r+0x714>
   87f7a:	f01b 0210 	ands.w	r2, fp, #16
   87f7e:	f040 8466 	bne.w	8884e <_svfprintf_r+0xd5e>
   87f82:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
   87f86:	f000 8462 	beq.w	8884e <_svfprintf_r+0xd5e>
   87f8a:	990f      	ldr	r1, [sp, #60]	; 0x3c
   87f8c:	4613      	mov	r3, r2
   87f8e:	460a      	mov	r2, r1
   87f90:	3204      	adds	r2, #4
   87f92:	880c      	ldrh	r4, [r1, #0]
   87f94:	2500      	movs	r5, #0
   87f96:	920f      	str	r2, [sp, #60]	; 0x3c
   87f98:	e6a8      	b.n	87cec <_svfprintf_r+0x1fc>
   87f9a:	2500      	movs	r5, #0
   87f9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   87f9e:	9311      	str	r3, [sp, #68]	; 0x44
   87fa0:	6816      	ldr	r6, [r2, #0]
   87fa2:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
   87fa6:	1d14      	adds	r4, r2, #4
   87fa8:	2e00      	cmp	r6, #0
   87faa:	f000 86cd 	beq.w	88d48 <_svfprintf_r+0x1258>
   87fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   87fb0:	1c53      	adds	r3, r2, #1
   87fb2:	f000 861b 	beq.w	88bec <_svfprintf_r+0x10fc>
   87fb6:	4629      	mov	r1, r5
   87fb8:	4630      	mov	r0, r6
   87fba:	f003 ff09 	bl	8bdd0 <memchr>
   87fbe:	2800      	cmp	r0, #0
   87fc0:	f000 870d 	beq.w	88dde <_svfprintf_r+0x12ee>
   87fc4:	1b83      	subs	r3, r0, r6
   87fc6:	950a      	str	r5, [sp, #40]	; 0x28
   87fc8:	930e      	str	r3, [sp, #56]	; 0x38
   87fca:	940f      	str	r4, [sp, #60]	; 0x3c
   87fcc:	f8cd b01c 	str.w	fp, [sp, #28]
   87fd0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   87fd4:	9308      	str	r3, [sp, #32]
   87fd6:	9512      	str	r5, [sp, #72]	; 0x48
   87fd8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   87fdc:	e6ac      	b.n	87d38 <_svfprintf_r+0x248>
   87fde:	f89a 3000 	ldrb.w	r3, [sl]
   87fe2:	f10a 0401 	add.w	r4, sl, #1
   87fe6:	2b2a      	cmp	r3, #42	; 0x2a
   87fe8:	f000 87c2 	beq.w	88f70 <_svfprintf_r+0x1480>
   87fec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   87ff0:	2809      	cmp	r0, #9
   87ff2:	46a2      	mov	sl, r4
   87ff4:	f200 8718 	bhi.w	88e28 <_svfprintf_r+0x1338>
   87ff8:	2300      	movs	r3, #0
   87ffa:	461c      	mov	r4, r3
   87ffc:	f81a 3b01 	ldrb.w	r3, [sl], #1
   88000:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   88004:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   88008:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   8800c:	2809      	cmp	r0, #9
   8800e:	d9f5      	bls.n	87ffc <_svfprintf_r+0x50c>
   88010:	940a      	str	r4, [sp, #40]	; 0x28
   88012:	e5c9      	b.n	87ba8 <_svfprintf_r+0xb8>
   88014:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
   88018:	f89a 3000 	ldrb.w	r3, [sl]
   8801c:	e5c2      	b.n	87ba4 <_svfprintf_r+0xb4>
   8801e:	f04b 0b10 	orr.w	fp, fp, #16
   88022:	f01b 0f20 	tst.w	fp, #32
   88026:	9311      	str	r3, [sp, #68]	; 0x44
   88028:	f43f ae51 	beq.w	87cce <_svfprintf_r+0x1de>
   8802c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   8802e:	3407      	adds	r4, #7
   88030:	f024 0307 	bic.w	r3, r4, #7
   88034:	f103 0208 	add.w	r2, r3, #8
   88038:	e9d3 4500 	ldrd	r4, r5, [r3]
   8803c:	920f      	str	r2, [sp, #60]	; 0x3c
   8803e:	2301      	movs	r3, #1
   88040:	e654      	b.n	87cec <_svfprintf_r+0x1fc>
   88042:	bf00      	nop
   88044:	0008da6c 	.word	0x0008da6c
   88048:	0008da7c 	.word	0x0008da7c
   8804c:	9311      	str	r3, [sp, #68]	; 0x44
   8804e:	2a00      	cmp	r2, #0
   88050:	f040 87ad 	bne.w	88fae <_svfprintf_r+0x14be>
   88054:	4bbe      	ldr	r3, [pc, #760]	; (88350 <_svfprintf_r+0x860>)
   88056:	f01b 0f20 	tst.w	fp, #32
   8805a:	9318      	str	r3, [sp, #96]	; 0x60
   8805c:	f040 80e7 	bne.w	8822e <_svfprintf_r+0x73e>
   88060:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   88062:	f01b 0f10 	tst.w	fp, #16
   88066:	4613      	mov	r3, r2
   88068:	f040 83d8 	bne.w	8881c <_svfprintf_r+0xd2c>
   8806c:	f01b 0f40 	tst.w	fp, #64	; 0x40
   88070:	f000 83d4 	beq.w	8881c <_svfprintf_r+0xd2c>
   88074:	2500      	movs	r5, #0
   88076:	3304      	adds	r3, #4
   88078:	8814      	ldrh	r4, [r2, #0]
   8807a:	930f      	str	r3, [sp, #60]	; 0x3c
   8807c:	f01b 0f01 	tst.w	fp, #1
   88080:	f000 80e3 	beq.w	8824a <_svfprintf_r+0x75a>
   88084:	ea54 0305 	orrs.w	r3, r4, r5
   88088:	f000 80df 	beq.w	8824a <_svfprintf_r+0x75a>
   8808c:	2330      	movs	r3, #48	; 0x30
   8808e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   88092:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
   88096:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
   8809a:	f04b 0b02 	orr.w	fp, fp, #2
   8809e:	2302      	movs	r3, #2
   880a0:	e624      	b.n	87cec <_svfprintf_r+0x1fc>
   880a2:	2201      	movs	r2, #1
   880a4:	9311      	str	r3, [sp, #68]	; 0x44
   880a6:	2300      	movs	r3, #0
   880a8:	4611      	mov	r1, r2
   880aa:	980f      	ldr	r0, [sp, #60]	; 0x3c
   880ac:	9208      	str	r2, [sp, #32]
   880ae:	6802      	ldr	r2, [r0, #0]
   880b0:	461f      	mov	r7, r3
   880b2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   880b6:	930a      	str	r3, [sp, #40]	; 0x28
   880b8:	9312      	str	r3, [sp, #72]	; 0x48
   880ba:	1d03      	adds	r3, r0, #4
   880bc:	f8cd b01c 	str.w	fp, [sp, #28]
   880c0:	910e      	str	r1, [sp, #56]	; 0x38
   880c2:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   880c6:	930f      	str	r3, [sp, #60]	; 0x3c
   880c8:	ae28      	add	r6, sp, #160	; 0xa0
   880ca:	e639      	b.n	87d40 <_svfprintf_r+0x250>
   880cc:	9311      	str	r3, [sp, #68]	; 0x44
   880ce:	2a00      	cmp	r2, #0
   880d0:	f040 8784 	bne.w	88fdc <_svfprintf_r+0x14ec>
   880d4:	f04b 0b10 	orr.w	fp, fp, #16
   880d8:	f01b 0f20 	tst.w	fp, #32
   880dc:	f040 8475 	bne.w	889ca <_svfprintf_r+0xeda>
   880e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   880e2:	f01b 0f10 	tst.w	fp, #16
   880e6:	4613      	mov	r3, r2
   880e8:	f040 839d 	bne.w	88826 <_svfprintf_r+0xd36>
   880ec:	f01b 0f40 	tst.w	fp, #64	; 0x40
   880f0:	f000 8399 	beq.w	88826 <_svfprintf_r+0xd36>
   880f4:	f9b2 4000 	ldrsh.w	r4, [r2]
   880f8:	3304      	adds	r3, #4
   880fa:	17e5      	asrs	r5, r4, #31
   880fc:	930f      	str	r3, [sp, #60]	; 0x3c
   880fe:	4622      	mov	r2, r4
   88100:	462b      	mov	r3, r5
   88102:	2a00      	cmp	r2, #0
   88104:	f173 0300 	sbcs.w	r3, r3, #0
   88108:	f2c0 8398 	blt.w	8883c <_svfprintf_r+0xd4c>
   8810c:	990a      	ldr	r1, [sp, #40]	; 0x28
   8810e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   88112:	1c4a      	adds	r2, r1, #1
   88114:	f04f 0301 	mov.w	r3, #1
   88118:	f47f adf0 	bne.w	87cfc <_svfprintf_r+0x20c>
   8811c:	ea54 0205 	orrs.w	r2, r4, r5
   88120:	f000 8229 	beq.w	88576 <_svfprintf_r+0xa86>
   88124:	f8cd b01c 	str.w	fp, [sp, #28]
   88128:	2b01      	cmp	r3, #1
   8812a:	f000 830e 	beq.w	8874a <_svfprintf_r+0xc5a>
   8812e:	2b02      	cmp	r3, #2
   88130:	f040 829c 	bne.w	8866c <_svfprintf_r+0xb7c>
   88134:	464e      	mov	r6, r9
   88136:	9818      	ldr	r0, [sp, #96]	; 0x60
   88138:	0923      	lsrs	r3, r4, #4
   8813a:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   8813e:	0929      	lsrs	r1, r5, #4
   88140:	f004 020f 	and.w	r2, r4, #15
   88144:	460d      	mov	r5, r1
   88146:	461c      	mov	r4, r3
   88148:	5c83      	ldrb	r3, [r0, r2]
   8814a:	f806 3d01 	strb.w	r3, [r6, #-1]!
   8814e:	ea54 0305 	orrs.w	r3, r4, r5
   88152:	d1f1      	bne.n	88138 <_svfprintf_r+0x648>
   88154:	eba9 0306 	sub.w	r3, r9, r6
   88158:	930e      	str	r3, [sp, #56]	; 0x38
   8815a:	e5e5      	b.n	87d28 <_svfprintf_r+0x238>
   8815c:	9311      	str	r3, [sp, #68]	; 0x44
   8815e:	2a00      	cmp	r2, #0
   88160:	f040 8738 	bne.w	88fd4 <_svfprintf_r+0x14e4>
   88164:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   88166:	f01b 0f08 	tst.w	fp, #8
   8816a:	f104 0407 	add.w	r4, r4, #7
   8816e:	f000 84cf 	beq.w	88b10 <_svfprintf_r+0x1020>
   88172:	f024 0307 	bic.w	r3, r4, #7
   88176:	f103 0208 	add.w	r2, r3, #8
   8817a:	920f      	str	r2, [sp, #60]	; 0x3c
   8817c:	681a      	ldr	r2, [r3, #0]
   8817e:	685b      	ldr	r3, [r3, #4]
   88180:	9215      	str	r2, [sp, #84]	; 0x54
   88182:	9314      	str	r3, [sp, #80]	; 0x50
   88184:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88186:	9d15      	ldr	r5, [sp, #84]	; 0x54
   88188:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
   8818c:	4628      	mov	r0, r5
   8818e:	4621      	mov	r1, r4
   88190:	f04f 32ff 	mov.w	r2, #4294967295
   88194:	4b6f      	ldr	r3, [pc, #444]	; (88354 <_svfprintf_r+0x864>)
   88196:	f005 fad3 	bl	8d740 <__aeabi_dcmpun>
   8819a:	2800      	cmp	r0, #0
   8819c:	f040 8434 	bne.w	88a08 <_svfprintf_r+0xf18>
   881a0:	4628      	mov	r0, r5
   881a2:	4621      	mov	r1, r4
   881a4:	f04f 32ff 	mov.w	r2, #4294967295
   881a8:	4b6a      	ldr	r3, [pc, #424]	; (88354 <_svfprintf_r+0x864>)
   881aa:	f005 faab 	bl	8d704 <__aeabi_dcmple>
   881ae:	2800      	cmp	r0, #0
   881b0:	f040 842a 	bne.w	88a08 <_svfprintf_r+0xf18>
   881b4:	a815      	add	r0, sp, #84	; 0x54
   881b6:	c80d      	ldmia	r0, {r0, r2, r3}
   881b8:	9914      	ldr	r1, [sp, #80]	; 0x50
   881ba:	f005 fa99 	bl	8d6f0 <__aeabi_dcmplt>
   881be:	2800      	cmp	r0, #0
   881c0:	f040 85d4 	bne.w	88d6c <_svfprintf_r+0x127c>
   881c4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   881c8:	2303      	movs	r3, #3
   881ca:	461a      	mov	r2, r3
   881cc:	9308      	str	r3, [sp, #32]
   881ce:	2300      	movs	r3, #0
   881d0:	4e61      	ldr	r6, [pc, #388]	; (88358 <_svfprintf_r+0x868>)
   881d2:	4619      	mov	r1, r3
   881d4:	930a      	str	r3, [sp, #40]	; 0x28
   881d6:	4b61      	ldr	r3, [pc, #388]	; (8835c <_svfprintf_r+0x86c>)
   881d8:	920e      	str	r2, [sp, #56]	; 0x38
   881da:	9a11      	ldr	r2, [sp, #68]	; 0x44
   881dc:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
   881e0:	9007      	str	r0, [sp, #28]
   881e2:	9112      	str	r1, [sp, #72]	; 0x48
   881e4:	2a47      	cmp	r2, #71	; 0x47
   881e6:	bfd8      	it	le
   881e8:	461e      	movle	r6, r3
   881ea:	e5a5      	b.n	87d38 <_svfprintf_r+0x248>
   881ec:	f04b 0b08 	orr.w	fp, fp, #8
   881f0:	f89a 3000 	ldrb.w	r3, [sl]
   881f4:	e4d6      	b.n	87ba4 <_svfprintf_r+0xb4>
   881f6:	f04b 0b10 	orr.w	fp, fp, #16
   881fa:	9311      	str	r3, [sp, #68]	; 0x44
   881fc:	f01b 0320 	ands.w	r3, fp, #32
   88200:	f43f aebb 	beq.w	87f7a <_svfprintf_r+0x48a>
   88204:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   88206:	3407      	adds	r4, #7
   88208:	f024 0307 	bic.w	r3, r4, #7
   8820c:	f103 0208 	add.w	r2, r3, #8
   88210:	e9d3 4500 	ldrd	r4, r5, [r3]
   88214:	920f      	str	r2, [sp, #60]	; 0x3c
   88216:	2300      	movs	r3, #0
   88218:	e568      	b.n	87cec <_svfprintf_r+0x1fc>
   8821a:	9311      	str	r3, [sp, #68]	; 0x44
   8821c:	2a00      	cmp	r2, #0
   8821e:	f040 86c2 	bne.w	88fa6 <_svfprintf_r+0x14b6>
   88222:	4b4f      	ldr	r3, [pc, #316]	; (88360 <_svfprintf_r+0x870>)
   88224:	f01b 0f20 	tst.w	fp, #32
   88228:	9318      	str	r3, [sp, #96]	; 0x60
   8822a:	f43f af19 	beq.w	88060 <_svfprintf_r+0x570>
   8822e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   88230:	f01b 0f01 	tst.w	fp, #1
   88234:	f104 0407 	add.w	r4, r4, #7
   88238:	f024 0307 	bic.w	r3, r4, #7
   8823c:	f103 0208 	add.w	r2, r3, #8
   88240:	920f      	str	r2, [sp, #60]	; 0x3c
   88242:	e9d3 4500 	ldrd	r4, r5, [r3]
   88246:	f47f af1d 	bne.w	88084 <_svfprintf_r+0x594>
   8824a:	2302      	movs	r3, #2
   8824c:	e54e      	b.n	87cec <_svfprintf_r+0x1fc>
   8824e:	f89a 3000 	ldrb.w	r3, [sl]
   88252:	2900      	cmp	r1, #0
   88254:	f47f aca6 	bne.w	87ba4 <_svfprintf_r+0xb4>
   88258:	2201      	movs	r2, #1
   8825a:	2120      	movs	r1, #32
   8825c:	e4a2      	b.n	87ba4 <_svfprintf_r+0xb4>
   8825e:	f04b 0b01 	orr.w	fp, fp, #1
   88262:	f89a 3000 	ldrb.w	r3, [sl]
   88266:	e49d      	b.n	87ba4 <_svfprintf_r+0xb4>
   88268:	f89a 3000 	ldrb.w	r3, [sl]
   8826c:	2201      	movs	r2, #1
   8826e:	212b      	movs	r1, #43	; 0x2b
   88270:	e498      	b.n	87ba4 <_svfprintf_r+0xb4>
   88272:	f04b 0b20 	orr.w	fp, fp, #32
   88276:	f89a 3000 	ldrb.w	r3, [sl]
   8827a:	e493      	b.n	87ba4 <_svfprintf_r+0xb4>
   8827c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   88280:	f89a 3000 	ldrb.w	r3, [sl]
   88284:	e48e      	b.n	87ba4 <_svfprintf_r+0xb4>
   88286:	f89a 3000 	ldrb.w	r3, [sl]
   8828a:	2b6c      	cmp	r3, #108	; 0x6c
   8828c:	bf03      	ittte	eq
   8828e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
   88292:	f04b 0b20 	orreq.w	fp, fp, #32
   88296:	f10a 0a01 	addeq.w	sl, sl, #1
   8829a:	f04b 0b10 	orrne.w	fp, fp, #16
   8829e:	e481      	b.n	87ba4 <_svfprintf_r+0xb4>
   882a0:	2a00      	cmp	r2, #0
   882a2:	f040 867c 	bne.w	88f9e <_svfprintf_r+0x14ae>
   882a6:	f01b 0f20 	tst.w	fp, #32
   882aa:	f040 8452 	bne.w	88b52 <_svfprintf_r+0x1062>
   882ae:	f01b 0f10 	tst.w	fp, #16
   882b2:	f040 8438 	bne.w	88b26 <_svfprintf_r+0x1036>
   882b6:	f01b 0f40 	tst.w	fp, #64	; 0x40
   882ba:	f000 8434 	beq.w	88b26 <_svfprintf_r+0x1036>
   882be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   882c0:	6813      	ldr	r3, [r2, #0]
   882c2:	3204      	adds	r2, #4
   882c4:	920f      	str	r2, [sp, #60]	; 0x3c
   882c6:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
   882ca:	801a      	strh	r2, [r3, #0]
   882cc:	e437      	b.n	87b3e <_svfprintf_r+0x4e>
   882ce:	2378      	movs	r3, #120	; 0x78
   882d0:	2230      	movs	r2, #48	; 0x30
   882d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
   882d4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
   882d8:	9311      	str	r3, [sp, #68]	; 0x44
   882da:	1d03      	adds	r3, r0, #4
   882dc:	930f      	str	r3, [sp, #60]	; 0x3c
   882de:	4b20      	ldr	r3, [pc, #128]	; (88360 <_svfprintf_r+0x870>)
   882e0:	6804      	ldr	r4, [r0, #0]
   882e2:	9318      	str	r3, [sp, #96]	; 0x60
   882e4:	f04b 0b02 	orr.w	fp, fp, #2
   882e8:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
   882ec:	2500      	movs	r5, #0
   882ee:	2302      	movs	r3, #2
   882f0:	e4fc      	b.n	87cec <_svfprintf_r+0x1fc>
   882f2:	9311      	str	r3, [sp, #68]	; 0x44
   882f4:	2a00      	cmp	r2, #0
   882f6:	f43f aeef 	beq.w	880d8 <_svfprintf_r+0x5e8>
   882fa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   882fe:	e6eb      	b.n	880d8 <_svfprintf_r+0x5e8>
   88300:	2000      	movs	r0, #0
   88302:	4604      	mov	r4, r0
   88304:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   88308:	f81a 3b01 	ldrb.w	r3, [sl], #1
   8830c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   88310:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   88314:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   88318:	2809      	cmp	r0, #9
   8831a:	d9f5      	bls.n	88308 <_svfprintf_r+0x818>
   8831c:	940d      	str	r4, [sp, #52]	; 0x34
   8831e:	e443      	b.n	87ba8 <_svfprintf_r+0xb8>
   88320:	9311      	str	r3, [sp, #68]	; 0x44
   88322:	2a00      	cmp	r2, #0
   88324:	f040 864a 	bne.w	88fbc <_svfprintf_r+0x14cc>
   88328:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8832a:	2a00      	cmp	r2, #0
   8832c:	f43f acb6 	beq.w	87c9c <_svfprintf_r+0x1ac>
   88330:	2300      	movs	r3, #0
   88332:	2101      	movs	r1, #1
   88334:	461f      	mov	r7, r3
   88336:	9108      	str	r1, [sp, #32]
   88338:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   8833c:	f8cd b01c 	str.w	fp, [sp, #28]
   88340:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   88344:	930a      	str	r3, [sp, #40]	; 0x28
   88346:	9312      	str	r3, [sp, #72]	; 0x48
   88348:	910e      	str	r1, [sp, #56]	; 0x38
   8834a:	ae28      	add	r6, sp, #160	; 0xa0
   8834c:	e4f8      	b.n	87d40 <_svfprintf_r+0x250>
   8834e:	bf00      	nop
   88350:	0008da38 	.word	0x0008da38
   88354:	7fefffff 	.word	0x7fefffff
   88358:	0008da2c 	.word	0x0008da2c
   8835c:	0008da28 	.word	0x0008da28
   88360:	0008da4c 	.word	0x0008da4c
   88364:	aa25      	add	r2, sp, #148	; 0x94
   88366:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88368:	980c      	ldr	r0, [sp, #48]	; 0x30
   8836a:	f004 fb1d 	bl	8c9a8 <__ssprint_r>
   8836e:	2800      	cmp	r0, #0
   88370:	f47f ac9b 	bne.w	87caa <_svfprintf_r+0x1ba>
   88374:	46c8      	mov	r8, r9
   88376:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   8837a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8837c:	e533      	b.n	87de6 <_svfprintf_r+0x2f6>
   8837e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88380:	2b65      	cmp	r3, #101	; 0x65
   88382:	f340 809a 	ble.w	884ba <_svfprintf_r+0x9ca>
   88386:	a815      	add	r0, sp, #84	; 0x54
   88388:	c80d      	ldmia	r0, {r0, r2, r3}
   8838a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8838c:	f005 f9a6 	bl	8d6dc <__aeabi_dcmpeq>
   88390:	2800      	cmp	r0, #0
   88392:	f000 8193 	beq.w	886bc <_svfprintf_r+0xbcc>
   88396:	2101      	movs	r1, #1
   88398:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8839a:	4ab5      	ldr	r2, [pc, #724]	; (88670 <_svfprintf_r+0xb80>)
   8839c:	440b      	add	r3, r1
   8839e:	440c      	add	r4, r1
   883a0:	2b07      	cmp	r3, #7
   883a2:	9427      	str	r4, [sp, #156]	; 0x9c
   883a4:	9326      	str	r3, [sp, #152]	; 0x98
   883a6:	f8c8 1004 	str.w	r1, [r8, #4]
   883aa:	f8c8 2000 	str.w	r2, [r8]
   883ae:	f300 83c6 	bgt.w	88b3e <_svfprintf_r+0x104e>
   883b2:	f108 0808 	add.w	r8, r8, #8
   883b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   883b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   883ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   883bc:	4293      	cmp	r3, r2
   883be:	db03      	blt.n	883c8 <_svfprintf_r+0x8d8>
   883c0:	9b07      	ldr	r3, [sp, #28]
   883c2:	07dd      	lsls	r5, r3, #31
   883c4:	f57f ad86 	bpl.w	87ed4 <_svfprintf_r+0x3e4>
   883c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   883ca:	9919      	ldr	r1, [sp, #100]	; 0x64
   883cc:	3301      	adds	r3, #1
   883ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   883d0:	440c      	add	r4, r1
   883d2:	2b07      	cmp	r3, #7
   883d4:	f8c8 2000 	str.w	r2, [r8]
   883d8:	f8c8 1004 	str.w	r1, [r8, #4]
   883dc:	9427      	str	r4, [sp, #156]	; 0x9c
   883de:	9326      	str	r3, [sp, #152]	; 0x98
   883e0:	f300 83c4 	bgt.w	88b6c <_svfprintf_r+0x107c>
   883e4:	f108 0808 	add.w	r8, r8, #8
   883e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   883ea:	1e5e      	subs	r6, r3, #1
   883ec:	2e00      	cmp	r6, #0
   883ee:	f77f ad71 	ble.w	87ed4 <_svfprintf_r+0x3e4>
   883f2:	2e10      	cmp	r6, #16
   883f4:	f340 8575 	ble.w	88ee2 <_svfprintf_r+0x13f2>
   883f8:	4622      	mov	r2, r4
   883fa:	2710      	movs	r7, #16
   883fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   883fe:	4d9d      	ldr	r5, [pc, #628]	; (88674 <_svfprintf_r+0xb84>)
   88400:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   88404:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   88406:	e005      	b.n	88414 <_svfprintf_r+0x924>
   88408:	f108 0808 	add.w	r8, r8, #8
   8840c:	3e10      	subs	r6, #16
   8840e:	2e10      	cmp	r6, #16
   88410:	f340 8225 	ble.w	8885e <_svfprintf_r+0xd6e>
   88414:	3301      	adds	r3, #1
   88416:	3210      	adds	r2, #16
   88418:	2b07      	cmp	r3, #7
   8841a:	9227      	str	r2, [sp, #156]	; 0x9c
   8841c:	9326      	str	r3, [sp, #152]	; 0x98
   8841e:	e888 00a0 	stmia.w	r8, {r5, r7}
   88422:	ddf1      	ble.n	88408 <_svfprintf_r+0x918>
   88424:	aa25      	add	r2, sp, #148	; 0x94
   88426:	4621      	mov	r1, r4
   88428:	4658      	mov	r0, fp
   8842a:	f004 fabd 	bl	8c9a8 <__ssprint_r>
   8842e:	2800      	cmp	r0, #0
   88430:	f47f ac3b 	bne.w	87caa <_svfprintf_r+0x1ba>
   88434:	46c8      	mov	r8, r9
   88436:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   88438:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8843a:	e7e7      	b.n	8840c <_svfprintf_r+0x91c>
   8843c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8843e:	9a08      	ldr	r2, [sp, #32]
   88440:	1a9f      	subs	r7, r3, r2
   88442:	2f00      	cmp	r7, #0
   88444:	f77f acf6 	ble.w	87e34 <_svfprintf_r+0x344>
   88448:	2f10      	cmp	r7, #16
   8844a:	f340 84a8 	ble.w	88d9e <_svfprintf_r+0x12ae>
   8844e:	4d89      	ldr	r5, [pc, #548]	; (88674 <_svfprintf_r+0xb84>)
   88450:	4642      	mov	r2, r8
   88452:	4621      	mov	r1, r4
   88454:	46b0      	mov	r8, r6
   88456:	f04f 0b10 	mov.w	fp, #16
   8845a:	462e      	mov	r6, r5
   8845c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8845e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   88460:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   88462:	e004      	b.n	8846e <_svfprintf_r+0x97e>
   88464:	3f10      	subs	r7, #16
   88466:	2f10      	cmp	r7, #16
   88468:	f102 0208 	add.w	r2, r2, #8
   8846c:	dd15      	ble.n	8849a <_svfprintf_r+0x9aa>
   8846e:	3301      	adds	r3, #1
   88470:	3110      	adds	r1, #16
   88472:	2b07      	cmp	r3, #7
   88474:	9127      	str	r1, [sp, #156]	; 0x9c
   88476:	9326      	str	r3, [sp, #152]	; 0x98
   88478:	e882 0840 	stmia.w	r2, {r6, fp}
   8847c:	ddf2      	ble.n	88464 <_svfprintf_r+0x974>
   8847e:	aa25      	add	r2, sp, #148	; 0x94
   88480:	4629      	mov	r1, r5
   88482:	4620      	mov	r0, r4
   88484:	f004 fa90 	bl	8c9a8 <__ssprint_r>
   88488:	2800      	cmp	r0, #0
   8848a:	f47f ac0e 	bne.w	87caa <_svfprintf_r+0x1ba>
   8848e:	3f10      	subs	r7, #16
   88490:	2f10      	cmp	r7, #16
   88492:	464a      	mov	r2, r9
   88494:	9927      	ldr	r1, [sp, #156]	; 0x9c
   88496:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88498:	dce9      	bgt.n	8846e <_svfprintf_r+0x97e>
   8849a:	4635      	mov	r5, r6
   8849c:	460c      	mov	r4, r1
   8849e:	4646      	mov	r6, r8
   884a0:	4690      	mov	r8, r2
   884a2:	3301      	adds	r3, #1
   884a4:	443c      	add	r4, r7
   884a6:	2b07      	cmp	r3, #7
   884a8:	9427      	str	r4, [sp, #156]	; 0x9c
   884aa:	9326      	str	r3, [sp, #152]	; 0x98
   884ac:	e888 00a0 	stmia.w	r8, {r5, r7}
   884b0:	f300 829e 	bgt.w	889f0 <_svfprintf_r+0xf00>
   884b4:	f108 0808 	add.w	r8, r8, #8
   884b8:	e4bc      	b.n	87e34 <_svfprintf_r+0x344>
   884ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   884bc:	2b01      	cmp	r3, #1
   884be:	f340 824f 	ble.w	88960 <_svfprintf_r+0xe70>
   884c2:	2301      	movs	r3, #1
   884c4:	9f26      	ldr	r7, [sp, #152]	; 0x98
   884c6:	441c      	add	r4, r3
   884c8:	441f      	add	r7, r3
   884ca:	2f07      	cmp	r7, #7
   884cc:	9427      	str	r4, [sp, #156]	; 0x9c
   884ce:	f8c8 6000 	str.w	r6, [r8]
   884d2:	9726      	str	r7, [sp, #152]	; 0x98
   884d4:	f8c8 3004 	str.w	r3, [r8, #4]
   884d8:	f300 825f 	bgt.w	8899a <_svfprintf_r+0xeaa>
   884dc:	f108 0808 	add.w	r8, r8, #8
   884e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
   884e2:	3701      	adds	r7, #1
   884e4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   884e6:	4414      	add	r4, r2
   884e8:	2f07      	cmp	r7, #7
   884ea:	9427      	str	r4, [sp, #156]	; 0x9c
   884ec:	9726      	str	r7, [sp, #152]	; 0x98
   884ee:	f8c8 3000 	str.w	r3, [r8]
   884f2:	f8c8 2004 	str.w	r2, [r8, #4]
   884f6:	f300 825c 	bgt.w	889b2 <_svfprintf_r+0xec2>
   884fa:	f108 0808 	add.w	r8, r8, #8
   884fe:	a815      	add	r0, sp, #84	; 0x54
   88500:	c80d      	ldmia	r0, {r0, r2, r3}
   88502:	9914      	ldr	r1, [sp, #80]	; 0x50
   88504:	f005 f8ea 	bl	8d6dc <__aeabi_dcmpeq>
   88508:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8850a:	2800      	cmp	r0, #0
   8850c:	f040 8141 	bne.w	88792 <_svfprintf_r+0xca2>
   88510:	3b01      	subs	r3, #1
   88512:	3701      	adds	r7, #1
   88514:	3601      	adds	r6, #1
   88516:	441c      	add	r4, r3
   88518:	2f07      	cmp	r7, #7
   8851a:	f8c8 6000 	str.w	r6, [r8]
   8851e:	9726      	str	r7, [sp, #152]	; 0x98
   88520:	9427      	str	r4, [sp, #156]	; 0x9c
   88522:	f8c8 3004 	str.w	r3, [r8, #4]
   88526:	f300 8166 	bgt.w	887f6 <_svfprintf_r+0xd06>
   8852a:	f108 0808 	add.w	r8, r8, #8
   8852e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   88530:	3701      	adds	r7, #1
   88532:	4414      	add	r4, r2
   88534:	ab21      	add	r3, sp, #132	; 0x84
   88536:	2f07      	cmp	r7, #7
   88538:	9427      	str	r4, [sp, #156]	; 0x9c
   8853a:	9726      	str	r7, [sp, #152]	; 0x98
   8853c:	f8c8 2004 	str.w	r2, [r8, #4]
   88540:	f8c8 3000 	str.w	r3, [r8]
   88544:	f77f acc4 	ble.w	87ed0 <_svfprintf_r+0x3e0>
   88548:	aa25      	add	r2, sp, #148	; 0x94
   8854a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8854c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8854e:	f004 fa2b 	bl	8c9a8 <__ssprint_r>
   88552:	2800      	cmp	r0, #0
   88554:	f47f aba9 	bne.w	87caa <_svfprintf_r+0x1ba>
   88558:	46c8      	mov	r8, r9
   8855a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8855c:	e4ba      	b.n	87ed4 <_svfprintf_r+0x3e4>
   8855e:	aa25      	add	r2, sp, #148	; 0x94
   88560:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88562:	980c      	ldr	r0, [sp, #48]	; 0x30
   88564:	f004 fa20 	bl	8c9a8 <__ssprint_r>
   88568:	2800      	cmp	r0, #0
   8856a:	f43f acfd 	beq.w	87f68 <_svfprintf_r+0x478>
   8856e:	f7ff bb9c 	b.w	87caa <_svfprintf_r+0x1ba>
   88572:	f8dd b01c 	ldr.w	fp, [sp, #28]
   88576:	2b01      	cmp	r3, #1
   88578:	f000 817e 	beq.w	88878 <_svfprintf_r+0xd88>
   8857c:	2b02      	cmp	r3, #2
   8857e:	d171      	bne.n	88664 <_svfprintf_r+0xb74>
   88580:	f8cd b01c 	str.w	fp, [sp, #28]
   88584:	2400      	movs	r4, #0
   88586:	2500      	movs	r5, #0
   88588:	e5d4      	b.n	88134 <_svfprintf_r+0x644>
   8858a:	aa25      	add	r2, sp, #148	; 0x94
   8858c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8858e:	980c      	ldr	r0, [sp, #48]	; 0x30
   88590:	f004 fa0a 	bl	8c9a8 <__ssprint_r>
   88594:	2800      	cmp	r0, #0
   88596:	f47f ab88 	bne.w	87caa <_svfprintf_r+0x1ba>
   8859a:	46c8      	mov	r8, r9
   8859c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8859e:	e486      	b.n	87eae <_svfprintf_r+0x3be>
   885a0:	aa25      	add	r2, sp, #148	; 0x94
   885a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   885a4:	980c      	ldr	r0, [sp, #48]	; 0x30
   885a6:	f004 f9ff 	bl	8c9a8 <__ssprint_r>
   885aa:	2800      	cmp	r0, #0
   885ac:	f47f ab7d 	bne.w	87caa <_svfprintf_r+0x1ba>
   885b0:	46c8      	mov	r8, r9
   885b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   885b4:	e429      	b.n	87e0a <_svfprintf_r+0x31a>
   885b6:	2001      	movs	r0, #1
   885b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   885ba:	4a2d      	ldr	r2, [pc, #180]	; (88670 <_svfprintf_r+0xb80>)
   885bc:	4403      	add	r3, r0
   885be:	4404      	add	r4, r0
   885c0:	2b07      	cmp	r3, #7
   885c2:	9427      	str	r4, [sp, #156]	; 0x9c
   885c4:	9326      	str	r3, [sp, #152]	; 0x98
   885c6:	f8c8 0004 	str.w	r0, [r8, #4]
   885ca:	f8c8 2000 	str.w	r2, [r8]
   885ce:	f340 82d8 	ble.w	88b82 <_svfprintf_r+0x1092>
   885d2:	aa25      	add	r2, sp, #148	; 0x94
   885d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   885d6:	980c      	ldr	r0, [sp, #48]	; 0x30
   885d8:	f004 f9e6 	bl	8c9a8 <__ssprint_r>
   885dc:	2800      	cmp	r0, #0
   885de:	f47f ab64 	bne.w	87caa <_svfprintf_r+0x1ba>
   885e2:	46c8      	mov	r8, r9
   885e4:	991f      	ldr	r1, [sp, #124]	; 0x7c
   885e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   885e8:	b929      	cbnz	r1, 885f6 <_svfprintf_r+0xb06>
   885ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   885ec:	b91b      	cbnz	r3, 885f6 <_svfprintf_r+0xb06>
   885ee:	9b07      	ldr	r3, [sp, #28]
   885f0:	07d8      	lsls	r0, r3, #31
   885f2:	f57f ac6f 	bpl.w	87ed4 <_svfprintf_r+0x3e4>
   885f6:	9819      	ldr	r0, [sp, #100]	; 0x64
   885f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   885fa:	4602      	mov	r2, r0
   885fc:	3301      	adds	r3, #1
   885fe:	4422      	add	r2, r4
   88600:	9c1a      	ldr	r4, [sp, #104]	; 0x68
   88602:	2b07      	cmp	r3, #7
   88604:	9227      	str	r2, [sp, #156]	; 0x9c
   88606:	f8c8 4000 	str.w	r4, [r8]
   8860a:	f8c8 0004 	str.w	r0, [r8, #4]
   8860e:	9326      	str	r3, [sp, #152]	; 0x98
   88610:	f300 8431 	bgt.w	88e76 <_svfprintf_r+0x1386>
   88614:	f108 0808 	add.w	r8, r8, #8
   88618:	2900      	cmp	r1, #0
   8861a:	f2c0 8409 	blt.w	88e30 <_svfprintf_r+0x1340>
   8861e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   88620:	3301      	adds	r3, #1
   88622:	188c      	adds	r4, r1, r2
   88624:	2b07      	cmp	r3, #7
   88626:	9427      	str	r4, [sp, #156]	; 0x9c
   88628:	9326      	str	r3, [sp, #152]	; 0x98
   8862a:	f8c8 6000 	str.w	r6, [r8]
   8862e:	f8c8 1004 	str.w	r1, [r8, #4]
   88632:	f77f ac4d 	ble.w	87ed0 <_svfprintf_r+0x3e0>
   88636:	aa25      	add	r2, sp, #148	; 0x94
   88638:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8863a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8863c:	f004 f9b4 	bl	8c9a8 <__ssprint_r>
   88640:	2800      	cmp	r0, #0
   88642:	f47f ab32 	bne.w	87caa <_svfprintf_r+0x1ba>
   88646:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88648:	46c8      	mov	r8, r9
   8864a:	e443      	b.n	87ed4 <_svfprintf_r+0x3e4>
   8864c:	aa25      	add	r2, sp, #148	; 0x94
   8864e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88650:	980c      	ldr	r0, [sp, #48]	; 0x30
   88652:	f004 f9a9 	bl	8c9a8 <__ssprint_r>
   88656:	2800      	cmp	r0, #0
   88658:	f47f ab27 	bne.w	87caa <_svfprintf_r+0x1ba>
   8865c:	46c8      	mov	r8, r9
   8865e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88660:	f7ff bbe5 	b.w	87e2e <_svfprintf_r+0x33e>
   88664:	2400      	movs	r4, #0
   88666:	2500      	movs	r5, #0
   88668:	f8cd b01c 	str.w	fp, [sp, #28]
   8866c:	4649      	mov	r1, r9
   8866e:	e004      	b.n	8867a <_svfprintf_r+0xb8a>
   88670:	0008da68 	.word	0x0008da68
   88674:	0008da7c 	.word	0x0008da7c
   88678:	4631      	mov	r1, r6
   8867a:	08e2      	lsrs	r2, r4, #3
   8867c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   88680:	08e8      	lsrs	r0, r5, #3
   88682:	f004 0307 	and.w	r3, r4, #7
   88686:	4605      	mov	r5, r0
   88688:	4614      	mov	r4, r2
   8868a:	3330      	adds	r3, #48	; 0x30
   8868c:	ea54 0205 	orrs.w	r2, r4, r5
   88690:	f801 3c01 	strb.w	r3, [r1, #-1]
   88694:	f101 36ff 	add.w	r6, r1, #4294967295
   88698:	d1ee      	bne.n	88678 <_svfprintf_r+0xb88>
   8869a:	9a07      	ldr	r2, [sp, #28]
   8869c:	07d2      	lsls	r2, r2, #31
   8869e:	f57f ad59 	bpl.w	88154 <_svfprintf_r+0x664>
   886a2:	2b30      	cmp	r3, #48	; 0x30
   886a4:	f43f ad56 	beq.w	88154 <_svfprintf_r+0x664>
   886a8:	2330      	movs	r3, #48	; 0x30
   886aa:	3902      	subs	r1, #2
   886ac:	f806 3c01 	strb.w	r3, [r6, #-1]
   886b0:	eba9 0301 	sub.w	r3, r9, r1
   886b4:	930e      	str	r3, [sp, #56]	; 0x38
   886b6:	460e      	mov	r6, r1
   886b8:	f7ff bb36 	b.w	87d28 <_svfprintf_r+0x238>
   886bc:	991f      	ldr	r1, [sp, #124]	; 0x7c
   886be:	2900      	cmp	r1, #0
   886c0:	f77f af79 	ble.w	885b6 <_svfprintf_r+0xac6>
   886c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   886c6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   886c8:	4293      	cmp	r3, r2
   886ca:	bfa8      	it	ge
   886cc:	4613      	movge	r3, r2
   886ce:	2b00      	cmp	r3, #0
   886d0:	461f      	mov	r7, r3
   886d2:	dd0b      	ble.n	886ec <_svfprintf_r+0xbfc>
   886d4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   886d6:	443c      	add	r4, r7
   886d8:	3301      	adds	r3, #1
   886da:	2b07      	cmp	r3, #7
   886dc:	9427      	str	r4, [sp, #156]	; 0x9c
   886de:	e888 00c0 	stmia.w	r8, {r6, r7}
   886e2:	9326      	str	r3, [sp, #152]	; 0x98
   886e4:	f300 82fb 	bgt.w	88cde <_svfprintf_r+0x11ee>
   886e8:	f108 0808 	add.w	r8, r8, #8
   886ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
   886ee:	2f00      	cmp	r7, #0
   886f0:	bfa8      	it	ge
   886f2:	1bdb      	subge	r3, r3, r7
   886f4:	2b00      	cmp	r3, #0
   886f6:	461f      	mov	r7, r3
   886f8:	f340 80d7 	ble.w	888aa <_svfprintf_r+0xdba>
   886fc:	2b10      	cmp	r3, #16
   886fe:	f340 8434 	ble.w	88f6a <_svfprintf_r+0x147a>
   88702:	4dba      	ldr	r5, [pc, #744]	; (889ec <_svfprintf_r+0xefc>)
   88704:	4642      	mov	r2, r8
   88706:	4621      	mov	r1, r4
   88708:	46b0      	mov	r8, r6
   8870a:	f04f 0b10 	mov.w	fp, #16
   8870e:	462e      	mov	r6, r5
   88710:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88712:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   88714:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   88716:	e004      	b.n	88722 <_svfprintf_r+0xc32>
   88718:	3208      	adds	r2, #8
   8871a:	3f10      	subs	r7, #16
   8871c:	2f10      	cmp	r7, #16
   8871e:	f340 80b5 	ble.w	8888c <_svfprintf_r+0xd9c>
   88722:	3301      	adds	r3, #1
   88724:	3110      	adds	r1, #16
   88726:	2b07      	cmp	r3, #7
   88728:	9127      	str	r1, [sp, #156]	; 0x9c
   8872a:	9326      	str	r3, [sp, #152]	; 0x98
   8872c:	e882 0840 	stmia.w	r2, {r6, fp}
   88730:	ddf2      	ble.n	88718 <_svfprintf_r+0xc28>
   88732:	aa25      	add	r2, sp, #148	; 0x94
   88734:	4629      	mov	r1, r5
   88736:	4620      	mov	r0, r4
   88738:	f004 f936 	bl	8c9a8 <__ssprint_r>
   8873c:	2800      	cmp	r0, #0
   8873e:	f47f aab4 	bne.w	87caa <_svfprintf_r+0x1ba>
   88742:	464a      	mov	r2, r9
   88744:	9927      	ldr	r1, [sp, #156]	; 0x9c
   88746:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88748:	e7e7      	b.n	8871a <_svfprintf_r+0xc2a>
   8874a:	2d00      	cmp	r5, #0
   8874c:	bf08      	it	eq
   8874e:	2c0a      	cmpeq	r4, #10
   88750:	f0c0 8090 	bcc.w	88874 <_svfprintf_r+0xd84>
   88754:	464e      	mov	r6, r9
   88756:	4620      	mov	r0, r4
   88758:	4629      	mov	r1, r5
   8875a:	220a      	movs	r2, #10
   8875c:	2300      	movs	r3, #0
   8875e:	f7fe fe49 	bl	873f4 <__aeabi_uldivmod>
   88762:	3230      	adds	r2, #48	; 0x30
   88764:	f806 2d01 	strb.w	r2, [r6, #-1]!
   88768:	4620      	mov	r0, r4
   8876a:	4629      	mov	r1, r5
   8876c:	2300      	movs	r3, #0
   8876e:	220a      	movs	r2, #10
   88770:	f7fe fe40 	bl	873f4 <__aeabi_uldivmod>
   88774:	4604      	mov	r4, r0
   88776:	460d      	mov	r5, r1
   88778:	ea54 0305 	orrs.w	r3, r4, r5
   8877c:	d1eb      	bne.n	88756 <_svfprintf_r+0xc66>
   8877e:	eba9 0306 	sub.w	r3, r9, r6
   88782:	930e      	str	r3, [sp, #56]	; 0x38
   88784:	f7ff bad0 	b.w	87d28 <_svfprintf_r+0x238>
   88788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8878a:	464e      	mov	r6, r9
   8878c:	930e      	str	r3, [sp, #56]	; 0x38
   8878e:	f7ff bacb 	b.w	87d28 <_svfprintf_r+0x238>
   88792:	1e5e      	subs	r6, r3, #1
   88794:	2e00      	cmp	r6, #0
   88796:	f77f aeca 	ble.w	8852e <_svfprintf_r+0xa3e>
   8879a:	2e10      	cmp	r6, #16
   8879c:	f340 83e3 	ble.w	88f66 <_svfprintf_r+0x1476>
   887a0:	4622      	mov	r2, r4
   887a2:	f04f 0b10 	mov.w	fp, #16
   887a6:	4d91      	ldr	r5, [pc, #580]	; (889ec <_svfprintf_r+0xefc>)
   887a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   887aa:	e004      	b.n	887b6 <_svfprintf_r+0xcc6>
   887ac:	3e10      	subs	r6, #16
   887ae:	2e10      	cmp	r6, #16
   887b0:	f108 0808 	add.w	r8, r8, #8
   887b4:	dd15      	ble.n	887e2 <_svfprintf_r+0xcf2>
   887b6:	3701      	adds	r7, #1
   887b8:	3210      	adds	r2, #16
   887ba:	2f07      	cmp	r7, #7
   887bc:	9227      	str	r2, [sp, #156]	; 0x9c
   887be:	9726      	str	r7, [sp, #152]	; 0x98
   887c0:	e888 0820 	stmia.w	r8, {r5, fp}
   887c4:	ddf2      	ble.n	887ac <_svfprintf_r+0xcbc>
   887c6:	aa25      	add	r2, sp, #148	; 0x94
   887c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   887ca:	4620      	mov	r0, r4
   887cc:	f004 f8ec 	bl	8c9a8 <__ssprint_r>
   887d0:	2800      	cmp	r0, #0
   887d2:	f47f aa6a 	bne.w	87caa <_svfprintf_r+0x1ba>
   887d6:	3e10      	subs	r6, #16
   887d8:	2e10      	cmp	r6, #16
   887da:	46c8      	mov	r8, r9
   887dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   887de:	9f26      	ldr	r7, [sp, #152]	; 0x98
   887e0:	dce9      	bgt.n	887b6 <_svfprintf_r+0xcc6>
   887e2:	4614      	mov	r4, r2
   887e4:	3701      	adds	r7, #1
   887e6:	4434      	add	r4, r6
   887e8:	2f07      	cmp	r7, #7
   887ea:	9427      	str	r4, [sp, #156]	; 0x9c
   887ec:	9726      	str	r7, [sp, #152]	; 0x98
   887ee:	e888 0060 	stmia.w	r8, {r5, r6}
   887f2:	f77f ae9a 	ble.w	8852a <_svfprintf_r+0xa3a>
   887f6:	aa25      	add	r2, sp, #148	; 0x94
   887f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   887fa:	980c      	ldr	r0, [sp, #48]	; 0x30
   887fc:	f004 f8d4 	bl	8c9a8 <__ssprint_r>
   88800:	2800      	cmp	r0, #0
   88802:	f47f aa52 	bne.w	87caa <_svfprintf_r+0x1ba>
   88806:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88808:	9f26      	ldr	r7, [sp, #152]	; 0x98
   8880a:	46c8      	mov	r8, r9
   8880c:	e68f      	b.n	8852e <_svfprintf_r+0xa3e>
   8880e:	3204      	adds	r2, #4
   88810:	681c      	ldr	r4, [r3, #0]
   88812:	2500      	movs	r5, #0
   88814:	2301      	movs	r3, #1
   88816:	920f      	str	r2, [sp, #60]	; 0x3c
   88818:	f7ff ba68 	b.w	87cec <_svfprintf_r+0x1fc>
   8881c:	681c      	ldr	r4, [r3, #0]
   8881e:	3304      	adds	r3, #4
   88820:	930f      	str	r3, [sp, #60]	; 0x3c
   88822:	2500      	movs	r5, #0
   88824:	e42a      	b.n	8807c <_svfprintf_r+0x58c>
   88826:	681c      	ldr	r4, [r3, #0]
   88828:	3304      	adds	r3, #4
   8882a:	17e5      	asrs	r5, r4, #31
   8882c:	4622      	mov	r2, r4
   8882e:	930f      	str	r3, [sp, #60]	; 0x3c
   88830:	462b      	mov	r3, r5
   88832:	2a00      	cmp	r2, #0
   88834:	f173 0300 	sbcs.w	r3, r3, #0
   88838:	f6bf ac68 	bge.w	8810c <_svfprintf_r+0x61c>
   8883c:	272d      	movs	r7, #45	; 0x2d
   8883e:	4264      	negs	r4, r4
   88840:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   88844:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   88848:	2301      	movs	r3, #1
   8884a:	f7ff ba53 	b.w	87cf4 <_svfprintf_r+0x204>
   8884e:	990f      	ldr	r1, [sp, #60]	; 0x3c
   88850:	2500      	movs	r5, #0
   88852:	460a      	mov	r2, r1
   88854:	3204      	adds	r2, #4
   88856:	680c      	ldr	r4, [r1, #0]
   88858:	920f      	str	r2, [sp, #60]	; 0x3c
   8885a:	f7ff ba47 	b.w	87cec <_svfprintf_r+0x1fc>
   8885e:	4614      	mov	r4, r2
   88860:	3301      	adds	r3, #1
   88862:	4434      	add	r4, r6
   88864:	2b07      	cmp	r3, #7
   88866:	9427      	str	r4, [sp, #156]	; 0x9c
   88868:	9326      	str	r3, [sp, #152]	; 0x98
   8886a:	e888 0060 	stmia.w	r8, {r5, r6}
   8886e:	f77f ab2f 	ble.w	87ed0 <_svfprintf_r+0x3e0>
   88872:	e6e0      	b.n	88636 <_svfprintf_r+0xb46>
   88874:	f8dd b01c 	ldr.w	fp, [sp, #28]
   88878:	2301      	movs	r3, #1
   8887a:	ae42      	add	r6, sp, #264	; 0x108
   8887c:	3430      	adds	r4, #48	; 0x30
   8887e:	f8cd b01c 	str.w	fp, [sp, #28]
   88882:	f806 4d41 	strb.w	r4, [r6, #-65]!
   88886:	930e      	str	r3, [sp, #56]	; 0x38
   88888:	f7ff ba4e 	b.w	87d28 <_svfprintf_r+0x238>
   8888c:	4635      	mov	r5, r6
   8888e:	460c      	mov	r4, r1
   88890:	4646      	mov	r6, r8
   88892:	4690      	mov	r8, r2
   88894:	3301      	adds	r3, #1
   88896:	443c      	add	r4, r7
   88898:	2b07      	cmp	r3, #7
   8889a:	9427      	str	r4, [sp, #156]	; 0x9c
   8889c:	9326      	str	r3, [sp, #152]	; 0x98
   8889e:	e888 00a0 	stmia.w	r8, {r5, r7}
   888a2:	f300 8246 	bgt.w	88d32 <_svfprintf_r+0x1242>
   888a6:	f108 0808 	add.w	r8, r8, #8
   888aa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   888ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   888ae:	429a      	cmp	r2, r3
   888b0:	db45      	blt.n	8893e <_svfprintf_r+0xe4e>
   888b2:	9b07      	ldr	r3, [sp, #28]
   888b4:	07d9      	lsls	r1, r3, #31
   888b6:	d442      	bmi.n	8893e <_svfprintf_r+0xe4e>
   888b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   888ba:	9812      	ldr	r0, [sp, #72]	; 0x48
   888bc:	1a9a      	subs	r2, r3, r2
   888be:	1a1d      	subs	r5, r3, r0
   888c0:	4295      	cmp	r5, r2
   888c2:	bfa8      	it	ge
   888c4:	4615      	movge	r5, r2
   888c6:	2d00      	cmp	r5, #0
   888c8:	dd0e      	ble.n	888e8 <_svfprintf_r+0xdf8>
   888ca:	9926      	ldr	r1, [sp, #152]	; 0x98
   888cc:	4406      	add	r6, r0
   888ce:	3101      	adds	r1, #1
   888d0:	442c      	add	r4, r5
   888d2:	2907      	cmp	r1, #7
   888d4:	f8c8 6000 	str.w	r6, [r8]
   888d8:	9427      	str	r4, [sp, #156]	; 0x9c
   888da:	f8c8 5004 	str.w	r5, [r8, #4]
   888de:	9126      	str	r1, [sp, #152]	; 0x98
   888e0:	f300 8216 	bgt.w	88d10 <_svfprintf_r+0x1220>
   888e4:	f108 0808 	add.w	r8, r8, #8
   888e8:	2d00      	cmp	r5, #0
   888ea:	bfb4      	ite	lt
   888ec:	4616      	movlt	r6, r2
   888ee:	1b56      	subge	r6, r2, r5
   888f0:	2e00      	cmp	r6, #0
   888f2:	f77f aaef 	ble.w	87ed4 <_svfprintf_r+0x3e4>
   888f6:	2e10      	cmp	r6, #16
   888f8:	f340 82f3 	ble.w	88ee2 <_svfprintf_r+0x13f2>
   888fc:	4622      	mov	r2, r4
   888fe:	2710      	movs	r7, #16
   88900:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88902:	4d3a      	ldr	r5, [pc, #232]	; (889ec <_svfprintf_r+0xefc>)
   88904:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   88908:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8890a:	e004      	b.n	88916 <_svfprintf_r+0xe26>
   8890c:	f108 0808 	add.w	r8, r8, #8
   88910:	3e10      	subs	r6, #16
   88912:	2e10      	cmp	r6, #16
   88914:	dda3      	ble.n	8885e <_svfprintf_r+0xd6e>
   88916:	3301      	adds	r3, #1
   88918:	3210      	adds	r2, #16
   8891a:	2b07      	cmp	r3, #7
   8891c:	9227      	str	r2, [sp, #156]	; 0x9c
   8891e:	9326      	str	r3, [sp, #152]	; 0x98
   88920:	e888 00a0 	stmia.w	r8, {r5, r7}
   88924:	ddf2      	ble.n	8890c <_svfprintf_r+0xe1c>
   88926:	aa25      	add	r2, sp, #148	; 0x94
   88928:	4621      	mov	r1, r4
   8892a:	4658      	mov	r0, fp
   8892c:	f004 f83c 	bl	8c9a8 <__ssprint_r>
   88930:	2800      	cmp	r0, #0
   88932:	f47f a9ba 	bne.w	87caa <_svfprintf_r+0x1ba>
   88936:	46c8      	mov	r8, r9
   88938:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   8893a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8893c:	e7e8      	b.n	88910 <_svfprintf_r+0xe20>
   8893e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88940:	9819      	ldr	r0, [sp, #100]	; 0x64
   88942:	3301      	adds	r3, #1
   88944:	991a      	ldr	r1, [sp, #104]	; 0x68
   88946:	4404      	add	r4, r0
   88948:	2b07      	cmp	r3, #7
   8894a:	9427      	str	r4, [sp, #156]	; 0x9c
   8894c:	f8c8 1000 	str.w	r1, [r8]
   88950:	f8c8 0004 	str.w	r0, [r8, #4]
   88954:	9326      	str	r3, [sp, #152]	; 0x98
   88956:	f300 81cf 	bgt.w	88cf8 <_svfprintf_r+0x1208>
   8895a:	f108 0808 	add.w	r8, r8, #8
   8895e:	e7ab      	b.n	888b8 <_svfprintf_r+0xdc8>
   88960:	9b07      	ldr	r3, [sp, #28]
   88962:	07da      	lsls	r2, r3, #31
   88964:	f53f adad 	bmi.w	884c2 <_svfprintf_r+0x9d2>
   88968:	2301      	movs	r3, #1
   8896a:	9f26      	ldr	r7, [sp, #152]	; 0x98
   8896c:	441c      	add	r4, r3
   8896e:	441f      	add	r7, r3
   88970:	2f07      	cmp	r7, #7
   88972:	9427      	str	r4, [sp, #156]	; 0x9c
   88974:	f8c8 6000 	str.w	r6, [r8]
   88978:	9726      	str	r7, [sp, #152]	; 0x98
   8897a:	f8c8 3004 	str.w	r3, [r8, #4]
   8897e:	f77f add4 	ble.w	8852a <_svfprintf_r+0xa3a>
   88982:	aa25      	add	r2, sp, #148	; 0x94
   88984:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88986:	980c      	ldr	r0, [sp, #48]	; 0x30
   88988:	f004 f80e 	bl	8c9a8 <__ssprint_r>
   8898c:	2800      	cmp	r0, #0
   8898e:	f47f a98c 	bne.w	87caa <_svfprintf_r+0x1ba>
   88992:	46c8      	mov	r8, r9
   88994:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88996:	9f26      	ldr	r7, [sp, #152]	; 0x98
   88998:	e5c9      	b.n	8852e <_svfprintf_r+0xa3e>
   8899a:	aa25      	add	r2, sp, #148	; 0x94
   8899c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8899e:	980c      	ldr	r0, [sp, #48]	; 0x30
   889a0:	f004 f802 	bl	8c9a8 <__ssprint_r>
   889a4:	2800      	cmp	r0, #0
   889a6:	f47f a980 	bne.w	87caa <_svfprintf_r+0x1ba>
   889aa:	46c8      	mov	r8, r9
   889ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   889ae:	9f26      	ldr	r7, [sp, #152]	; 0x98
   889b0:	e596      	b.n	884e0 <_svfprintf_r+0x9f0>
   889b2:	aa25      	add	r2, sp, #148	; 0x94
   889b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   889b6:	980c      	ldr	r0, [sp, #48]	; 0x30
   889b8:	f003 fff6 	bl	8c9a8 <__ssprint_r>
   889bc:	2800      	cmp	r0, #0
   889be:	f47f a974 	bne.w	87caa <_svfprintf_r+0x1ba>
   889c2:	46c8      	mov	r8, r9
   889c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   889c6:	9f26      	ldr	r7, [sp, #152]	; 0x98
   889c8:	e599      	b.n	884fe <_svfprintf_r+0xa0e>
   889ca:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   889cc:	3407      	adds	r4, #7
   889ce:	f024 0407 	bic.w	r4, r4, #7
   889d2:	f104 0108 	add.w	r1, r4, #8
   889d6:	e9d4 2300 	ldrd	r2, r3, [r4]
   889da:	910f      	str	r1, [sp, #60]	; 0x3c
   889dc:	4614      	mov	r4, r2
   889de:	461d      	mov	r5, r3
   889e0:	f7ff bb8f 	b.w	88102 <_svfprintf_r+0x612>
   889e4:	464e      	mov	r6, r9
   889e6:	f7ff b99f 	b.w	87d28 <_svfprintf_r+0x238>
   889ea:	bf00      	nop
   889ec:	0008da7c 	.word	0x0008da7c
   889f0:	aa25      	add	r2, sp, #148	; 0x94
   889f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   889f4:	980c      	ldr	r0, [sp, #48]	; 0x30
   889f6:	f003 ffd7 	bl	8c9a8 <__ssprint_r>
   889fa:	2800      	cmp	r0, #0
   889fc:	f47f a955 	bne.w	87caa <_svfprintf_r+0x1ba>
   88a00:	46c8      	mov	r8, r9
   88a02:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88a04:	f7ff ba16 	b.w	87e34 <_svfprintf_r+0x344>
   88a08:	9c15      	ldr	r4, [sp, #84]	; 0x54
   88a0a:	4622      	mov	r2, r4
   88a0c:	4620      	mov	r0, r4
   88a0e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   88a10:	4623      	mov	r3, r4
   88a12:	4621      	mov	r1, r4
   88a14:	f004 fe94 	bl	8d740 <__aeabi_dcmpun>
   88a18:	2800      	cmp	r0, #0
   88a1a:	f040 8273 	bne.w	88f04 <_svfprintf_r+0x1414>
   88a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88a20:	3301      	adds	r3, #1
   88a22:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88a24:	f023 0320 	bic.w	r3, r3, #32
   88a28:	930e      	str	r3, [sp, #56]	; 0x38
   88a2a:	f000 819c 	beq.w	88d66 <_svfprintf_r+0x1276>
   88a2e:	2b47      	cmp	r3, #71	; 0x47
   88a30:	f000 80d6 	beq.w	88be0 <_svfprintf_r+0x10f0>
   88a34:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
   88a38:	9307      	str	r3, [sp, #28]
   88a3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88a3c:	1e1f      	subs	r7, r3, #0
   88a3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
   88a40:	9308      	str	r3, [sp, #32]
   88a42:	bfb7      	itett	lt
   88a44:	463b      	movlt	r3, r7
   88a46:	2300      	movge	r3, #0
   88a48:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
   88a4c:	232d      	movlt	r3, #45	; 0x2d
   88a4e:	9310      	str	r3, [sp, #64]	; 0x40
   88a50:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88a52:	2b66      	cmp	r3, #102	; 0x66
   88a54:	f000 8190 	beq.w	88d78 <_svfprintf_r+0x1288>
   88a58:	2b46      	cmp	r3, #70	; 0x46
   88a5a:	f000 80a4 	beq.w	88ba6 <_svfprintf_r+0x10b6>
   88a5e:	2002      	movs	r0, #2
   88a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88a62:	a923      	add	r1, sp, #140	; 0x8c
   88a64:	2b45      	cmp	r3, #69	; 0x45
   88a66:	bf0a      	itet	eq
   88a68:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
   88a6a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
   88a6c:	1c5d      	addeq	r5, r3, #1
   88a6e:	e88d 0021 	stmia.w	sp, {r0, r5}
   88a72:	9104      	str	r1, [sp, #16]
   88a74:	a820      	add	r0, sp, #128	; 0x80
   88a76:	a91f      	add	r1, sp, #124	; 0x7c
   88a78:	463b      	mov	r3, r7
   88a7a:	9003      	str	r0, [sp, #12]
   88a7c:	9a08      	ldr	r2, [sp, #32]
   88a7e:	9102      	str	r1, [sp, #8]
   88a80:	980c      	ldr	r0, [sp, #48]	; 0x30
   88a82:	f001 fa85 	bl	89f90 <_dtoa_r>
   88a86:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88a88:	4606      	mov	r6, r0
   88a8a:	2b67      	cmp	r3, #103	; 0x67
   88a8c:	f040 81ba 	bne.w	88e04 <_svfprintf_r+0x1314>
   88a90:	f01b 0f01 	tst.w	fp, #1
   88a94:	f000 8223 	beq.w	88ede <_svfprintf_r+0x13ee>
   88a98:	1974      	adds	r4, r6, r5
   88a9a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   88a9c:	9808      	ldr	r0, [sp, #32]
   88a9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   88aa0:	4639      	mov	r1, r7
   88aa2:	f004 fe1b 	bl	8d6dc <__aeabi_dcmpeq>
   88aa6:	2800      	cmp	r0, #0
   88aa8:	f040 8124 	bne.w	88cf4 <_svfprintf_r+0x1204>
   88aac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   88aae:	42a3      	cmp	r3, r4
   88ab0:	d206      	bcs.n	88ac0 <_svfprintf_r+0xfd0>
   88ab2:	2130      	movs	r1, #48	; 0x30
   88ab4:	1c5a      	adds	r2, r3, #1
   88ab6:	9223      	str	r2, [sp, #140]	; 0x8c
   88ab8:	7019      	strb	r1, [r3, #0]
   88aba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   88abc:	429c      	cmp	r4, r3
   88abe:	d8f9      	bhi.n	88ab4 <_svfprintf_r+0xfc4>
   88ac0:	1b9b      	subs	r3, r3, r6
   88ac2:	9313      	str	r3, [sp, #76]	; 0x4c
   88ac4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88ac6:	2b47      	cmp	r3, #71	; 0x47
   88ac8:	f000 80a2 	beq.w	88c10 <_svfprintf_r+0x1120>
   88acc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88ace:	2b65      	cmp	r3, #101	; 0x65
   88ad0:	f340 81a7 	ble.w	88e22 <_svfprintf_r+0x1332>
   88ad4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88ad6:	2b66      	cmp	r3, #102	; 0x66
   88ad8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   88ada:	9312      	str	r3, [sp, #72]	; 0x48
   88adc:	f000 8171 	beq.w	88dc2 <_svfprintf_r+0x12d2>
   88ae0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   88ae2:	9a12      	ldr	r2, [sp, #72]	; 0x48
   88ae4:	4619      	mov	r1, r3
   88ae6:	4291      	cmp	r1, r2
   88ae8:	f300 815d 	bgt.w	88da6 <_svfprintf_r+0x12b6>
   88aec:	f01b 0f01 	tst.w	fp, #1
   88af0:	f040 81f0 	bne.w	88ed4 <_svfprintf_r+0x13e4>
   88af4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   88af8:	9308      	str	r3, [sp, #32]
   88afa:	2367      	movs	r3, #103	; 0x67
   88afc:	920e      	str	r2, [sp, #56]	; 0x38
   88afe:	9311      	str	r3, [sp, #68]	; 0x44
   88b00:	9b10      	ldr	r3, [sp, #64]	; 0x40
   88b02:	2b00      	cmp	r3, #0
   88b04:	d17d      	bne.n	88c02 <_svfprintf_r+0x1112>
   88b06:	930a      	str	r3, [sp, #40]	; 0x28
   88b08:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   88b0c:	f7ff b914 	b.w	87d38 <_svfprintf_r+0x248>
   88b10:	f024 0407 	bic.w	r4, r4, #7
   88b14:	6823      	ldr	r3, [r4, #0]
   88b16:	9315      	str	r3, [sp, #84]	; 0x54
   88b18:	6863      	ldr	r3, [r4, #4]
   88b1a:	9314      	str	r3, [sp, #80]	; 0x50
   88b1c:	f104 0308 	add.w	r3, r4, #8
   88b20:	930f      	str	r3, [sp, #60]	; 0x3c
   88b22:	f7ff bb2f 	b.w	88184 <_svfprintf_r+0x694>
   88b26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   88b28:	6813      	ldr	r3, [r2, #0]
   88b2a:	3204      	adds	r2, #4
   88b2c:	920f      	str	r2, [sp, #60]	; 0x3c
   88b2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   88b30:	601a      	str	r2, [r3, #0]
   88b32:	f7ff b804 	b.w	87b3e <_svfprintf_r+0x4e>
   88b36:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88b38:	4daf      	ldr	r5, [pc, #700]	; (88df8 <_svfprintf_r+0x1308>)
   88b3a:	f7ff b9ad 	b.w	87e98 <_svfprintf_r+0x3a8>
   88b3e:	aa25      	add	r2, sp, #148	; 0x94
   88b40:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88b42:	980c      	ldr	r0, [sp, #48]	; 0x30
   88b44:	f003 ff30 	bl	8c9a8 <__ssprint_r>
   88b48:	2800      	cmp	r0, #0
   88b4a:	f47f a8ae 	bne.w	87caa <_svfprintf_r+0x1ba>
   88b4e:	46c8      	mov	r8, r9
   88b50:	e431      	b.n	883b6 <_svfprintf_r+0x8c6>
   88b52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   88b54:	4613      	mov	r3, r2
   88b56:	3304      	adds	r3, #4
   88b58:	930f      	str	r3, [sp, #60]	; 0x3c
   88b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88b5c:	6811      	ldr	r1, [r2, #0]
   88b5e:	17dd      	asrs	r5, r3, #31
   88b60:	461a      	mov	r2, r3
   88b62:	462b      	mov	r3, r5
   88b64:	e9c1 2300 	strd	r2, r3, [r1]
   88b68:	f7fe bfe9 	b.w	87b3e <_svfprintf_r+0x4e>
   88b6c:	aa25      	add	r2, sp, #148	; 0x94
   88b6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88b70:	980c      	ldr	r0, [sp, #48]	; 0x30
   88b72:	f003 ff19 	bl	8c9a8 <__ssprint_r>
   88b76:	2800      	cmp	r0, #0
   88b78:	f47f a897 	bne.w	87caa <_svfprintf_r+0x1ba>
   88b7c:	46c8      	mov	r8, r9
   88b7e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88b80:	e432      	b.n	883e8 <_svfprintf_r+0x8f8>
   88b82:	f108 0808 	add.w	r8, r8, #8
   88b86:	e52f      	b.n	885e8 <_svfprintf_r+0xaf8>
   88b88:	2140      	movs	r1, #64	; 0x40
   88b8a:	980c      	ldr	r0, [sp, #48]	; 0x30
   88b8c:	f002 fe68 	bl	8b860 <_malloc_r>
   88b90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   88b92:	6010      	str	r0, [r2, #0]
   88b94:	6110      	str	r0, [r2, #16]
   88b96:	2800      	cmp	r0, #0
   88b98:	f000 8214 	beq.w	88fc4 <_svfprintf_r+0x14d4>
   88b9c:	2340      	movs	r3, #64	; 0x40
   88b9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   88ba0:	6153      	str	r3, [r2, #20]
   88ba2:	f7fe bfbc 	b.w	87b1e <_svfprintf_r+0x2e>
   88ba6:	2003      	movs	r0, #3
   88ba8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   88baa:	a923      	add	r1, sp, #140	; 0x8c
   88bac:	e88d 0011 	stmia.w	sp, {r0, r4}
   88bb0:	9104      	str	r1, [sp, #16]
   88bb2:	a820      	add	r0, sp, #128	; 0x80
   88bb4:	a91f      	add	r1, sp, #124	; 0x7c
   88bb6:	9003      	str	r0, [sp, #12]
   88bb8:	9a08      	ldr	r2, [sp, #32]
   88bba:	463b      	mov	r3, r7
   88bbc:	9102      	str	r1, [sp, #8]
   88bbe:	980c      	ldr	r0, [sp, #48]	; 0x30
   88bc0:	f001 f9e6 	bl	89f90 <_dtoa_r>
   88bc4:	4625      	mov	r5, r4
   88bc6:	4606      	mov	r6, r0
   88bc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88bca:	1974      	adds	r4, r6, r5
   88bcc:	2b46      	cmp	r3, #70	; 0x46
   88bce:	f47f af64 	bne.w	88a9a <_svfprintf_r+0xfaa>
   88bd2:	7833      	ldrb	r3, [r6, #0]
   88bd4:	2b30      	cmp	r3, #48	; 0x30
   88bd6:	f000 8187 	beq.w	88ee8 <_svfprintf_r+0x13f8>
   88bda:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
   88bdc:	442c      	add	r4, r5
   88bde:	e75c      	b.n	88a9a <_svfprintf_r+0xfaa>
   88be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88be2:	2b00      	cmp	r3, #0
   88be4:	bf08      	it	eq
   88be6:	2301      	moveq	r3, #1
   88be8:	930a      	str	r3, [sp, #40]	; 0x28
   88bea:	e723      	b.n	88a34 <_svfprintf_r+0xf44>
   88bec:	4630      	mov	r0, r6
   88bee:	950a      	str	r5, [sp, #40]	; 0x28
   88bf0:	f003 feac 	bl	8c94c <strlen>
   88bf4:	940f      	str	r4, [sp, #60]	; 0x3c
   88bf6:	900e      	str	r0, [sp, #56]	; 0x38
   88bf8:	f8cd b01c 	str.w	fp, [sp, #28]
   88bfc:	4603      	mov	r3, r0
   88bfe:	f7ff b9e7 	b.w	87fd0 <_svfprintf_r+0x4e0>
   88c02:	272d      	movs	r7, #45	; 0x2d
   88c04:	2300      	movs	r3, #0
   88c06:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   88c0a:	930a      	str	r3, [sp, #40]	; 0x28
   88c0c:	f7ff b895 	b.w	87d3a <_svfprintf_r+0x24a>
   88c10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   88c12:	461a      	mov	r2, r3
   88c14:	9312      	str	r3, [sp, #72]	; 0x48
   88c16:	3303      	adds	r3, #3
   88c18:	db04      	blt.n	88c24 <_svfprintf_r+0x1134>
   88c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88c1c:	4619      	mov	r1, r3
   88c1e:	4291      	cmp	r1, r2
   88c20:	f6bf af5e 	bge.w	88ae0 <_svfprintf_r+0xff0>
   88c24:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88c26:	3b02      	subs	r3, #2
   88c28:	9311      	str	r3, [sp, #68]	; 0x44
   88c2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88c2c:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   88c30:	3b01      	subs	r3, #1
   88c32:	2b00      	cmp	r3, #0
   88c34:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
   88c38:	bfb4      	ite	lt
   88c3a:	222d      	movlt	r2, #45	; 0x2d
   88c3c:	222b      	movge	r2, #43	; 0x2b
   88c3e:	931f      	str	r3, [sp, #124]	; 0x7c
   88c40:	bfb8      	it	lt
   88c42:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
   88c44:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
   88c48:	bfb8      	it	lt
   88c4a:	f1c3 0301 	rsblt	r3, r3, #1
   88c4e:	2b09      	cmp	r3, #9
   88c50:	f340 811f 	ble.w	88e92 <_svfprintf_r+0x13a2>
   88c54:	f10d 0093 	add.w	r0, sp, #147	; 0x93
   88c58:	4601      	mov	r1, r0
   88c5a:	4c68      	ldr	r4, [pc, #416]	; (88dfc <_svfprintf_r+0x130c>)
   88c5c:	e000      	b.n	88c60 <_svfprintf_r+0x1170>
   88c5e:	4611      	mov	r1, r2
   88c60:	fb84 5203 	smull	r5, r2, r4, r3
   88c64:	17dd      	asrs	r5, r3, #31
   88c66:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
   88c6a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
   88c6e:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   88c72:	3230      	adds	r2, #48	; 0x30
   88c74:	2d09      	cmp	r5, #9
   88c76:	f801 2c01 	strb.w	r2, [r1, #-1]
   88c7a:	462b      	mov	r3, r5
   88c7c:	f101 32ff 	add.w	r2, r1, #4294967295
   88c80:	dced      	bgt.n	88c5e <_svfprintf_r+0x116e>
   88c82:	3330      	adds	r3, #48	; 0x30
   88c84:	3902      	subs	r1, #2
   88c86:	b2dc      	uxtb	r4, r3
   88c88:	4288      	cmp	r0, r1
   88c8a:	f802 4c01 	strb.w	r4, [r2, #-1]
   88c8e:	f240 8192 	bls.w	88fb6 <_svfprintf_r+0x14c6>
   88c92:	f10d 0186 	add.w	r1, sp, #134	; 0x86
   88c96:	4613      	mov	r3, r2
   88c98:	e001      	b.n	88c9e <_svfprintf_r+0x11ae>
   88c9a:	f813 4b01 	ldrb.w	r4, [r3], #1
   88c9e:	4283      	cmp	r3, r0
   88ca0:	f801 4b01 	strb.w	r4, [r1], #1
   88ca4:	d1f9      	bne.n	88c9a <_svfprintf_r+0x11aa>
   88ca6:	3301      	adds	r3, #1
   88ca8:	1a9b      	subs	r3, r3, r2
   88caa:	f10d 0286 	add.w	r2, sp, #134	; 0x86
   88cae:	4413      	add	r3, r2
   88cb0:	aa21      	add	r2, sp, #132	; 0x84
   88cb2:	1a9b      	subs	r3, r3, r2
   88cb4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   88cb6:	931b      	str	r3, [sp, #108]	; 0x6c
   88cb8:	2a01      	cmp	r2, #1
   88cba:	4413      	add	r3, r2
   88cbc:	930e      	str	r3, [sp, #56]	; 0x38
   88cbe:	f340 8148 	ble.w	88f52 <_svfprintf_r+0x1462>
   88cc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88cc4:	9a19      	ldr	r2, [sp, #100]	; 0x64
   88cc6:	4413      	add	r3, r2
   88cc8:	930e      	str	r3, [sp, #56]	; 0x38
   88cca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   88cce:	9308      	str	r3, [sp, #32]
   88cd0:	2300      	movs	r3, #0
   88cd2:	9312      	str	r3, [sp, #72]	; 0x48
   88cd4:	e714      	b.n	88b00 <_svfprintf_r+0x1010>
   88cd6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88cd8:	9a26      	ldr	r2, [sp, #152]	; 0x98
   88cda:	f7ff b876 	b.w	87dca <_svfprintf_r+0x2da>
   88cde:	aa25      	add	r2, sp, #148	; 0x94
   88ce0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88ce2:	980c      	ldr	r0, [sp, #48]	; 0x30
   88ce4:	f003 fe60 	bl	8c9a8 <__ssprint_r>
   88ce8:	2800      	cmp	r0, #0
   88cea:	f47e afde 	bne.w	87caa <_svfprintf_r+0x1ba>
   88cee:	46c8      	mov	r8, r9
   88cf0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88cf2:	e4fb      	b.n	886ec <_svfprintf_r+0xbfc>
   88cf4:	4623      	mov	r3, r4
   88cf6:	e6e3      	b.n	88ac0 <_svfprintf_r+0xfd0>
   88cf8:	aa25      	add	r2, sp, #148	; 0x94
   88cfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88cfc:	980c      	ldr	r0, [sp, #48]	; 0x30
   88cfe:	f003 fe53 	bl	8c9a8 <__ssprint_r>
   88d02:	2800      	cmp	r0, #0
   88d04:	f47e afd1 	bne.w	87caa <_svfprintf_r+0x1ba>
   88d08:	46c8      	mov	r8, r9
   88d0a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   88d0c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88d0e:	e5d3      	b.n	888b8 <_svfprintf_r+0xdc8>
   88d10:	aa25      	add	r2, sp, #148	; 0x94
   88d12:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88d14:	980c      	ldr	r0, [sp, #48]	; 0x30
   88d16:	f003 fe47 	bl	8c9a8 <__ssprint_r>
   88d1a:	2800      	cmp	r0, #0
   88d1c:	f47e afc5 	bne.w	87caa <_svfprintf_r+0x1ba>
   88d20:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   88d22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   88d24:	46c8      	mov	r8, r9
   88d26:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88d28:	1a9a      	subs	r2, r3, r2
   88d2a:	e5dd      	b.n	888e8 <_svfprintf_r+0xdf8>
   88d2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88d2e:	f7ff b8fe 	b.w	87f2e <_svfprintf_r+0x43e>
   88d32:	aa25      	add	r2, sp, #148	; 0x94
   88d34:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88d36:	980c      	ldr	r0, [sp, #48]	; 0x30
   88d38:	f003 fe36 	bl	8c9a8 <__ssprint_r>
   88d3c:	2800      	cmp	r0, #0
   88d3e:	f47e afb4 	bne.w	87caa <_svfprintf_r+0x1ba>
   88d42:	46c8      	mov	r8, r9
   88d44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   88d46:	e5b0      	b.n	888aa <_svfprintf_r+0xdba>
   88d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88d4a:	4637      	mov	r7, r6
   88d4c:	2b06      	cmp	r3, #6
   88d4e:	bf28      	it	cs
   88d50:	2306      	movcs	r3, #6
   88d52:	960a      	str	r6, [sp, #40]	; 0x28
   88d54:	9612      	str	r6, [sp, #72]	; 0x48
   88d56:	9308      	str	r3, [sp, #32]
   88d58:	940f      	str	r4, [sp, #60]	; 0x3c
   88d5a:	f8cd b01c 	str.w	fp, [sp, #28]
   88d5e:	930e      	str	r3, [sp, #56]	; 0x38
   88d60:	4e27      	ldr	r6, [pc, #156]	; (88e00 <_svfprintf_r+0x1310>)
   88d62:	f7fe bfe9 	b.w	87d38 <_svfprintf_r+0x248>
   88d66:	2306      	movs	r3, #6
   88d68:	930a      	str	r3, [sp, #40]	; 0x28
   88d6a:	e663      	b.n	88a34 <_svfprintf_r+0xf44>
   88d6c:	232d      	movs	r3, #45	; 0x2d
   88d6e:	461f      	mov	r7, r3
   88d70:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   88d74:	f7ff ba28 	b.w	881c8 <_svfprintf_r+0x6d8>
   88d78:	2003      	movs	r0, #3
   88d7a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   88d7c:	a923      	add	r1, sp, #140	; 0x8c
   88d7e:	e88d 0011 	stmia.w	sp, {r0, r4}
   88d82:	9104      	str	r1, [sp, #16]
   88d84:	a820      	add	r0, sp, #128	; 0x80
   88d86:	a91f      	add	r1, sp, #124	; 0x7c
   88d88:	9003      	str	r0, [sp, #12]
   88d8a:	9a08      	ldr	r2, [sp, #32]
   88d8c:	463b      	mov	r3, r7
   88d8e:	9102      	str	r1, [sp, #8]
   88d90:	980c      	ldr	r0, [sp, #48]	; 0x30
   88d92:	f001 f8fd 	bl	89f90 <_dtoa_r>
   88d96:	4625      	mov	r5, r4
   88d98:	4606      	mov	r6, r0
   88d9a:	1904      	adds	r4, r0, r4
   88d9c:	e719      	b.n	88bd2 <_svfprintf_r+0x10e2>
   88d9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88da0:	4d15      	ldr	r5, [pc, #84]	; (88df8 <_svfprintf_r+0x1308>)
   88da2:	f7ff bb7e 	b.w	884a2 <_svfprintf_r+0x9b2>
   88da6:	9a19      	ldr	r2, [sp, #100]	; 0x64
   88da8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   88daa:	4413      	add	r3, r2
   88dac:	9a12      	ldr	r2, [sp, #72]	; 0x48
   88dae:	930e      	str	r3, [sp, #56]	; 0x38
   88db0:	2a00      	cmp	r2, #0
   88db2:	f340 80c7 	ble.w	88f44 <_svfprintf_r+0x1454>
   88db6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   88dba:	9308      	str	r3, [sp, #32]
   88dbc:	2367      	movs	r3, #103	; 0x67
   88dbe:	9311      	str	r3, [sp, #68]	; 0x44
   88dc0:	e69e      	b.n	88b00 <_svfprintf_r+0x1010>
   88dc2:	2b00      	cmp	r3, #0
   88dc4:	f340 80e1 	ble.w	88f8a <_svfprintf_r+0x149a>
   88dc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   88dca:	2a00      	cmp	r2, #0
   88dcc:	f040 80b0 	bne.w	88f30 <_svfprintf_r+0x1440>
   88dd0:	f01b 0f01 	tst.w	fp, #1
   88dd4:	f040 80ac 	bne.w	88f30 <_svfprintf_r+0x1440>
   88dd8:	9308      	str	r3, [sp, #32]
   88dda:	930e      	str	r3, [sp, #56]	; 0x38
   88ddc:	e690      	b.n	88b00 <_svfprintf_r+0x1010>
   88dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88de0:	940f      	str	r4, [sp, #60]	; 0x3c
   88de2:	9308      	str	r3, [sp, #32]
   88de4:	930e      	str	r3, [sp, #56]	; 0x38
   88de6:	900a      	str	r0, [sp, #40]	; 0x28
   88de8:	f8cd b01c 	str.w	fp, [sp, #28]
   88dec:	9012      	str	r0, [sp, #72]	; 0x48
   88dee:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   88df2:	f7fe bfa1 	b.w	87d38 <_svfprintf_r+0x248>
   88df6:	bf00      	nop
   88df8:	0008da7c 	.word	0x0008da7c
   88dfc:	66666667 	.word	0x66666667
   88e00:	0008da60 	.word	0x0008da60
   88e04:	9b11      	ldr	r3, [sp, #68]	; 0x44
   88e06:	2b47      	cmp	r3, #71	; 0x47
   88e08:	f47f ae46 	bne.w	88a98 <_svfprintf_r+0xfa8>
   88e0c:	f01b 0f01 	tst.w	fp, #1
   88e10:	f47f aeda 	bne.w	88bc8 <_svfprintf_r+0x10d8>
   88e14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   88e16:	1b9b      	subs	r3, r3, r6
   88e18:	9313      	str	r3, [sp, #76]	; 0x4c
   88e1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88e1c:	2b47      	cmp	r3, #71	; 0x47
   88e1e:	f43f aef7 	beq.w	88c10 <_svfprintf_r+0x1120>
   88e22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   88e24:	9312      	str	r3, [sp, #72]	; 0x48
   88e26:	e700      	b.n	88c2a <_svfprintf_r+0x113a>
   88e28:	2000      	movs	r0, #0
   88e2a:	900a      	str	r0, [sp, #40]	; 0x28
   88e2c:	f7fe bebc 	b.w	87ba8 <_svfprintf_r+0xb8>
   88e30:	424f      	negs	r7, r1
   88e32:	3110      	adds	r1, #16
   88e34:	da35      	bge.n	88ea2 <_svfprintf_r+0x13b2>
   88e36:	2410      	movs	r4, #16
   88e38:	4d6a      	ldr	r5, [pc, #424]	; (88fe4 <_svfprintf_r+0x14f4>)
   88e3a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   88e3e:	e004      	b.n	88e4a <_svfprintf_r+0x135a>
   88e40:	f108 0808 	add.w	r8, r8, #8
   88e44:	3f10      	subs	r7, #16
   88e46:	2f10      	cmp	r7, #16
   88e48:	dd2c      	ble.n	88ea4 <_svfprintf_r+0x13b4>
   88e4a:	3301      	adds	r3, #1
   88e4c:	3210      	adds	r2, #16
   88e4e:	2b07      	cmp	r3, #7
   88e50:	9227      	str	r2, [sp, #156]	; 0x9c
   88e52:	9326      	str	r3, [sp, #152]	; 0x98
   88e54:	f8c8 5000 	str.w	r5, [r8]
   88e58:	f8c8 4004 	str.w	r4, [r8, #4]
   88e5c:	ddf0      	ble.n	88e40 <_svfprintf_r+0x1350>
   88e5e:	aa25      	add	r2, sp, #148	; 0x94
   88e60:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88e62:	4658      	mov	r0, fp
   88e64:	f003 fda0 	bl	8c9a8 <__ssprint_r>
   88e68:	2800      	cmp	r0, #0
   88e6a:	f47e af1e 	bne.w	87caa <_svfprintf_r+0x1ba>
   88e6e:	46c8      	mov	r8, r9
   88e70:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   88e72:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88e74:	e7e6      	b.n	88e44 <_svfprintf_r+0x1354>
   88e76:	aa25      	add	r2, sp, #148	; 0x94
   88e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88e7a:	980c      	ldr	r0, [sp, #48]	; 0x30
   88e7c:	f003 fd94 	bl	8c9a8 <__ssprint_r>
   88e80:	2800      	cmp	r0, #0
   88e82:	f47e af12 	bne.w	87caa <_svfprintf_r+0x1ba>
   88e86:	46c8      	mov	r8, r9
   88e88:	991f      	ldr	r1, [sp, #124]	; 0x7c
   88e8a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   88e8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88e8e:	f7ff bbc3 	b.w	88618 <_svfprintf_r+0xb28>
   88e92:	2230      	movs	r2, #48	; 0x30
   88e94:	4413      	add	r3, r2
   88e96:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
   88e9a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
   88e9e:	ab22      	add	r3, sp, #136	; 0x88
   88ea0:	e706      	b.n	88cb0 <_svfprintf_r+0x11c0>
   88ea2:	4d50      	ldr	r5, [pc, #320]	; (88fe4 <_svfprintf_r+0x14f4>)
   88ea4:	3301      	adds	r3, #1
   88ea6:	443a      	add	r2, r7
   88ea8:	2b07      	cmp	r3, #7
   88eaa:	e888 00a0 	stmia.w	r8, {r5, r7}
   88eae:	9227      	str	r2, [sp, #156]	; 0x9c
   88eb0:	9326      	str	r3, [sp, #152]	; 0x98
   88eb2:	f108 0808 	add.w	r8, r8, #8
   88eb6:	f77f abb2 	ble.w	8861e <_svfprintf_r+0xb2e>
   88eba:	aa25      	add	r2, sp, #148	; 0x94
   88ebc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   88ebe:	980c      	ldr	r0, [sp, #48]	; 0x30
   88ec0:	f003 fd72 	bl	8c9a8 <__ssprint_r>
   88ec4:	2800      	cmp	r0, #0
   88ec6:	f47e aef0 	bne.w	87caa <_svfprintf_r+0x1ba>
   88eca:	46c8      	mov	r8, r9
   88ecc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   88ece:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88ed0:	f7ff bba5 	b.w	8861e <_svfprintf_r+0xb2e>
   88ed4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88ed6:	9a19      	ldr	r2, [sp, #100]	; 0x64
   88ed8:	4413      	add	r3, r2
   88eda:	930e      	str	r3, [sp, #56]	; 0x38
   88edc:	e76b      	b.n	88db6 <_svfprintf_r+0x12c6>
   88ede:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   88ee0:	e5ee      	b.n	88ac0 <_svfprintf_r+0xfd0>
   88ee2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88ee4:	4d3f      	ldr	r5, [pc, #252]	; (88fe4 <_svfprintf_r+0x14f4>)
   88ee6:	e4bb      	b.n	88860 <_svfprintf_r+0xd70>
   88ee8:	9a16      	ldr	r2, [sp, #88]	; 0x58
   88eea:	9808      	ldr	r0, [sp, #32]
   88eec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   88eee:	4639      	mov	r1, r7
   88ef0:	f004 fbf4 	bl	8d6dc <__aeabi_dcmpeq>
   88ef4:	2800      	cmp	r0, #0
   88ef6:	f47f ae70 	bne.w	88bda <_svfprintf_r+0x10ea>
   88efa:	f1c5 0501 	rsb	r5, r5, #1
   88efe:	951f      	str	r5, [sp, #124]	; 0x7c
   88f00:	442c      	add	r4, r5
   88f02:	e5ca      	b.n	88a9a <_svfprintf_r+0xfaa>
   88f04:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88f06:	4e38      	ldr	r6, [pc, #224]	; (88fe8 <_svfprintf_r+0x14f8>)
   88f08:	2b00      	cmp	r3, #0
   88f0a:	bfbe      	ittt	lt
   88f0c:	232d      	movlt	r3, #45	; 0x2d
   88f0e:	461f      	movlt	r7, r3
   88f10:	f88d 3077 	strblt.w	r3, [sp, #119]	; 0x77
   88f14:	f04f 0303 	mov.w	r3, #3
   88f18:	461a      	mov	r2, r3
   88f1a:	9308      	str	r3, [sp, #32]
   88f1c:	f04f 0300 	mov.w	r3, #0
   88f20:	bfa8      	it	ge
   88f22:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
   88f26:	4619      	mov	r1, r3
   88f28:	930a      	str	r3, [sp, #40]	; 0x28
   88f2a:	4b30      	ldr	r3, [pc, #192]	; (88fec <_svfprintf_r+0x14fc>)
   88f2c:	f7ff b954 	b.w	881d8 <_svfprintf_r+0x6e8>
   88f30:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88f32:	9a19      	ldr	r2, [sp, #100]	; 0x64
   88f34:	4413      	add	r3, r2
   88f36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   88f38:	441a      	add	r2, r3
   88f3a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   88f3e:	920e      	str	r2, [sp, #56]	; 0x38
   88f40:	9308      	str	r3, [sp, #32]
   88f42:	e5dd      	b.n	88b00 <_svfprintf_r+0x1010>
   88f44:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88f46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   88f48:	f1c3 0301 	rsb	r3, r3, #1
   88f4c:	441a      	add	r2, r3
   88f4e:	4613      	mov	r3, r2
   88f50:	e7c3      	b.n	88eda <_svfprintf_r+0x13ea>
   88f52:	f01b 0301 	ands.w	r3, fp, #1
   88f56:	9312      	str	r3, [sp, #72]	; 0x48
   88f58:	f47f aeb3 	bne.w	88cc2 <_svfprintf_r+0x11d2>
   88f5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88f5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   88f62:	9308      	str	r3, [sp, #32]
   88f64:	e5cc      	b.n	88b00 <_svfprintf_r+0x1010>
   88f66:	4d1f      	ldr	r5, [pc, #124]	; (88fe4 <_svfprintf_r+0x14f4>)
   88f68:	e43c      	b.n	887e4 <_svfprintf_r+0xcf4>
   88f6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88f6c:	4d1d      	ldr	r5, [pc, #116]	; (88fe4 <_svfprintf_r+0x14f4>)
   88f6e:	e491      	b.n	88894 <_svfprintf_r+0xda4>
   88f70:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   88f72:	f89a 3001 	ldrb.w	r3, [sl, #1]
   88f76:	6828      	ldr	r0, [r5, #0]
   88f78:	46a2      	mov	sl, r4
   88f7a:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   88f7e:	900a      	str	r0, [sp, #40]	; 0x28
   88f80:	4628      	mov	r0, r5
   88f82:	3004      	adds	r0, #4
   88f84:	900f      	str	r0, [sp, #60]	; 0x3c
   88f86:	f7fe be0d 	b.w	87ba4 <_svfprintf_r+0xb4>
   88f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88f8c:	b913      	cbnz	r3, 88f94 <_svfprintf_r+0x14a4>
   88f8e:	f01b 0f01 	tst.w	fp, #1
   88f92:	d002      	beq.n	88f9a <_svfprintf_r+0x14aa>
   88f94:	9b19      	ldr	r3, [sp, #100]	; 0x64
   88f96:	3301      	adds	r3, #1
   88f98:	e7cd      	b.n	88f36 <_svfprintf_r+0x1446>
   88f9a:	2301      	movs	r3, #1
   88f9c:	e71c      	b.n	88dd8 <_svfprintf_r+0x12e8>
   88f9e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   88fa2:	f7ff b980 	b.w	882a6 <_svfprintf_r+0x7b6>
   88fa6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   88faa:	f7ff b93a 	b.w	88222 <_svfprintf_r+0x732>
   88fae:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   88fb2:	f7ff b84f 	b.w	88054 <_svfprintf_r+0x564>
   88fb6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
   88fba:	e679      	b.n	88cb0 <_svfprintf_r+0x11c0>
   88fbc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   88fc0:	f7ff b9b2 	b.w	88328 <_svfprintf_r+0x838>
   88fc4:	f04f 32ff 	mov.w	r2, #4294967295
   88fc8:	230c      	movs	r3, #12
   88fca:	9209      	str	r2, [sp, #36]	; 0x24
   88fcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   88fce:	6013      	str	r3, [r2, #0]
   88fd0:	f7fe be74 	b.w	87cbc <_svfprintf_r+0x1cc>
   88fd4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   88fd8:	f7ff b8c4 	b.w	88164 <_svfprintf_r+0x674>
   88fdc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   88fe0:	f7ff b878 	b.w	880d4 <_svfprintf_r+0x5e4>
   88fe4:	0008da7c 	.word	0x0008da7c
   88fe8:	0008da34 	.word	0x0008da34
   88fec:	0008da30 	.word	0x0008da30

00088ff0 <__sprint_r.part.0>:
   88ff0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88ff4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   88ff6:	4693      	mov	fp, r2
   88ff8:	049c      	lsls	r4, r3, #18
   88ffa:	d52f      	bpl.n	8905c <__sprint_r.part.0+0x6c>
   88ffc:	6893      	ldr	r3, [r2, #8]
   88ffe:	6812      	ldr	r2, [r2, #0]
   89000:	b353      	cbz	r3, 89058 <__sprint_r.part.0+0x68>
   89002:	460e      	mov	r6, r1
   89004:	4607      	mov	r7, r0
   89006:	f102 0908 	add.w	r9, r2, #8
   8900a:	e919 0420 	ldmdb	r9, {r5, sl}
   8900e:	ea5f 089a 	movs.w	r8, sl, lsr #2
   89012:	d017      	beq.n	89044 <__sprint_r.part.0+0x54>
   89014:	2400      	movs	r4, #0
   89016:	3d04      	subs	r5, #4
   89018:	e001      	b.n	8901e <__sprint_r.part.0+0x2e>
   8901a:	45a0      	cmp	r8, r4
   8901c:	d010      	beq.n	89040 <__sprint_r.part.0+0x50>
   8901e:	4632      	mov	r2, r6
   89020:	f855 1f04 	ldr.w	r1, [r5, #4]!
   89024:	4638      	mov	r0, r7
   89026:	f002 f86b 	bl	8b100 <_fputwc_r>
   8902a:	1c43      	adds	r3, r0, #1
   8902c:	f104 0401 	add.w	r4, r4, #1
   89030:	d1f3      	bne.n	8901a <__sprint_r.part.0+0x2a>
   89032:	2300      	movs	r3, #0
   89034:	f8cb 3008 	str.w	r3, [fp, #8]
   89038:	f8cb 3004 	str.w	r3, [fp, #4]
   8903c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89040:	f8db 3008 	ldr.w	r3, [fp, #8]
   89044:	f02a 0a03 	bic.w	sl, sl, #3
   89048:	eba3 030a 	sub.w	r3, r3, sl
   8904c:	f8cb 3008 	str.w	r3, [fp, #8]
   89050:	f109 0908 	add.w	r9, r9, #8
   89054:	2b00      	cmp	r3, #0
   89056:	d1d8      	bne.n	8900a <__sprint_r.part.0+0x1a>
   89058:	2000      	movs	r0, #0
   8905a:	e7ea      	b.n	89032 <__sprint_r.part.0+0x42>
   8905c:	f002 f9ba 	bl	8b3d4 <__sfvwrite_r>
   89060:	2300      	movs	r3, #0
   89062:	f8cb 3008 	str.w	r3, [fp, #8]
   89066:	f8cb 3004 	str.w	r3, [fp, #4]
   8906a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8906e:	bf00      	nop

00089070 <_vfiprintf_r>:
   89070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89074:	b0ad      	sub	sp, #180	; 0xb4
   89076:	461d      	mov	r5, r3
   89078:	468b      	mov	fp, r1
   8907a:	4690      	mov	r8, r2
   8907c:	9307      	str	r3, [sp, #28]
   8907e:	9006      	str	r0, [sp, #24]
   89080:	b118      	cbz	r0, 8908a <_vfiprintf_r+0x1a>
   89082:	6b83      	ldr	r3, [r0, #56]	; 0x38
   89084:	2b00      	cmp	r3, #0
   89086:	f000 80f3 	beq.w	89270 <_vfiprintf_r+0x200>
   8908a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8908e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   89092:	07df      	lsls	r7, r3, #31
   89094:	b281      	uxth	r1, r0
   89096:	d402      	bmi.n	8909e <_vfiprintf_r+0x2e>
   89098:	058e      	lsls	r6, r1, #22
   8909a:	f140 80fc 	bpl.w	89296 <_vfiprintf_r+0x226>
   8909e:	048c      	lsls	r4, r1, #18
   890a0:	d40a      	bmi.n	890b8 <_vfiprintf_r+0x48>
   890a2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   890a6:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   890aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   890ae:	f8ab 100c 	strh.w	r1, [fp, #12]
   890b2:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   890b6:	b289      	uxth	r1, r1
   890b8:	0708      	lsls	r0, r1, #28
   890ba:	f140 80b3 	bpl.w	89224 <_vfiprintf_r+0x1b4>
   890be:	f8db 3010 	ldr.w	r3, [fp, #16]
   890c2:	2b00      	cmp	r3, #0
   890c4:	f000 80ae 	beq.w	89224 <_vfiprintf_r+0x1b4>
   890c8:	f001 031a 	and.w	r3, r1, #26
   890cc:	2b0a      	cmp	r3, #10
   890ce:	f000 80b5 	beq.w	8923c <_vfiprintf_r+0x1cc>
   890d2:	2300      	movs	r3, #0
   890d4:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   890d8:	46d1      	mov	r9, sl
   890da:	930b      	str	r3, [sp, #44]	; 0x2c
   890dc:	9303      	str	r3, [sp, #12]
   890de:	9311      	str	r3, [sp, #68]	; 0x44
   890e0:	9310      	str	r3, [sp, #64]	; 0x40
   890e2:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   890e6:	f8cd b010 	str.w	fp, [sp, #16]
   890ea:	f898 3000 	ldrb.w	r3, [r8]
   890ee:	4644      	mov	r4, r8
   890f0:	b1fb      	cbz	r3, 89132 <_vfiprintf_r+0xc2>
   890f2:	2b25      	cmp	r3, #37	; 0x25
   890f4:	d102      	bne.n	890fc <_vfiprintf_r+0x8c>
   890f6:	e01c      	b.n	89132 <_vfiprintf_r+0xc2>
   890f8:	2b25      	cmp	r3, #37	; 0x25
   890fa:	d003      	beq.n	89104 <_vfiprintf_r+0x94>
   890fc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   89100:	2b00      	cmp	r3, #0
   89102:	d1f9      	bne.n	890f8 <_vfiprintf_r+0x88>
   89104:	eba4 0508 	sub.w	r5, r4, r8
   89108:	b19d      	cbz	r5, 89132 <_vfiprintf_r+0xc2>
   8910a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   8910c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8910e:	3301      	adds	r3, #1
   89110:	442a      	add	r2, r5
   89112:	2b07      	cmp	r3, #7
   89114:	f8c9 8000 	str.w	r8, [r9]
   89118:	f8c9 5004 	str.w	r5, [r9, #4]
   8911c:	9211      	str	r2, [sp, #68]	; 0x44
   8911e:	9310      	str	r3, [sp, #64]	; 0x40
   89120:	dd7a      	ble.n	89218 <_vfiprintf_r+0x1a8>
   89122:	2a00      	cmp	r2, #0
   89124:	f040 84b5 	bne.w	89a92 <_vfiprintf_r+0xa22>
   89128:	46d1      	mov	r9, sl
   8912a:	9b03      	ldr	r3, [sp, #12]
   8912c:	9210      	str	r2, [sp, #64]	; 0x40
   8912e:	442b      	add	r3, r5
   89130:	9303      	str	r3, [sp, #12]
   89132:	7823      	ldrb	r3, [r4, #0]
   89134:	2b00      	cmp	r3, #0
   89136:	f000 83e5 	beq.w	89904 <_vfiprintf_r+0x894>
   8913a:	2000      	movs	r0, #0
   8913c:	f04f 0300 	mov.w	r3, #0
   89140:	f104 0801 	add.w	r8, r4, #1
   89144:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   89148:	7862      	ldrb	r2, [r4, #1]
   8914a:	4606      	mov	r6, r0
   8914c:	4605      	mov	r5, r0
   8914e:	4603      	mov	r3, r0
   89150:	f04f 34ff 	mov.w	r4, #4294967295
   89154:	f108 0801 	add.w	r8, r8, #1
   89158:	f1a2 0120 	sub.w	r1, r2, #32
   8915c:	2958      	cmp	r1, #88	; 0x58
   8915e:	f200 82d9 	bhi.w	89714 <_vfiprintf_r+0x6a4>
   89162:	e8df f011 	tbh	[pc, r1, lsl #1]
   89166:	0228      	.short	0x0228
   89168:	02d702d7 	.word	0x02d702d7
   8916c:	02d70230 	.word	0x02d70230
   89170:	02d702d7 	.word	0x02d702d7
   89174:	02d702d7 	.word	0x02d702d7
   89178:	00a002d7 	.word	0x00a002d7
   8917c:	02d70288 	.word	0x02d70288
   89180:	02b800a8 	.word	0x02b800a8
   89184:	01a602d7 	.word	0x01a602d7
   89188:	01ab01ab 	.word	0x01ab01ab
   8918c:	01ab01ab 	.word	0x01ab01ab
   89190:	01ab01ab 	.word	0x01ab01ab
   89194:	01ab01ab 	.word	0x01ab01ab
   89198:	02d701ab 	.word	0x02d701ab
   8919c:	02d702d7 	.word	0x02d702d7
   891a0:	02d702d7 	.word	0x02d702d7
   891a4:	02d702d7 	.word	0x02d702d7
   891a8:	02d702d7 	.word	0x02d702d7
   891ac:	01b902d7 	.word	0x01b902d7
   891b0:	02d702d7 	.word	0x02d702d7
   891b4:	02d702d7 	.word	0x02d702d7
   891b8:	02d702d7 	.word	0x02d702d7
   891bc:	02d702d7 	.word	0x02d702d7
   891c0:	02d702d7 	.word	0x02d702d7
   891c4:	02d7019e 	.word	0x02d7019e
   891c8:	02d702d7 	.word	0x02d702d7
   891cc:	02d702d7 	.word	0x02d702d7
   891d0:	02d701a2 	.word	0x02d701a2
   891d4:	025a02d7 	.word	0x025a02d7
   891d8:	02d702d7 	.word	0x02d702d7
   891dc:	02d702d7 	.word	0x02d702d7
   891e0:	02d702d7 	.word	0x02d702d7
   891e4:	02d702d7 	.word	0x02d702d7
   891e8:	02d702d7 	.word	0x02d702d7
   891ec:	02220261 	.word	0x02220261
   891f0:	02d702d7 	.word	0x02d702d7
   891f4:	027602d7 	.word	0x027602d7
   891f8:	02d70222 	.word	0x02d70222
   891fc:	027b02d7 	.word	0x027b02d7
   89200:	01fc02d7 	.word	0x01fc02d7
   89204:	02100189 	.word	0x02100189
   89208:	02d702d2 	.word	0x02d702d2
   8920c:	02d70295 	.word	0x02d70295
   89210:	02d700ad 	.word	0x02d700ad
   89214:	023502d7 	.word	0x023502d7
   89218:	f109 0908 	add.w	r9, r9, #8
   8921c:	9b03      	ldr	r3, [sp, #12]
   8921e:	442b      	add	r3, r5
   89220:	9303      	str	r3, [sp, #12]
   89222:	e786      	b.n	89132 <_vfiprintf_r+0xc2>
   89224:	4659      	mov	r1, fp
   89226:	9806      	ldr	r0, [sp, #24]
   89228:	f000 fdaa 	bl	89d80 <__swsetup_r>
   8922c:	bb18      	cbnz	r0, 89276 <_vfiprintf_r+0x206>
   8922e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   89232:	f001 031a 	and.w	r3, r1, #26
   89236:	2b0a      	cmp	r3, #10
   89238:	f47f af4b 	bne.w	890d2 <_vfiprintf_r+0x62>
   8923c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   89240:	2b00      	cmp	r3, #0
   89242:	f6ff af46 	blt.w	890d2 <_vfiprintf_r+0x62>
   89246:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8924a:	07db      	lsls	r3, r3, #31
   8924c:	d405      	bmi.n	8925a <_vfiprintf_r+0x1ea>
   8924e:	058f      	lsls	r7, r1, #22
   89250:	d403      	bmi.n	8925a <_vfiprintf_r+0x1ea>
   89252:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   89256:	f002 fa81 	bl	8b75c <__retarget_lock_release_recursive>
   8925a:	462b      	mov	r3, r5
   8925c:	4642      	mov	r2, r8
   8925e:	4659      	mov	r1, fp
   89260:	9806      	ldr	r0, [sp, #24]
   89262:	f000 fd49 	bl	89cf8 <__sbprintf>
   89266:	9003      	str	r0, [sp, #12]
   89268:	9803      	ldr	r0, [sp, #12]
   8926a:	b02d      	add	sp, #180	; 0xb4
   8926c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89270:	f001 fea4 	bl	8afbc <__sinit>
   89274:	e709      	b.n	8908a <_vfiprintf_r+0x1a>
   89276:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8927a:	07d9      	lsls	r1, r3, #31
   8927c:	d404      	bmi.n	89288 <_vfiprintf_r+0x218>
   8927e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   89282:	059a      	lsls	r2, r3, #22
   89284:	f140 84ae 	bpl.w	89be4 <_vfiprintf_r+0xb74>
   89288:	f04f 33ff 	mov.w	r3, #4294967295
   8928c:	9303      	str	r3, [sp, #12]
   8928e:	9803      	ldr	r0, [sp, #12]
   89290:	b02d      	add	sp, #180	; 0xb4
   89292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89296:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8929a:	f002 fa5d 	bl	8b758 <__retarget_lock_acquire_recursive>
   8929e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   892a2:	b281      	uxth	r1, r0
   892a4:	e6fb      	b.n	8909e <_vfiprintf_r+0x2e>
   892a6:	9907      	ldr	r1, [sp, #28]
   892a8:	460a      	mov	r2, r1
   892aa:	680d      	ldr	r5, [r1, #0]
   892ac:	3204      	adds	r2, #4
   892ae:	2d00      	cmp	r5, #0
   892b0:	9207      	str	r2, [sp, #28]
   892b2:	da02      	bge.n	892ba <_vfiprintf_r+0x24a>
   892b4:	426d      	negs	r5, r5
   892b6:	f043 0304 	orr.w	r3, r3, #4
   892ba:	f898 2000 	ldrb.w	r2, [r8]
   892be:	e749      	b.n	89154 <_vfiprintf_r+0xe4>
   892c0:	9508      	str	r5, [sp, #32]
   892c2:	069e      	lsls	r6, r3, #26
   892c4:	f100 845a 	bmi.w	89b7c <_vfiprintf_r+0xb0c>
   892c8:	9907      	ldr	r1, [sp, #28]
   892ca:	06dd      	lsls	r5, r3, #27
   892cc:	460a      	mov	r2, r1
   892ce:	f100 83ef 	bmi.w	89ab0 <_vfiprintf_r+0xa40>
   892d2:	0658      	lsls	r0, r3, #25
   892d4:	f140 83ec 	bpl.w	89ab0 <_vfiprintf_r+0xa40>
   892d8:	2700      	movs	r7, #0
   892da:	2201      	movs	r2, #1
   892dc:	880e      	ldrh	r6, [r1, #0]
   892de:	3104      	adds	r1, #4
   892e0:	9107      	str	r1, [sp, #28]
   892e2:	f04f 0100 	mov.w	r1, #0
   892e6:	2500      	movs	r5, #0
   892e8:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   892ec:	1c61      	adds	r1, r4, #1
   892ee:	f000 8117 	beq.w	89520 <_vfiprintf_r+0x4b0>
   892f2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   892f6:	9102      	str	r1, [sp, #8]
   892f8:	ea56 0107 	orrs.w	r1, r6, r7
   892fc:	f040 8115 	bne.w	8952a <_vfiprintf_r+0x4ba>
   89300:	2c00      	cmp	r4, #0
   89302:	f040 835b 	bne.w	899bc <_vfiprintf_r+0x94c>
   89306:	2a00      	cmp	r2, #0
   89308:	f040 83b6 	bne.w	89a78 <_vfiprintf_r+0xa08>
   8930c:	f013 0301 	ands.w	r3, r3, #1
   89310:	9305      	str	r3, [sp, #20]
   89312:	f000 8455 	beq.w	89bc0 <_vfiprintf_r+0xb50>
   89316:	2330      	movs	r3, #48	; 0x30
   89318:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   8931c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   89320:	9b05      	ldr	r3, [sp, #20]
   89322:	42a3      	cmp	r3, r4
   89324:	bfb8      	it	lt
   89326:	4623      	movlt	r3, r4
   89328:	9301      	str	r3, [sp, #4]
   8932a:	b10d      	cbz	r5, 89330 <_vfiprintf_r+0x2c0>
   8932c:	3301      	adds	r3, #1
   8932e:	9301      	str	r3, [sp, #4]
   89330:	9b02      	ldr	r3, [sp, #8]
   89332:	f013 0302 	ands.w	r3, r3, #2
   89336:	9309      	str	r3, [sp, #36]	; 0x24
   89338:	d002      	beq.n	89340 <_vfiprintf_r+0x2d0>
   8933a:	9b01      	ldr	r3, [sp, #4]
   8933c:	3302      	adds	r3, #2
   8933e:	9301      	str	r3, [sp, #4]
   89340:	9b02      	ldr	r3, [sp, #8]
   89342:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   89346:	930a      	str	r3, [sp, #40]	; 0x28
   89348:	f040 8215 	bne.w	89776 <_vfiprintf_r+0x706>
   8934c:	9b08      	ldr	r3, [sp, #32]
   8934e:	9a01      	ldr	r2, [sp, #4]
   89350:	1a9d      	subs	r5, r3, r2
   89352:	2d00      	cmp	r5, #0
   89354:	f340 820f 	ble.w	89776 <_vfiprintf_r+0x706>
   89358:	2d10      	cmp	r5, #16
   8935a:	f340 8484 	ble.w	89c66 <_vfiprintf_r+0xbf6>
   8935e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   89360:	46ce      	mov	lr, r9
   89362:	2710      	movs	r7, #16
   89364:	46a1      	mov	r9, r4
   89366:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89368:	4ec5      	ldr	r6, [pc, #788]	; (89680 <_vfiprintf_r+0x610>)
   8936a:	4619      	mov	r1, r3
   8936c:	9c06      	ldr	r4, [sp, #24]
   8936e:	e007      	b.n	89380 <_vfiprintf_r+0x310>
   89370:	f101 0c02 	add.w	ip, r1, #2
   89374:	4601      	mov	r1, r0
   89376:	f10e 0e08 	add.w	lr, lr, #8
   8937a:	3d10      	subs	r5, #16
   8937c:	2d10      	cmp	r5, #16
   8937e:	dd11      	ble.n	893a4 <_vfiprintf_r+0x334>
   89380:	1c48      	adds	r0, r1, #1
   89382:	3210      	adds	r2, #16
   89384:	2807      	cmp	r0, #7
   89386:	9211      	str	r2, [sp, #68]	; 0x44
   89388:	e88e 00c0 	stmia.w	lr, {r6, r7}
   8938c:	9010      	str	r0, [sp, #64]	; 0x40
   8938e:	ddef      	ble.n	89370 <_vfiprintf_r+0x300>
   89390:	2a00      	cmp	r2, #0
   89392:	f040 81d9 	bne.w	89748 <_vfiprintf_r+0x6d8>
   89396:	3d10      	subs	r5, #16
   89398:	2d10      	cmp	r5, #16
   8939a:	4611      	mov	r1, r2
   8939c:	f04f 0c01 	mov.w	ip, #1
   893a0:	46d6      	mov	lr, sl
   893a2:	dced      	bgt.n	89380 <_vfiprintf_r+0x310>
   893a4:	464c      	mov	r4, r9
   893a6:	4661      	mov	r1, ip
   893a8:	46f1      	mov	r9, lr
   893aa:	442a      	add	r2, r5
   893ac:	2907      	cmp	r1, #7
   893ae:	9211      	str	r2, [sp, #68]	; 0x44
   893b0:	f8c9 6000 	str.w	r6, [r9]
   893b4:	f8c9 5004 	str.w	r5, [r9, #4]
   893b8:	9110      	str	r1, [sp, #64]	; 0x40
   893ba:	f300 82eb 	bgt.w	89994 <_vfiprintf_r+0x924>
   893be:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   893c2:	f109 0908 	add.w	r9, r9, #8
   893c6:	1c48      	adds	r0, r1, #1
   893c8:	2d00      	cmp	r5, #0
   893ca:	f040 81dc 	bne.w	89786 <_vfiprintf_r+0x716>
   893ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
   893d0:	2b00      	cmp	r3, #0
   893d2:	f000 81f6 	beq.w	897c2 <_vfiprintf_r+0x752>
   893d6:	2102      	movs	r1, #2
   893d8:	ab0e      	add	r3, sp, #56	; 0x38
   893da:	440a      	add	r2, r1
   893dc:	2807      	cmp	r0, #7
   893de:	9211      	str	r2, [sp, #68]	; 0x44
   893e0:	9010      	str	r0, [sp, #64]	; 0x40
   893e2:	f8c9 1004 	str.w	r1, [r9, #4]
   893e6:	f8c9 3000 	str.w	r3, [r9]
   893ea:	f340 81e6 	ble.w	897ba <_vfiprintf_r+0x74a>
   893ee:	2a00      	cmp	r2, #0
   893f0:	f040 8395 	bne.w	89b1e <_vfiprintf_r+0xaae>
   893f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   893f6:	2001      	movs	r0, #1
   893f8:	2b80      	cmp	r3, #128	; 0x80
   893fa:	4611      	mov	r1, r2
   893fc:	46d1      	mov	r9, sl
   893fe:	f040 81e4 	bne.w	897ca <_vfiprintf_r+0x75a>
   89402:	9b08      	ldr	r3, [sp, #32]
   89404:	9d01      	ldr	r5, [sp, #4]
   89406:	1b5e      	subs	r6, r3, r5
   89408:	2e00      	cmp	r6, #0
   8940a:	f340 81de 	ble.w	897ca <_vfiprintf_r+0x75a>
   8940e:	2e10      	cmp	r6, #16
   89410:	f340 843c 	ble.w	89c8c <_vfiprintf_r+0xc1c>
   89414:	46cc      	mov	ip, r9
   89416:	2710      	movs	r7, #16
   89418:	46a1      	mov	r9, r4
   8941a:	4d9a      	ldr	r5, [pc, #616]	; (89684 <_vfiprintf_r+0x614>)
   8941c:	9c06      	ldr	r4, [sp, #24]
   8941e:	e007      	b.n	89430 <_vfiprintf_r+0x3c0>
   89420:	f101 0e02 	add.w	lr, r1, #2
   89424:	4601      	mov	r1, r0
   89426:	f10c 0c08 	add.w	ip, ip, #8
   8942a:	3e10      	subs	r6, #16
   8942c:	2e10      	cmp	r6, #16
   8942e:	dd11      	ble.n	89454 <_vfiprintf_r+0x3e4>
   89430:	1c48      	adds	r0, r1, #1
   89432:	3210      	adds	r2, #16
   89434:	2807      	cmp	r0, #7
   89436:	9211      	str	r2, [sp, #68]	; 0x44
   89438:	e88c 00a0 	stmia.w	ip, {r5, r7}
   8943c:	9010      	str	r0, [sp, #64]	; 0x40
   8943e:	ddef      	ble.n	89420 <_vfiprintf_r+0x3b0>
   89440:	2a00      	cmp	r2, #0
   89442:	f040 829b 	bne.w	8997c <_vfiprintf_r+0x90c>
   89446:	3e10      	subs	r6, #16
   89448:	2e10      	cmp	r6, #16
   8944a:	f04f 0e01 	mov.w	lr, #1
   8944e:	4611      	mov	r1, r2
   89450:	46d4      	mov	ip, sl
   89452:	dced      	bgt.n	89430 <_vfiprintf_r+0x3c0>
   89454:	464c      	mov	r4, r9
   89456:	46e1      	mov	r9, ip
   89458:	4432      	add	r2, r6
   8945a:	f1be 0f07 	cmp.w	lr, #7
   8945e:	9211      	str	r2, [sp, #68]	; 0x44
   89460:	e889 0060 	stmia.w	r9, {r5, r6}
   89464:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   89468:	f300 8366 	bgt.w	89b38 <_vfiprintf_r+0xac8>
   8946c:	f109 0908 	add.w	r9, r9, #8
   89470:	f10e 0001 	add.w	r0, lr, #1
   89474:	4671      	mov	r1, lr
   89476:	e1a8      	b.n	897ca <_vfiprintf_r+0x75a>
   89478:	9508      	str	r5, [sp, #32]
   8947a:	f013 0220 	ands.w	r2, r3, #32
   8947e:	f040 8389 	bne.w	89b94 <_vfiprintf_r+0xb24>
   89482:	f013 0110 	ands.w	r1, r3, #16
   89486:	f040 8319 	bne.w	89abc <_vfiprintf_r+0xa4c>
   8948a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   8948e:	f000 8315 	beq.w	89abc <_vfiprintf_r+0xa4c>
   89492:	9807      	ldr	r0, [sp, #28]
   89494:	460a      	mov	r2, r1
   89496:	4601      	mov	r1, r0
   89498:	3104      	adds	r1, #4
   8949a:	8806      	ldrh	r6, [r0, #0]
   8949c:	2700      	movs	r7, #0
   8949e:	9107      	str	r1, [sp, #28]
   894a0:	e71f      	b.n	892e2 <_vfiprintf_r+0x272>
   894a2:	9508      	str	r5, [sp, #32]
   894a4:	f043 0310 	orr.w	r3, r3, #16
   894a8:	e7e7      	b.n	8947a <_vfiprintf_r+0x40a>
   894aa:	9508      	str	r5, [sp, #32]
   894ac:	f043 0310 	orr.w	r3, r3, #16
   894b0:	e707      	b.n	892c2 <_vfiprintf_r+0x252>
   894b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   894b6:	f898 2000 	ldrb.w	r2, [r8]
   894ba:	e64b      	b.n	89154 <_vfiprintf_r+0xe4>
   894bc:	2500      	movs	r5, #0
   894be:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   894c2:	f818 2b01 	ldrb.w	r2, [r8], #1
   894c6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   894ca:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   894ce:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   894d2:	2909      	cmp	r1, #9
   894d4:	d9f5      	bls.n	894c2 <_vfiprintf_r+0x452>
   894d6:	e63f      	b.n	89158 <_vfiprintf_r+0xe8>
   894d8:	9508      	str	r5, [sp, #32]
   894da:	2800      	cmp	r0, #0
   894dc:	f040 8402 	bne.w	89ce4 <_vfiprintf_r+0xc74>
   894e0:	f043 0310 	orr.w	r3, r3, #16
   894e4:	069e      	lsls	r6, r3, #26
   894e6:	f100 833d 	bmi.w	89b64 <_vfiprintf_r+0xaf4>
   894ea:	9907      	ldr	r1, [sp, #28]
   894ec:	06dd      	lsls	r5, r3, #27
   894ee:	460a      	mov	r2, r1
   894f0:	f100 82f0 	bmi.w	89ad4 <_vfiprintf_r+0xa64>
   894f4:	0658      	lsls	r0, r3, #25
   894f6:	f140 82ed 	bpl.w	89ad4 <_vfiprintf_r+0xa64>
   894fa:	f9b1 6000 	ldrsh.w	r6, [r1]
   894fe:	3204      	adds	r2, #4
   89500:	17f7      	asrs	r7, r6, #31
   89502:	4630      	mov	r0, r6
   89504:	4639      	mov	r1, r7
   89506:	9207      	str	r2, [sp, #28]
   89508:	2800      	cmp	r0, #0
   8950a:	f171 0200 	sbcs.w	r2, r1, #0
   8950e:	f2c0 835a 	blt.w	89bc6 <_vfiprintf_r+0xb56>
   89512:	1c61      	adds	r1, r4, #1
   89514:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   89518:	f04f 0201 	mov.w	r2, #1
   8951c:	f47f aee9 	bne.w	892f2 <_vfiprintf_r+0x282>
   89520:	ea56 0107 	orrs.w	r1, r6, r7
   89524:	f000 824b 	beq.w	899be <_vfiprintf_r+0x94e>
   89528:	9302      	str	r3, [sp, #8]
   8952a:	2a01      	cmp	r2, #1
   8952c:	f000 828a 	beq.w	89a44 <_vfiprintf_r+0x9d4>
   89530:	2a02      	cmp	r2, #2
   89532:	f040 825a 	bne.w	899ea <_vfiprintf_r+0x97a>
   89536:	46d3      	mov	fp, sl
   89538:	980b      	ldr	r0, [sp, #44]	; 0x2c
   8953a:	0933      	lsrs	r3, r6, #4
   8953c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   89540:	0939      	lsrs	r1, r7, #4
   89542:	f006 020f 	and.w	r2, r6, #15
   89546:	460f      	mov	r7, r1
   89548:	461e      	mov	r6, r3
   8954a:	5c83      	ldrb	r3, [r0, r2]
   8954c:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   89550:	ea56 0307 	orrs.w	r3, r6, r7
   89554:	d1f1      	bne.n	8953a <_vfiprintf_r+0x4ca>
   89556:	ebaa 030b 	sub.w	r3, sl, fp
   8955a:	9305      	str	r3, [sp, #20]
   8955c:	e6e0      	b.n	89320 <_vfiprintf_r+0x2b0>
   8955e:	2800      	cmp	r0, #0
   89560:	f040 83bd 	bne.w	89cde <_vfiprintf_r+0xc6e>
   89564:	0699      	lsls	r1, r3, #26
   89566:	f100 8359 	bmi.w	89c1c <_vfiprintf_r+0xbac>
   8956a:	06da      	lsls	r2, r3, #27
   8956c:	f100 80e5 	bmi.w	8973a <_vfiprintf_r+0x6ca>
   89570:	065b      	lsls	r3, r3, #25
   89572:	f140 80e2 	bpl.w	8973a <_vfiprintf_r+0x6ca>
   89576:	9a07      	ldr	r2, [sp, #28]
   89578:	6813      	ldr	r3, [r2, #0]
   8957a:	3204      	adds	r2, #4
   8957c:	9207      	str	r2, [sp, #28]
   8957e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   89582:	801a      	strh	r2, [r3, #0]
   89584:	e5b1      	b.n	890ea <_vfiprintf_r+0x7a>
   89586:	2278      	movs	r2, #120	; 0x78
   89588:	2130      	movs	r1, #48	; 0x30
   8958a:	9508      	str	r5, [sp, #32]
   8958c:	9d07      	ldr	r5, [sp, #28]
   8958e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   89592:	1d2a      	adds	r2, r5, #4
   89594:	9207      	str	r2, [sp, #28]
   89596:	4a3c      	ldr	r2, [pc, #240]	; (89688 <_vfiprintf_r+0x618>)
   89598:	682e      	ldr	r6, [r5, #0]
   8959a:	920b      	str	r2, [sp, #44]	; 0x2c
   8959c:	f043 0302 	orr.w	r3, r3, #2
   895a0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   895a4:	2700      	movs	r7, #0
   895a6:	2202      	movs	r2, #2
   895a8:	e69b      	b.n	892e2 <_vfiprintf_r+0x272>
   895aa:	9508      	str	r5, [sp, #32]
   895ac:	2800      	cmp	r0, #0
   895ae:	d099      	beq.n	894e4 <_vfiprintf_r+0x474>
   895b0:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   895b4:	e796      	b.n	894e4 <_vfiprintf_r+0x474>
   895b6:	f898 2000 	ldrb.w	r2, [r8]
   895ba:	2e00      	cmp	r6, #0
   895bc:	f47f adca 	bne.w	89154 <_vfiprintf_r+0xe4>
   895c0:	2001      	movs	r0, #1
   895c2:	2620      	movs	r6, #32
   895c4:	e5c6      	b.n	89154 <_vfiprintf_r+0xe4>
   895c6:	f043 0301 	orr.w	r3, r3, #1
   895ca:	f898 2000 	ldrb.w	r2, [r8]
   895ce:	e5c1      	b.n	89154 <_vfiprintf_r+0xe4>
   895d0:	9508      	str	r5, [sp, #32]
   895d2:	2800      	cmp	r0, #0
   895d4:	f040 8380 	bne.w	89cd8 <_vfiprintf_r+0xc68>
   895d8:	492b      	ldr	r1, [pc, #172]	; (89688 <_vfiprintf_r+0x618>)
   895da:	910b      	str	r1, [sp, #44]	; 0x2c
   895dc:	069f      	lsls	r7, r3, #26
   895de:	f100 82e5 	bmi.w	89bac <_vfiprintf_r+0xb3c>
   895e2:	9807      	ldr	r0, [sp, #28]
   895e4:	06de      	lsls	r6, r3, #27
   895e6:	4601      	mov	r1, r0
   895e8:	f100 826f 	bmi.w	89aca <_vfiprintf_r+0xa5a>
   895ec:	065d      	lsls	r5, r3, #25
   895ee:	f140 826c 	bpl.w	89aca <_vfiprintf_r+0xa5a>
   895f2:	2700      	movs	r7, #0
   895f4:	3104      	adds	r1, #4
   895f6:	8806      	ldrh	r6, [r0, #0]
   895f8:	9107      	str	r1, [sp, #28]
   895fa:	07d8      	lsls	r0, r3, #31
   895fc:	f140 8220 	bpl.w	89a40 <_vfiprintf_r+0x9d0>
   89600:	ea56 0107 	orrs.w	r1, r6, r7
   89604:	f000 821c 	beq.w	89a40 <_vfiprintf_r+0x9d0>
   89608:	2130      	movs	r1, #48	; 0x30
   8960a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   8960e:	f043 0302 	orr.w	r3, r3, #2
   89612:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   89616:	2202      	movs	r2, #2
   89618:	e663      	b.n	892e2 <_vfiprintf_r+0x272>
   8961a:	9508      	str	r5, [sp, #32]
   8961c:	2800      	cmp	r0, #0
   8961e:	f040 8355 	bne.w	89ccc <_vfiprintf_r+0xc5c>
   89622:	491a      	ldr	r1, [pc, #104]	; (8968c <_vfiprintf_r+0x61c>)
   89624:	910b      	str	r1, [sp, #44]	; 0x2c
   89626:	e7d9      	b.n	895dc <_vfiprintf_r+0x56c>
   89628:	2201      	movs	r2, #1
   8962a:	9807      	ldr	r0, [sp, #28]
   8962c:	4611      	mov	r1, r2
   8962e:	9201      	str	r2, [sp, #4]
   89630:	6802      	ldr	r2, [r0, #0]
   89632:	f04f 0400 	mov.w	r4, #0
   89636:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8963a:	4602      	mov	r2, r0
   8963c:	3204      	adds	r2, #4
   8963e:	9508      	str	r5, [sp, #32]
   89640:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   89644:	9105      	str	r1, [sp, #20]
   89646:	9207      	str	r2, [sp, #28]
   89648:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   8964c:	9302      	str	r3, [sp, #8]
   8964e:	2400      	movs	r4, #0
   89650:	e66e      	b.n	89330 <_vfiprintf_r+0x2c0>
   89652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   89656:	f898 2000 	ldrb.w	r2, [r8]
   8965a:	e57b      	b.n	89154 <_vfiprintf_r+0xe4>
   8965c:	f898 2000 	ldrb.w	r2, [r8]
   89660:	2a6c      	cmp	r2, #108	; 0x6c
   89662:	bf03      	ittte	eq
   89664:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   89668:	f043 0320 	orreq.w	r3, r3, #32
   8966c:	f108 0801 	addeq.w	r8, r8, #1
   89670:	f043 0310 	orrne.w	r3, r3, #16
   89674:	e56e      	b.n	89154 <_vfiprintf_r+0xe4>
   89676:	f898 2000 	ldrb.w	r2, [r8]
   8967a:	2001      	movs	r0, #1
   8967c:	262b      	movs	r6, #43	; 0x2b
   8967e:	e569      	b.n	89154 <_vfiprintf_r+0xe4>
   89680:	0008da8c 	.word	0x0008da8c
   89684:	0008da9c 	.word	0x0008da9c
   89688:	0008da4c 	.word	0x0008da4c
   8968c:	0008da38 	.word	0x0008da38
   89690:	f04f 0200 	mov.w	r2, #0
   89694:	9907      	ldr	r1, [sp, #28]
   89696:	9508      	str	r5, [sp, #32]
   89698:	f8d1 b000 	ldr.w	fp, [r1]
   8969c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   896a0:	1d0d      	adds	r5, r1, #4
   896a2:	f1bb 0f00 	cmp.w	fp, #0
   896a6:	f000 82e4 	beq.w	89c72 <_vfiprintf_r+0xc02>
   896aa:	1c67      	adds	r7, r4, #1
   896ac:	f000 82c3 	beq.w	89c36 <_vfiprintf_r+0xbc6>
   896b0:	4622      	mov	r2, r4
   896b2:	2100      	movs	r1, #0
   896b4:	4658      	mov	r0, fp
   896b6:	9301      	str	r3, [sp, #4]
   896b8:	f002 fb8a 	bl	8bdd0 <memchr>
   896bc:	9b01      	ldr	r3, [sp, #4]
   896be:	2800      	cmp	r0, #0
   896c0:	f000 82e8 	beq.w	89c94 <_vfiprintf_r+0xc24>
   896c4:	eba0 020b 	sub.w	r2, r0, fp
   896c8:	9507      	str	r5, [sp, #28]
   896ca:	9205      	str	r2, [sp, #20]
   896cc:	9302      	str	r3, [sp, #8]
   896ce:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   896d2:	2400      	movs	r4, #0
   896d4:	e624      	b.n	89320 <_vfiprintf_r+0x2b0>
   896d6:	f898 2000 	ldrb.w	r2, [r8]
   896da:	f108 0701 	add.w	r7, r8, #1
   896de:	2a2a      	cmp	r2, #42	; 0x2a
   896e0:	f000 82e9 	beq.w	89cb6 <_vfiprintf_r+0xc46>
   896e4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   896e8:	2909      	cmp	r1, #9
   896ea:	46b8      	mov	r8, r7
   896ec:	f04f 0400 	mov.w	r4, #0
   896f0:	f63f ad32 	bhi.w	89158 <_vfiprintf_r+0xe8>
   896f4:	f818 2b01 	ldrb.w	r2, [r8], #1
   896f8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   896fc:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   89700:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   89704:	2909      	cmp	r1, #9
   89706:	d9f5      	bls.n	896f4 <_vfiprintf_r+0x684>
   89708:	e526      	b.n	89158 <_vfiprintf_r+0xe8>
   8970a:	f043 0320 	orr.w	r3, r3, #32
   8970e:	f898 2000 	ldrb.w	r2, [r8]
   89712:	e51f      	b.n	89154 <_vfiprintf_r+0xe4>
   89714:	9508      	str	r5, [sp, #32]
   89716:	2800      	cmp	r0, #0
   89718:	f040 82db 	bne.w	89cd2 <_vfiprintf_r+0xc62>
   8971c:	2a00      	cmp	r2, #0
   8971e:	f000 80f1 	beq.w	89904 <_vfiprintf_r+0x894>
   89722:	2101      	movs	r1, #1
   89724:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   89728:	f04f 0200 	mov.w	r2, #0
   8972c:	9101      	str	r1, [sp, #4]
   8972e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   89732:	9105      	str	r1, [sp, #20]
   89734:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   89738:	e788      	b.n	8964c <_vfiprintf_r+0x5dc>
   8973a:	9a07      	ldr	r2, [sp, #28]
   8973c:	6813      	ldr	r3, [r2, #0]
   8973e:	3204      	adds	r2, #4
   89740:	9207      	str	r2, [sp, #28]
   89742:	9a03      	ldr	r2, [sp, #12]
   89744:	601a      	str	r2, [r3, #0]
   89746:	e4d0      	b.n	890ea <_vfiprintf_r+0x7a>
   89748:	aa0f      	add	r2, sp, #60	; 0x3c
   8974a:	9904      	ldr	r1, [sp, #16]
   8974c:	4620      	mov	r0, r4
   8974e:	f7ff fc4f 	bl	88ff0 <__sprint_r.part.0>
   89752:	2800      	cmp	r0, #0
   89754:	f040 8143 	bne.w	899de <_vfiprintf_r+0x96e>
   89758:	9910      	ldr	r1, [sp, #64]	; 0x40
   8975a:	46d6      	mov	lr, sl
   8975c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8975e:	f101 0c01 	add.w	ip, r1, #1
   89762:	e60a      	b.n	8937a <_vfiprintf_r+0x30a>
   89764:	aa0f      	add	r2, sp, #60	; 0x3c
   89766:	9904      	ldr	r1, [sp, #16]
   89768:	9806      	ldr	r0, [sp, #24]
   8976a:	f7ff fc41 	bl	88ff0 <__sprint_r.part.0>
   8976e:	2800      	cmp	r0, #0
   89770:	f040 8135 	bne.w	899de <_vfiprintf_r+0x96e>
   89774:	46d1      	mov	r9, sl
   89776:	9910      	ldr	r1, [sp, #64]	; 0x40
   89778:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8977c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8977e:	1c48      	adds	r0, r1, #1
   89780:	2d00      	cmp	r5, #0
   89782:	f43f ae24 	beq.w	893ce <_vfiprintf_r+0x35e>
   89786:	2101      	movs	r1, #1
   89788:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   8978c:	440a      	add	r2, r1
   8978e:	2807      	cmp	r0, #7
   89790:	9211      	str	r2, [sp, #68]	; 0x44
   89792:	9010      	str	r0, [sp, #64]	; 0x40
   89794:	f8c9 1004 	str.w	r1, [r9, #4]
   89798:	f8c9 5000 	str.w	r5, [r9]
   8979c:	f340 8109 	ble.w	899b2 <_vfiprintf_r+0x942>
   897a0:	2a00      	cmp	r2, #0
   897a2:	f040 81af 	bne.w	89b04 <_vfiprintf_r+0xa94>
   897a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   897a8:	2b00      	cmp	r3, #0
   897aa:	f43f ae23 	beq.w	893f4 <_vfiprintf_r+0x384>
   897ae:	2202      	movs	r2, #2
   897b0:	4608      	mov	r0, r1
   897b2:	46d1      	mov	r9, sl
   897b4:	ab0e      	add	r3, sp, #56	; 0x38
   897b6:	921d      	str	r2, [sp, #116]	; 0x74
   897b8:	931c      	str	r3, [sp, #112]	; 0x70
   897ba:	4601      	mov	r1, r0
   897bc:	f109 0908 	add.w	r9, r9, #8
   897c0:	3001      	adds	r0, #1
   897c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   897c4:	2b80      	cmp	r3, #128	; 0x80
   897c6:	f43f ae1c 	beq.w	89402 <_vfiprintf_r+0x392>
   897ca:	9b05      	ldr	r3, [sp, #20]
   897cc:	1ae4      	subs	r4, r4, r3
   897ce:	2c00      	cmp	r4, #0
   897d0:	dd2f      	ble.n	89832 <_vfiprintf_r+0x7c2>
   897d2:	2c10      	cmp	r4, #16
   897d4:	f340 8220 	ble.w	89c18 <_vfiprintf_r+0xba8>
   897d8:	46ce      	mov	lr, r9
   897da:	2610      	movs	r6, #16
   897dc:	4db2      	ldr	r5, [pc, #712]	; (89aa8 <_vfiprintf_r+0xa38>)
   897de:	9f06      	ldr	r7, [sp, #24]
   897e0:	f8dd 9010 	ldr.w	r9, [sp, #16]
   897e4:	e006      	b.n	897f4 <_vfiprintf_r+0x784>
   897e6:	1c88      	adds	r0, r1, #2
   897e8:	4619      	mov	r1, r3
   897ea:	f10e 0e08 	add.w	lr, lr, #8
   897ee:	3c10      	subs	r4, #16
   897f0:	2c10      	cmp	r4, #16
   897f2:	dd10      	ble.n	89816 <_vfiprintf_r+0x7a6>
   897f4:	1c4b      	adds	r3, r1, #1
   897f6:	3210      	adds	r2, #16
   897f8:	2b07      	cmp	r3, #7
   897fa:	9211      	str	r2, [sp, #68]	; 0x44
   897fc:	e88e 0060 	stmia.w	lr, {r5, r6}
   89800:	9310      	str	r3, [sp, #64]	; 0x40
   89802:	ddf0      	ble.n	897e6 <_vfiprintf_r+0x776>
   89804:	2a00      	cmp	r2, #0
   89806:	d165      	bne.n	898d4 <_vfiprintf_r+0x864>
   89808:	3c10      	subs	r4, #16
   8980a:	2c10      	cmp	r4, #16
   8980c:	f04f 0001 	mov.w	r0, #1
   89810:	4611      	mov	r1, r2
   89812:	46d6      	mov	lr, sl
   89814:	dcee      	bgt.n	897f4 <_vfiprintf_r+0x784>
   89816:	46f1      	mov	r9, lr
   89818:	4422      	add	r2, r4
   8981a:	2807      	cmp	r0, #7
   8981c:	9211      	str	r2, [sp, #68]	; 0x44
   8981e:	f8c9 5000 	str.w	r5, [r9]
   89822:	f8c9 4004 	str.w	r4, [r9, #4]
   89826:	9010      	str	r0, [sp, #64]	; 0x40
   89828:	f300 8085 	bgt.w	89936 <_vfiprintf_r+0x8c6>
   8982c:	f109 0908 	add.w	r9, r9, #8
   89830:	3001      	adds	r0, #1
   89832:	9905      	ldr	r1, [sp, #20]
   89834:	2807      	cmp	r0, #7
   89836:	440a      	add	r2, r1
   89838:	9211      	str	r2, [sp, #68]	; 0x44
   8983a:	f8c9 b000 	str.w	fp, [r9]
   8983e:	f8c9 1004 	str.w	r1, [r9, #4]
   89842:	9010      	str	r0, [sp, #64]	; 0x40
   89844:	f340 8082 	ble.w	8994c <_vfiprintf_r+0x8dc>
   89848:	2a00      	cmp	r2, #0
   8984a:	f040 8118 	bne.w	89a7e <_vfiprintf_r+0xa0e>
   8984e:	9b02      	ldr	r3, [sp, #8]
   89850:	9210      	str	r2, [sp, #64]	; 0x40
   89852:	0758      	lsls	r0, r3, #29
   89854:	d535      	bpl.n	898c2 <_vfiprintf_r+0x852>
   89856:	9b08      	ldr	r3, [sp, #32]
   89858:	9901      	ldr	r1, [sp, #4]
   8985a:	1a5c      	subs	r4, r3, r1
   8985c:	2c00      	cmp	r4, #0
   8985e:	f340 80e7 	ble.w	89a30 <_vfiprintf_r+0x9c0>
   89862:	46d1      	mov	r9, sl
   89864:	2c10      	cmp	r4, #16
   89866:	f340 820d 	ble.w	89c84 <_vfiprintf_r+0xc14>
   8986a:	2510      	movs	r5, #16
   8986c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8986e:	4e8f      	ldr	r6, [pc, #572]	; (89aac <_vfiprintf_r+0xa3c>)
   89870:	9f06      	ldr	r7, [sp, #24]
   89872:	f8dd b010 	ldr.w	fp, [sp, #16]
   89876:	e006      	b.n	89886 <_vfiprintf_r+0x816>
   89878:	1c88      	adds	r0, r1, #2
   8987a:	4619      	mov	r1, r3
   8987c:	f109 0908 	add.w	r9, r9, #8
   89880:	3c10      	subs	r4, #16
   89882:	2c10      	cmp	r4, #16
   89884:	dd11      	ble.n	898aa <_vfiprintf_r+0x83a>
   89886:	1c4b      	adds	r3, r1, #1
   89888:	3210      	adds	r2, #16
   8988a:	2b07      	cmp	r3, #7
   8988c:	9211      	str	r2, [sp, #68]	; 0x44
   8988e:	f8c9 6000 	str.w	r6, [r9]
   89892:	f8c9 5004 	str.w	r5, [r9, #4]
   89896:	9310      	str	r3, [sp, #64]	; 0x40
   89898:	ddee      	ble.n	89878 <_vfiprintf_r+0x808>
   8989a:	bb42      	cbnz	r2, 898ee <_vfiprintf_r+0x87e>
   8989c:	3c10      	subs	r4, #16
   8989e:	2c10      	cmp	r4, #16
   898a0:	f04f 0001 	mov.w	r0, #1
   898a4:	4611      	mov	r1, r2
   898a6:	46d1      	mov	r9, sl
   898a8:	dced      	bgt.n	89886 <_vfiprintf_r+0x816>
   898aa:	4422      	add	r2, r4
   898ac:	2807      	cmp	r0, #7
   898ae:	9211      	str	r2, [sp, #68]	; 0x44
   898b0:	f8c9 6000 	str.w	r6, [r9]
   898b4:	f8c9 4004 	str.w	r4, [r9, #4]
   898b8:	9010      	str	r0, [sp, #64]	; 0x40
   898ba:	dd51      	ble.n	89960 <_vfiprintf_r+0x8f0>
   898bc:	2a00      	cmp	r2, #0
   898be:	f040 819a 	bne.w	89bf6 <_vfiprintf_r+0xb86>
   898c2:	9b03      	ldr	r3, [sp, #12]
   898c4:	9a08      	ldr	r2, [sp, #32]
   898c6:	9901      	ldr	r1, [sp, #4]
   898c8:	428a      	cmp	r2, r1
   898ca:	bfac      	ite	ge
   898cc:	189b      	addge	r3, r3, r2
   898ce:	185b      	addlt	r3, r3, r1
   898d0:	9303      	str	r3, [sp, #12]
   898d2:	e04e      	b.n	89972 <_vfiprintf_r+0x902>
   898d4:	aa0f      	add	r2, sp, #60	; 0x3c
   898d6:	4649      	mov	r1, r9
   898d8:	4638      	mov	r0, r7
   898da:	f7ff fb89 	bl	88ff0 <__sprint_r.part.0>
   898de:	2800      	cmp	r0, #0
   898e0:	f040 813e 	bne.w	89b60 <_vfiprintf_r+0xaf0>
   898e4:	9910      	ldr	r1, [sp, #64]	; 0x40
   898e6:	46d6      	mov	lr, sl
   898e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   898ea:	1c48      	adds	r0, r1, #1
   898ec:	e77f      	b.n	897ee <_vfiprintf_r+0x77e>
   898ee:	aa0f      	add	r2, sp, #60	; 0x3c
   898f0:	4659      	mov	r1, fp
   898f2:	4638      	mov	r0, r7
   898f4:	f7ff fb7c 	bl	88ff0 <__sprint_r.part.0>
   898f8:	b960      	cbnz	r0, 89914 <_vfiprintf_r+0x8a4>
   898fa:	9910      	ldr	r1, [sp, #64]	; 0x40
   898fc:	46d1      	mov	r9, sl
   898fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89900:	1c48      	adds	r0, r1, #1
   89902:	e7bd      	b.n	89880 <_vfiprintf_r+0x810>
   89904:	9b11      	ldr	r3, [sp, #68]	; 0x44
   89906:	f8dd b010 	ldr.w	fp, [sp, #16]
   8990a:	2b00      	cmp	r3, #0
   8990c:	f040 81ca 	bne.w	89ca4 <_vfiprintf_r+0xc34>
   89910:	2300      	movs	r3, #0
   89912:	9310      	str	r3, [sp, #64]	; 0x40
   89914:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   89918:	f013 0f01 	tst.w	r3, #1
   8991c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   89920:	d102      	bne.n	89928 <_vfiprintf_r+0x8b8>
   89922:	059a      	lsls	r2, r3, #22
   89924:	f140 80dd 	bpl.w	89ae2 <_vfiprintf_r+0xa72>
   89928:	065b      	lsls	r3, r3, #25
   8992a:	f53f acad 	bmi.w	89288 <_vfiprintf_r+0x218>
   8992e:	9803      	ldr	r0, [sp, #12]
   89930:	b02d      	add	sp, #180	; 0xb4
   89932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89936:	2a00      	cmp	r2, #0
   89938:	f040 8105 	bne.w	89b46 <_vfiprintf_r+0xad6>
   8993c:	2301      	movs	r3, #1
   8993e:	46d1      	mov	r9, sl
   89940:	9a05      	ldr	r2, [sp, #20]
   89942:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   89946:	921d      	str	r2, [sp, #116]	; 0x74
   89948:	9211      	str	r2, [sp, #68]	; 0x44
   8994a:	9310      	str	r3, [sp, #64]	; 0x40
   8994c:	f109 0908 	add.w	r9, r9, #8
   89950:	9b02      	ldr	r3, [sp, #8]
   89952:	0759      	lsls	r1, r3, #29
   89954:	d504      	bpl.n	89960 <_vfiprintf_r+0x8f0>
   89956:	9b08      	ldr	r3, [sp, #32]
   89958:	9901      	ldr	r1, [sp, #4]
   8995a:	1a5c      	subs	r4, r3, r1
   8995c:	2c00      	cmp	r4, #0
   8995e:	dc81      	bgt.n	89864 <_vfiprintf_r+0x7f4>
   89960:	9b03      	ldr	r3, [sp, #12]
   89962:	9908      	ldr	r1, [sp, #32]
   89964:	9801      	ldr	r0, [sp, #4]
   89966:	4281      	cmp	r1, r0
   89968:	bfac      	ite	ge
   8996a:	185b      	addge	r3, r3, r1
   8996c:	181b      	addlt	r3, r3, r0
   8996e:	9303      	str	r3, [sp, #12]
   89970:	bb72      	cbnz	r2, 899d0 <_vfiprintf_r+0x960>
   89972:	2300      	movs	r3, #0
   89974:	46d1      	mov	r9, sl
   89976:	9310      	str	r3, [sp, #64]	; 0x40
   89978:	f7ff bbb7 	b.w	890ea <_vfiprintf_r+0x7a>
   8997c:	aa0f      	add	r2, sp, #60	; 0x3c
   8997e:	9904      	ldr	r1, [sp, #16]
   89980:	4620      	mov	r0, r4
   89982:	f7ff fb35 	bl	88ff0 <__sprint_r.part.0>
   89986:	bb50      	cbnz	r0, 899de <_vfiprintf_r+0x96e>
   89988:	9910      	ldr	r1, [sp, #64]	; 0x40
   8998a:	46d4      	mov	ip, sl
   8998c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8998e:	f101 0e01 	add.w	lr, r1, #1
   89992:	e54a      	b.n	8942a <_vfiprintf_r+0x3ba>
   89994:	2a00      	cmp	r2, #0
   89996:	f47f aee5 	bne.w	89764 <_vfiprintf_r+0x6f4>
   8999a:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   8999e:	2900      	cmp	r1, #0
   899a0:	f000 811a 	beq.w	89bd8 <_vfiprintf_r+0xb68>
   899a4:	2201      	movs	r2, #1
   899a6:	46d1      	mov	r9, sl
   899a8:	4610      	mov	r0, r2
   899aa:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   899ae:	921d      	str	r2, [sp, #116]	; 0x74
   899b0:	911c      	str	r1, [sp, #112]	; 0x70
   899b2:	4601      	mov	r1, r0
   899b4:	f109 0908 	add.w	r9, r9, #8
   899b8:	3001      	adds	r0, #1
   899ba:	e508      	b.n	893ce <_vfiprintf_r+0x35e>
   899bc:	9b02      	ldr	r3, [sp, #8]
   899be:	2a01      	cmp	r2, #1
   899c0:	f000 8097 	beq.w	89af2 <_vfiprintf_r+0xa82>
   899c4:	2a02      	cmp	r2, #2
   899c6:	d10d      	bne.n	899e4 <_vfiprintf_r+0x974>
   899c8:	9302      	str	r3, [sp, #8]
   899ca:	2600      	movs	r6, #0
   899cc:	2700      	movs	r7, #0
   899ce:	e5b2      	b.n	89536 <_vfiprintf_r+0x4c6>
   899d0:	aa0f      	add	r2, sp, #60	; 0x3c
   899d2:	9904      	ldr	r1, [sp, #16]
   899d4:	9806      	ldr	r0, [sp, #24]
   899d6:	f7ff fb0b 	bl	88ff0 <__sprint_r.part.0>
   899da:	2800      	cmp	r0, #0
   899dc:	d0c9      	beq.n	89972 <_vfiprintf_r+0x902>
   899de:	f8dd b010 	ldr.w	fp, [sp, #16]
   899e2:	e797      	b.n	89914 <_vfiprintf_r+0x8a4>
   899e4:	2600      	movs	r6, #0
   899e6:	2700      	movs	r7, #0
   899e8:	9302      	str	r3, [sp, #8]
   899ea:	4651      	mov	r1, sl
   899ec:	e000      	b.n	899f0 <_vfiprintf_r+0x980>
   899ee:	4659      	mov	r1, fp
   899f0:	08f2      	lsrs	r2, r6, #3
   899f2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   899f6:	08f8      	lsrs	r0, r7, #3
   899f8:	f006 0307 	and.w	r3, r6, #7
   899fc:	4607      	mov	r7, r0
   899fe:	4616      	mov	r6, r2
   89a00:	3330      	adds	r3, #48	; 0x30
   89a02:	ea56 0207 	orrs.w	r2, r6, r7
   89a06:	f801 3c01 	strb.w	r3, [r1, #-1]
   89a0a:	f101 3bff 	add.w	fp, r1, #4294967295
   89a0e:	d1ee      	bne.n	899ee <_vfiprintf_r+0x97e>
   89a10:	9a02      	ldr	r2, [sp, #8]
   89a12:	07d6      	lsls	r6, r2, #31
   89a14:	f57f ad9f 	bpl.w	89556 <_vfiprintf_r+0x4e6>
   89a18:	2b30      	cmp	r3, #48	; 0x30
   89a1a:	f43f ad9c 	beq.w	89556 <_vfiprintf_r+0x4e6>
   89a1e:	2330      	movs	r3, #48	; 0x30
   89a20:	3902      	subs	r1, #2
   89a22:	f80b 3c01 	strb.w	r3, [fp, #-1]
   89a26:	ebaa 0301 	sub.w	r3, sl, r1
   89a2a:	9305      	str	r3, [sp, #20]
   89a2c:	468b      	mov	fp, r1
   89a2e:	e477      	b.n	89320 <_vfiprintf_r+0x2b0>
   89a30:	9b03      	ldr	r3, [sp, #12]
   89a32:	9a08      	ldr	r2, [sp, #32]
   89a34:	428a      	cmp	r2, r1
   89a36:	bfac      	ite	ge
   89a38:	189b      	addge	r3, r3, r2
   89a3a:	185b      	addlt	r3, r3, r1
   89a3c:	9303      	str	r3, [sp, #12]
   89a3e:	e798      	b.n	89972 <_vfiprintf_r+0x902>
   89a40:	2202      	movs	r2, #2
   89a42:	e44e      	b.n	892e2 <_vfiprintf_r+0x272>
   89a44:	2f00      	cmp	r7, #0
   89a46:	bf08      	it	eq
   89a48:	2e0a      	cmpeq	r6, #10
   89a4a:	d351      	bcc.n	89af0 <_vfiprintf_r+0xa80>
   89a4c:	46d3      	mov	fp, sl
   89a4e:	4630      	mov	r0, r6
   89a50:	4639      	mov	r1, r7
   89a52:	220a      	movs	r2, #10
   89a54:	2300      	movs	r3, #0
   89a56:	f7fd fccd 	bl	873f4 <__aeabi_uldivmod>
   89a5a:	3230      	adds	r2, #48	; 0x30
   89a5c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   89a60:	4630      	mov	r0, r6
   89a62:	4639      	mov	r1, r7
   89a64:	2300      	movs	r3, #0
   89a66:	220a      	movs	r2, #10
   89a68:	f7fd fcc4 	bl	873f4 <__aeabi_uldivmod>
   89a6c:	4606      	mov	r6, r0
   89a6e:	460f      	mov	r7, r1
   89a70:	ea56 0307 	orrs.w	r3, r6, r7
   89a74:	d1eb      	bne.n	89a4e <_vfiprintf_r+0x9de>
   89a76:	e56e      	b.n	89556 <_vfiprintf_r+0x4e6>
   89a78:	9405      	str	r4, [sp, #20]
   89a7a:	46d3      	mov	fp, sl
   89a7c:	e450      	b.n	89320 <_vfiprintf_r+0x2b0>
   89a7e:	aa0f      	add	r2, sp, #60	; 0x3c
   89a80:	9904      	ldr	r1, [sp, #16]
   89a82:	9806      	ldr	r0, [sp, #24]
   89a84:	f7ff fab4 	bl	88ff0 <__sprint_r.part.0>
   89a88:	2800      	cmp	r0, #0
   89a8a:	d1a8      	bne.n	899de <_vfiprintf_r+0x96e>
   89a8c:	46d1      	mov	r9, sl
   89a8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89a90:	e75e      	b.n	89950 <_vfiprintf_r+0x8e0>
   89a92:	aa0f      	add	r2, sp, #60	; 0x3c
   89a94:	9904      	ldr	r1, [sp, #16]
   89a96:	9806      	ldr	r0, [sp, #24]
   89a98:	f7ff faaa 	bl	88ff0 <__sprint_r.part.0>
   89a9c:	2800      	cmp	r0, #0
   89a9e:	d19e      	bne.n	899de <_vfiprintf_r+0x96e>
   89aa0:	46d1      	mov	r9, sl
   89aa2:	f7ff bbbb 	b.w	8921c <_vfiprintf_r+0x1ac>
   89aa6:	bf00      	nop
   89aa8:	0008da9c 	.word	0x0008da9c
   89aac:	0008da8c 	.word	0x0008da8c
   89ab0:	3104      	adds	r1, #4
   89ab2:	6816      	ldr	r6, [r2, #0]
   89ab4:	2700      	movs	r7, #0
   89ab6:	2201      	movs	r2, #1
   89ab8:	9107      	str	r1, [sp, #28]
   89aba:	e412      	b.n	892e2 <_vfiprintf_r+0x272>
   89abc:	9807      	ldr	r0, [sp, #28]
   89abe:	2700      	movs	r7, #0
   89ac0:	4601      	mov	r1, r0
   89ac2:	3104      	adds	r1, #4
   89ac4:	6806      	ldr	r6, [r0, #0]
   89ac6:	9107      	str	r1, [sp, #28]
   89ac8:	e40b      	b.n	892e2 <_vfiprintf_r+0x272>
   89aca:	680e      	ldr	r6, [r1, #0]
   89acc:	3104      	adds	r1, #4
   89ace:	9107      	str	r1, [sp, #28]
   89ad0:	2700      	movs	r7, #0
   89ad2:	e592      	b.n	895fa <_vfiprintf_r+0x58a>
   89ad4:	6816      	ldr	r6, [r2, #0]
   89ad6:	3204      	adds	r2, #4
   89ad8:	17f7      	asrs	r7, r6, #31
   89ada:	9207      	str	r2, [sp, #28]
   89adc:	4630      	mov	r0, r6
   89ade:	4639      	mov	r1, r7
   89ae0:	e512      	b.n	89508 <_vfiprintf_r+0x498>
   89ae2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   89ae6:	f001 fe39 	bl	8b75c <__retarget_lock_release_recursive>
   89aea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   89aee:	e71b      	b.n	89928 <_vfiprintf_r+0x8b8>
   89af0:	9b02      	ldr	r3, [sp, #8]
   89af2:	9302      	str	r3, [sp, #8]
   89af4:	2301      	movs	r3, #1
   89af6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   89afa:	3630      	adds	r6, #48	; 0x30
   89afc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   89b00:	9305      	str	r3, [sp, #20]
   89b02:	e40d      	b.n	89320 <_vfiprintf_r+0x2b0>
   89b04:	aa0f      	add	r2, sp, #60	; 0x3c
   89b06:	9904      	ldr	r1, [sp, #16]
   89b08:	9806      	ldr	r0, [sp, #24]
   89b0a:	f7ff fa71 	bl	88ff0 <__sprint_r.part.0>
   89b0e:	2800      	cmp	r0, #0
   89b10:	f47f af65 	bne.w	899de <_vfiprintf_r+0x96e>
   89b14:	9910      	ldr	r1, [sp, #64]	; 0x40
   89b16:	46d1      	mov	r9, sl
   89b18:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89b1a:	1c48      	adds	r0, r1, #1
   89b1c:	e457      	b.n	893ce <_vfiprintf_r+0x35e>
   89b1e:	aa0f      	add	r2, sp, #60	; 0x3c
   89b20:	9904      	ldr	r1, [sp, #16]
   89b22:	9806      	ldr	r0, [sp, #24]
   89b24:	f7ff fa64 	bl	88ff0 <__sprint_r.part.0>
   89b28:	2800      	cmp	r0, #0
   89b2a:	f47f af58 	bne.w	899de <_vfiprintf_r+0x96e>
   89b2e:	9910      	ldr	r1, [sp, #64]	; 0x40
   89b30:	46d1      	mov	r9, sl
   89b32:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89b34:	1c48      	adds	r0, r1, #1
   89b36:	e644      	b.n	897c2 <_vfiprintf_r+0x752>
   89b38:	2a00      	cmp	r2, #0
   89b3a:	f040 8087 	bne.w	89c4c <_vfiprintf_r+0xbdc>
   89b3e:	2001      	movs	r0, #1
   89b40:	4611      	mov	r1, r2
   89b42:	46d1      	mov	r9, sl
   89b44:	e641      	b.n	897ca <_vfiprintf_r+0x75a>
   89b46:	aa0f      	add	r2, sp, #60	; 0x3c
   89b48:	9904      	ldr	r1, [sp, #16]
   89b4a:	9806      	ldr	r0, [sp, #24]
   89b4c:	f7ff fa50 	bl	88ff0 <__sprint_r.part.0>
   89b50:	2800      	cmp	r0, #0
   89b52:	f47f af44 	bne.w	899de <_vfiprintf_r+0x96e>
   89b56:	9810      	ldr	r0, [sp, #64]	; 0x40
   89b58:	46d1      	mov	r9, sl
   89b5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89b5c:	3001      	adds	r0, #1
   89b5e:	e668      	b.n	89832 <_vfiprintf_r+0x7c2>
   89b60:	46cb      	mov	fp, r9
   89b62:	e6d7      	b.n	89914 <_vfiprintf_r+0x8a4>
   89b64:	9d07      	ldr	r5, [sp, #28]
   89b66:	3507      	adds	r5, #7
   89b68:	f025 0507 	bic.w	r5, r5, #7
   89b6c:	f105 0208 	add.w	r2, r5, #8
   89b70:	e9d5 0100 	ldrd	r0, r1, [r5]
   89b74:	9207      	str	r2, [sp, #28]
   89b76:	4606      	mov	r6, r0
   89b78:	460f      	mov	r7, r1
   89b7a:	e4c5      	b.n	89508 <_vfiprintf_r+0x498>
   89b7c:	9d07      	ldr	r5, [sp, #28]
   89b7e:	3507      	adds	r5, #7
   89b80:	f025 0207 	bic.w	r2, r5, #7
   89b84:	f102 0108 	add.w	r1, r2, #8
   89b88:	e9d2 6700 	ldrd	r6, r7, [r2]
   89b8c:	9107      	str	r1, [sp, #28]
   89b8e:	2201      	movs	r2, #1
   89b90:	f7ff bba7 	b.w	892e2 <_vfiprintf_r+0x272>
   89b94:	9d07      	ldr	r5, [sp, #28]
   89b96:	3507      	adds	r5, #7
   89b98:	f025 0207 	bic.w	r2, r5, #7
   89b9c:	f102 0108 	add.w	r1, r2, #8
   89ba0:	e9d2 6700 	ldrd	r6, r7, [r2]
   89ba4:	9107      	str	r1, [sp, #28]
   89ba6:	2200      	movs	r2, #0
   89ba8:	f7ff bb9b 	b.w	892e2 <_vfiprintf_r+0x272>
   89bac:	9d07      	ldr	r5, [sp, #28]
   89bae:	3507      	adds	r5, #7
   89bb0:	f025 0107 	bic.w	r1, r5, #7
   89bb4:	f101 0008 	add.w	r0, r1, #8
   89bb8:	9007      	str	r0, [sp, #28]
   89bba:	e9d1 6700 	ldrd	r6, r7, [r1]
   89bbe:	e51c      	b.n	895fa <_vfiprintf_r+0x58a>
   89bc0:	46d3      	mov	fp, sl
   89bc2:	f7ff bbad 	b.w	89320 <_vfiprintf_r+0x2b0>
   89bc6:	252d      	movs	r5, #45	; 0x2d
   89bc8:	4276      	negs	r6, r6
   89bca:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   89bce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   89bd2:	2201      	movs	r2, #1
   89bd4:	f7ff bb8a 	b.w	892ec <_vfiprintf_r+0x27c>
   89bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   89bda:	b9b3      	cbnz	r3, 89c0a <_vfiprintf_r+0xb9a>
   89bdc:	4611      	mov	r1, r2
   89bde:	2001      	movs	r0, #1
   89be0:	46d1      	mov	r9, sl
   89be2:	e5f2      	b.n	897ca <_vfiprintf_r+0x75a>
   89be4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   89be8:	f001 fdb8 	bl	8b75c <__retarget_lock_release_recursive>
   89bec:	f04f 33ff 	mov.w	r3, #4294967295
   89bf0:	9303      	str	r3, [sp, #12]
   89bf2:	f7ff bb4c 	b.w	8928e <_vfiprintf_r+0x21e>
   89bf6:	aa0f      	add	r2, sp, #60	; 0x3c
   89bf8:	9904      	ldr	r1, [sp, #16]
   89bfa:	9806      	ldr	r0, [sp, #24]
   89bfc:	f7ff f9f8 	bl	88ff0 <__sprint_r.part.0>
   89c00:	2800      	cmp	r0, #0
   89c02:	f47f aeec 	bne.w	899de <_vfiprintf_r+0x96e>
   89c06:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89c08:	e6aa      	b.n	89960 <_vfiprintf_r+0x8f0>
   89c0a:	2202      	movs	r2, #2
   89c0c:	ab0e      	add	r3, sp, #56	; 0x38
   89c0e:	921d      	str	r2, [sp, #116]	; 0x74
   89c10:	931c      	str	r3, [sp, #112]	; 0x70
   89c12:	2001      	movs	r0, #1
   89c14:	46d1      	mov	r9, sl
   89c16:	e5d0      	b.n	897ba <_vfiprintf_r+0x74a>
   89c18:	4d34      	ldr	r5, [pc, #208]	; (89cec <_vfiprintf_r+0xc7c>)
   89c1a:	e5fd      	b.n	89818 <_vfiprintf_r+0x7a8>
   89c1c:	9a07      	ldr	r2, [sp, #28]
   89c1e:	4613      	mov	r3, r2
   89c20:	3304      	adds	r3, #4
   89c22:	9307      	str	r3, [sp, #28]
   89c24:	9b03      	ldr	r3, [sp, #12]
   89c26:	6811      	ldr	r1, [r2, #0]
   89c28:	17dd      	asrs	r5, r3, #31
   89c2a:	461a      	mov	r2, r3
   89c2c:	462b      	mov	r3, r5
   89c2e:	e9c1 2300 	strd	r2, r3, [r1]
   89c32:	f7ff ba5a 	b.w	890ea <_vfiprintf_r+0x7a>
   89c36:	4658      	mov	r0, fp
   89c38:	9507      	str	r5, [sp, #28]
   89c3a:	9302      	str	r3, [sp, #8]
   89c3c:	f002 fe86 	bl	8c94c <strlen>
   89c40:	2400      	movs	r4, #0
   89c42:	9005      	str	r0, [sp, #20]
   89c44:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   89c48:	f7ff bb6a 	b.w	89320 <_vfiprintf_r+0x2b0>
   89c4c:	aa0f      	add	r2, sp, #60	; 0x3c
   89c4e:	9904      	ldr	r1, [sp, #16]
   89c50:	9806      	ldr	r0, [sp, #24]
   89c52:	f7ff f9cd 	bl	88ff0 <__sprint_r.part.0>
   89c56:	2800      	cmp	r0, #0
   89c58:	f47f aec1 	bne.w	899de <_vfiprintf_r+0x96e>
   89c5c:	9910      	ldr	r1, [sp, #64]	; 0x40
   89c5e:	46d1      	mov	r9, sl
   89c60:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89c62:	1c48      	adds	r0, r1, #1
   89c64:	e5b1      	b.n	897ca <_vfiprintf_r+0x75a>
   89c66:	9910      	ldr	r1, [sp, #64]	; 0x40
   89c68:	9a11      	ldr	r2, [sp, #68]	; 0x44
   89c6a:	3101      	adds	r1, #1
   89c6c:	4e20      	ldr	r6, [pc, #128]	; (89cf0 <_vfiprintf_r+0xc80>)
   89c6e:	f7ff bb9c 	b.w	893aa <_vfiprintf_r+0x33a>
   89c72:	2c06      	cmp	r4, #6
   89c74:	bf28      	it	cs
   89c76:	2406      	movcs	r4, #6
   89c78:	9507      	str	r5, [sp, #28]
   89c7a:	9405      	str	r4, [sp, #20]
   89c7c:	9401      	str	r4, [sp, #4]
   89c7e:	f8df b074 	ldr.w	fp, [pc, #116]	; 89cf4 <_vfiprintf_r+0xc84>
   89c82:	e4e3      	b.n	8964c <_vfiprintf_r+0x5dc>
   89c84:	9810      	ldr	r0, [sp, #64]	; 0x40
   89c86:	4e1a      	ldr	r6, [pc, #104]	; (89cf0 <_vfiprintf_r+0xc80>)
   89c88:	3001      	adds	r0, #1
   89c8a:	e60e      	b.n	898aa <_vfiprintf_r+0x83a>
   89c8c:	4686      	mov	lr, r0
   89c8e:	4d17      	ldr	r5, [pc, #92]	; (89cec <_vfiprintf_r+0xc7c>)
   89c90:	f7ff bbe2 	b.w	89458 <_vfiprintf_r+0x3e8>
   89c94:	9405      	str	r4, [sp, #20]
   89c96:	9507      	str	r5, [sp, #28]
   89c98:	9302      	str	r3, [sp, #8]
   89c9a:	4604      	mov	r4, r0
   89c9c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   89ca0:	f7ff bb3e 	b.w	89320 <_vfiprintf_r+0x2b0>
   89ca4:	9806      	ldr	r0, [sp, #24]
   89ca6:	aa0f      	add	r2, sp, #60	; 0x3c
   89ca8:	4659      	mov	r1, fp
   89caa:	f7ff f9a1 	bl	88ff0 <__sprint_r.part.0>
   89cae:	2800      	cmp	r0, #0
   89cb0:	f43f ae2e 	beq.w	89910 <_vfiprintf_r+0x8a0>
   89cb4:	e62e      	b.n	89914 <_vfiprintf_r+0x8a4>
   89cb6:	9907      	ldr	r1, [sp, #28]
   89cb8:	f898 2001 	ldrb.w	r2, [r8, #1]
   89cbc:	680c      	ldr	r4, [r1, #0]
   89cbe:	3104      	adds	r1, #4
   89cc0:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   89cc4:	46b8      	mov	r8, r7
   89cc6:	9107      	str	r1, [sp, #28]
   89cc8:	f7ff ba44 	b.w	89154 <_vfiprintf_r+0xe4>
   89ccc:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   89cd0:	e4a7      	b.n	89622 <_vfiprintf_r+0x5b2>
   89cd2:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   89cd6:	e521      	b.n	8971c <_vfiprintf_r+0x6ac>
   89cd8:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   89cdc:	e47c      	b.n	895d8 <_vfiprintf_r+0x568>
   89cde:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   89ce2:	e43f      	b.n	89564 <_vfiprintf_r+0x4f4>
   89ce4:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   89ce8:	f7ff bbfa 	b.w	894e0 <_vfiprintf_r+0x470>
   89cec:	0008da9c 	.word	0x0008da9c
   89cf0:	0008da8c 	.word	0x0008da8c
   89cf4:	0008da60 	.word	0x0008da60

00089cf8 <__sbprintf>:
   89cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   89cfc:	460c      	mov	r4, r1
   89cfe:	f04f 0e00 	mov.w	lr, #0
   89d02:	f44f 6580 	mov.w	r5, #1024	; 0x400
   89d06:	4606      	mov	r6, r0
   89d08:	4617      	mov	r7, r2
   89d0a:	4698      	mov	r8, r3
   89d0c:	6e62      	ldr	r2, [r4, #100]	; 0x64
   89d0e:	89e3      	ldrh	r3, [r4, #14]
   89d10:	8989      	ldrh	r1, [r1, #12]
   89d12:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   89d16:	f021 0102 	bic.w	r1, r1, #2
   89d1a:	9219      	str	r2, [sp, #100]	; 0x64
   89d1c:	f8ad 300e 	strh.w	r3, [sp, #14]
   89d20:	69e2      	ldr	r2, [r4, #28]
   89d22:	6a63      	ldr	r3, [r4, #36]	; 0x24
   89d24:	f8ad 100c 	strh.w	r1, [sp, #12]
   89d28:	a816      	add	r0, sp, #88	; 0x58
   89d2a:	a91a      	add	r1, sp, #104	; 0x68
   89d2c:	f8cd e018 	str.w	lr, [sp, #24]
   89d30:	9207      	str	r2, [sp, #28]
   89d32:	9309      	str	r3, [sp, #36]	; 0x24
   89d34:	9100      	str	r1, [sp, #0]
   89d36:	9104      	str	r1, [sp, #16]
   89d38:	9502      	str	r5, [sp, #8]
   89d3a:	9505      	str	r5, [sp, #20]
   89d3c:	f001 fd08 	bl	8b750 <__retarget_lock_init_recursive>
   89d40:	4643      	mov	r3, r8
   89d42:	463a      	mov	r2, r7
   89d44:	4669      	mov	r1, sp
   89d46:	4630      	mov	r0, r6
   89d48:	f7ff f992 	bl	89070 <_vfiprintf_r>
   89d4c:	1e05      	subs	r5, r0, #0
   89d4e:	db07      	blt.n	89d60 <__sbprintf+0x68>
   89d50:	4630      	mov	r0, r6
   89d52:	4669      	mov	r1, sp
   89d54:	f001 f8da 	bl	8af0c <_fflush_r>
   89d58:	2800      	cmp	r0, #0
   89d5a:	bf18      	it	ne
   89d5c:	f04f 35ff 	movne.w	r5, #4294967295
   89d60:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   89d64:	065b      	lsls	r3, r3, #25
   89d66:	d503      	bpl.n	89d70 <__sbprintf+0x78>
   89d68:	89a3      	ldrh	r3, [r4, #12]
   89d6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   89d6e:	81a3      	strh	r3, [r4, #12]
   89d70:	9816      	ldr	r0, [sp, #88]	; 0x58
   89d72:	f001 fcef 	bl	8b754 <__retarget_lock_close_recursive>
   89d76:	4628      	mov	r0, r5
   89d78:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   89d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00089d80 <__swsetup_r>:
   89d80:	b538      	push	{r3, r4, r5, lr}
   89d82:	4b30      	ldr	r3, [pc, #192]	; (89e44 <__swsetup_r+0xc4>)
   89d84:	4605      	mov	r5, r0
   89d86:	6818      	ldr	r0, [r3, #0]
   89d88:	460c      	mov	r4, r1
   89d8a:	b110      	cbz	r0, 89d92 <__swsetup_r+0x12>
   89d8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   89d8e:	2b00      	cmp	r3, #0
   89d90:	d038      	beq.n	89e04 <__swsetup_r+0x84>
   89d92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   89d96:	b293      	uxth	r3, r2
   89d98:	0718      	lsls	r0, r3, #28
   89d9a:	d50c      	bpl.n	89db6 <__swsetup_r+0x36>
   89d9c:	6920      	ldr	r0, [r4, #16]
   89d9e:	b1a8      	cbz	r0, 89dcc <__swsetup_r+0x4c>
   89da0:	f013 0201 	ands.w	r2, r3, #1
   89da4:	d01e      	beq.n	89de4 <__swsetup_r+0x64>
   89da6:	2200      	movs	r2, #0
   89da8:	6963      	ldr	r3, [r4, #20]
   89daa:	60a2      	str	r2, [r4, #8]
   89dac:	425b      	negs	r3, r3
   89dae:	61a3      	str	r3, [r4, #24]
   89db0:	b1f0      	cbz	r0, 89df0 <__swsetup_r+0x70>
   89db2:	2000      	movs	r0, #0
   89db4:	bd38      	pop	{r3, r4, r5, pc}
   89db6:	06d9      	lsls	r1, r3, #27
   89db8:	d53b      	bpl.n	89e32 <__swsetup_r+0xb2>
   89dba:	0758      	lsls	r0, r3, #29
   89dbc:	d425      	bmi.n	89e0a <__swsetup_r+0x8a>
   89dbe:	6920      	ldr	r0, [r4, #16]
   89dc0:	f042 0308 	orr.w	r3, r2, #8
   89dc4:	81a3      	strh	r3, [r4, #12]
   89dc6:	b29b      	uxth	r3, r3
   89dc8:	2800      	cmp	r0, #0
   89dca:	d1e9      	bne.n	89da0 <__swsetup_r+0x20>
   89dcc:	f403 7220 	and.w	r2, r3, #640	; 0x280
   89dd0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   89dd4:	d0e4      	beq.n	89da0 <__swsetup_r+0x20>
   89dd6:	4628      	mov	r0, r5
   89dd8:	4621      	mov	r1, r4
   89dda:	f001 fcef 	bl	8b7bc <__smakebuf_r>
   89dde:	89a3      	ldrh	r3, [r4, #12]
   89de0:	6920      	ldr	r0, [r4, #16]
   89de2:	e7dd      	b.n	89da0 <__swsetup_r+0x20>
   89de4:	0799      	lsls	r1, r3, #30
   89de6:	bf58      	it	pl
   89de8:	6962      	ldrpl	r2, [r4, #20]
   89dea:	60a2      	str	r2, [r4, #8]
   89dec:	2800      	cmp	r0, #0
   89dee:	d1e0      	bne.n	89db2 <__swsetup_r+0x32>
   89df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   89df4:	061a      	lsls	r2, r3, #24
   89df6:	d5dd      	bpl.n	89db4 <__swsetup_r+0x34>
   89df8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   89dfc:	81a3      	strh	r3, [r4, #12]
   89dfe:	f04f 30ff 	mov.w	r0, #4294967295
   89e02:	bd38      	pop	{r3, r4, r5, pc}
   89e04:	f001 f8da 	bl	8afbc <__sinit>
   89e08:	e7c3      	b.n	89d92 <__swsetup_r+0x12>
   89e0a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   89e0c:	b151      	cbz	r1, 89e24 <__swsetup_r+0xa4>
   89e0e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   89e12:	4299      	cmp	r1, r3
   89e14:	d004      	beq.n	89e20 <__swsetup_r+0xa0>
   89e16:	4628      	mov	r0, r5
   89e18:	f001 f9f6 	bl	8b208 <_free_r>
   89e1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   89e20:	2300      	movs	r3, #0
   89e22:	6323      	str	r3, [r4, #48]	; 0x30
   89e24:	2300      	movs	r3, #0
   89e26:	6920      	ldr	r0, [r4, #16]
   89e28:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   89e2c:	e884 0009 	stmia.w	r4, {r0, r3}
   89e30:	e7c6      	b.n	89dc0 <__swsetup_r+0x40>
   89e32:	2309      	movs	r3, #9
   89e34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   89e38:	602b      	str	r3, [r5, #0]
   89e3a:	f04f 30ff 	mov.w	r0, #4294967295
   89e3e:	81a2      	strh	r2, [r4, #12]
   89e40:	bd38      	pop	{r3, r4, r5, pc}
   89e42:	bf00      	nop
   89e44:	200006e0 	.word	0x200006e0

00089e48 <register_fini>:
   89e48:	4b02      	ldr	r3, [pc, #8]	; (89e54 <register_fini+0xc>)
   89e4a:	b113      	cbz	r3, 89e52 <register_fini+0xa>
   89e4c:	4802      	ldr	r0, [pc, #8]	; (89e58 <register_fini+0x10>)
   89e4e:	f000 b805 	b.w	89e5c <atexit>
   89e52:	4770      	bx	lr
   89e54:	00000000 	.word	0x00000000
   89e58:	0008b035 	.word	0x0008b035

00089e5c <atexit>:
   89e5c:	2300      	movs	r3, #0
   89e5e:	4601      	mov	r1, r0
   89e60:	461a      	mov	r2, r3
   89e62:	4618      	mov	r0, r3
   89e64:	f002 bec2 	b.w	8cbec <__register_exitproc>

00089e68 <quorem>:
   89e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89e6c:	6903      	ldr	r3, [r0, #16]
   89e6e:	690f      	ldr	r7, [r1, #16]
   89e70:	b083      	sub	sp, #12
   89e72:	429f      	cmp	r7, r3
   89e74:	f300 8088 	bgt.w	89f88 <quorem+0x120>
   89e78:	3f01      	subs	r7, #1
   89e7a:	f101 0614 	add.w	r6, r1, #20
   89e7e:	f100 0a14 	add.w	sl, r0, #20
   89e82:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
   89e86:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   89e8a:	3301      	adds	r3, #1
   89e8c:	fbb2 f8f3 	udiv	r8, r2, r3
   89e90:	00bb      	lsls	r3, r7, #2
   89e92:	9300      	str	r3, [sp, #0]
   89e94:	eb06 0903 	add.w	r9, r6, r3
   89e98:	4453      	add	r3, sl
   89e9a:	9301      	str	r3, [sp, #4]
   89e9c:	f1b8 0f00 	cmp.w	r8, #0
   89ea0:	d03b      	beq.n	89f1a <quorem+0xb2>
   89ea2:	2300      	movs	r3, #0
   89ea4:	46b4      	mov	ip, r6
   89ea6:	461c      	mov	r4, r3
   89ea8:	46d6      	mov	lr, sl
   89eaa:	f85c 2b04 	ldr.w	r2, [ip], #4
   89eae:	f8de 5000 	ldr.w	r5, [lr]
   89eb2:	fa1f fb82 	uxth.w	fp, r2
   89eb6:	fb08 330b 	mla	r3, r8, fp, r3
   89eba:	0c12      	lsrs	r2, r2, #16
   89ebc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
   89ec0:	fb08 bb02 	mla	fp, r8, r2, fp
   89ec4:	b29a      	uxth	r2, r3
   89ec6:	1aa2      	subs	r2, r4, r2
   89ec8:	b2ab      	uxth	r3, r5
   89eca:	fa1f f48b 	uxth.w	r4, fp
   89ece:	441a      	add	r2, r3
   89ed0:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
   89ed4:	eb04 4422 	add.w	r4, r4, r2, asr #16
   89ed8:	b292      	uxth	r2, r2
   89eda:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   89ede:	45e1      	cmp	r9, ip
   89ee0:	f84e 2b04 	str.w	r2, [lr], #4
   89ee4:	ea4f 4424 	mov.w	r4, r4, asr #16
   89ee8:	ea4f 431b 	mov.w	r3, fp, lsr #16
   89eec:	d2dd      	bcs.n	89eaa <quorem+0x42>
   89eee:	9b00      	ldr	r3, [sp, #0]
   89ef0:	f85a 3003 	ldr.w	r3, [sl, r3]
   89ef4:	b98b      	cbnz	r3, 89f1a <quorem+0xb2>
   89ef6:	9c01      	ldr	r4, [sp, #4]
   89ef8:	1f23      	subs	r3, r4, #4
   89efa:	459a      	cmp	sl, r3
   89efc:	d20c      	bcs.n	89f18 <quorem+0xb0>
   89efe:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89f02:	b94b      	cbnz	r3, 89f18 <quorem+0xb0>
   89f04:	f1a4 0308 	sub.w	r3, r4, #8
   89f08:	e002      	b.n	89f10 <quorem+0xa8>
   89f0a:	681a      	ldr	r2, [r3, #0]
   89f0c:	3b04      	subs	r3, #4
   89f0e:	b91a      	cbnz	r2, 89f18 <quorem+0xb0>
   89f10:	459a      	cmp	sl, r3
   89f12:	f107 37ff 	add.w	r7, r7, #4294967295
   89f16:	d3f8      	bcc.n	89f0a <quorem+0xa2>
   89f18:	6107      	str	r7, [r0, #16]
   89f1a:	4604      	mov	r4, r0
   89f1c:	f002 fa0c 	bl	8c338 <__mcmp>
   89f20:	2800      	cmp	r0, #0
   89f22:	db2d      	blt.n	89f80 <quorem+0x118>
   89f24:	4655      	mov	r5, sl
   89f26:	2300      	movs	r3, #0
   89f28:	f108 0801 	add.w	r8, r8, #1
   89f2c:	f856 1b04 	ldr.w	r1, [r6], #4
   89f30:	6828      	ldr	r0, [r5, #0]
   89f32:	b28a      	uxth	r2, r1
   89f34:	1a9a      	subs	r2, r3, r2
   89f36:	0c0b      	lsrs	r3, r1, #16
   89f38:	b281      	uxth	r1, r0
   89f3a:	440a      	add	r2, r1
   89f3c:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
   89f40:	eb03 4322 	add.w	r3, r3, r2, asr #16
   89f44:	b292      	uxth	r2, r2
   89f46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   89f4a:	45b1      	cmp	r9, r6
   89f4c:	f845 2b04 	str.w	r2, [r5], #4
   89f50:	ea4f 4323 	mov.w	r3, r3, asr #16
   89f54:	d2ea      	bcs.n	89f2c <quorem+0xc4>
   89f56:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   89f5a:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
   89f5e:	b97a      	cbnz	r2, 89f80 <quorem+0x118>
   89f60:	1f1a      	subs	r2, r3, #4
   89f62:	4592      	cmp	sl, r2
   89f64:	d20b      	bcs.n	89f7e <quorem+0x116>
   89f66:	f853 2c04 	ldr.w	r2, [r3, #-4]
   89f6a:	b942      	cbnz	r2, 89f7e <quorem+0x116>
   89f6c:	3b08      	subs	r3, #8
   89f6e:	e002      	b.n	89f76 <quorem+0x10e>
   89f70:	681a      	ldr	r2, [r3, #0]
   89f72:	3b04      	subs	r3, #4
   89f74:	b91a      	cbnz	r2, 89f7e <quorem+0x116>
   89f76:	459a      	cmp	sl, r3
   89f78:	f107 37ff 	add.w	r7, r7, #4294967295
   89f7c:	d3f8      	bcc.n	89f70 <quorem+0x108>
   89f7e:	6127      	str	r7, [r4, #16]
   89f80:	4640      	mov	r0, r8
   89f82:	b003      	add	sp, #12
   89f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89f88:	2000      	movs	r0, #0
   89f8a:	b003      	add	sp, #12
   89f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00089f90 <_dtoa_r>:
   89f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89f94:	6c05      	ldr	r5, [r0, #64]	; 0x40
   89f96:	b09b      	sub	sp, #108	; 0x6c
   89f98:	4604      	mov	r4, r0
   89f9a:	4692      	mov	sl, r2
   89f9c:	469b      	mov	fp, r3
   89f9e:	9e27      	ldr	r6, [sp, #156]	; 0x9c
   89fa0:	b14d      	cbz	r5, 89fb6 <_dtoa_r+0x26>
   89fa2:	2301      	movs	r3, #1
   89fa4:	6c42      	ldr	r2, [r0, #68]	; 0x44
   89fa6:	4629      	mov	r1, r5
   89fa8:	4093      	lsls	r3, r2
   89faa:	60ab      	str	r3, [r5, #8]
   89fac:	606a      	str	r2, [r5, #4]
   89fae:	f001 ffeb 	bl	8bf88 <_Bfree>
   89fb2:	2300      	movs	r3, #0
   89fb4:	6423      	str	r3, [r4, #64]	; 0x40
   89fb6:	f1bb 0f00 	cmp.w	fp, #0
   89fba:	465d      	mov	r5, fp
   89fbc:	db35      	blt.n	8a02a <_dtoa_r+0x9a>
   89fbe:	2300      	movs	r3, #0
   89fc0:	6033      	str	r3, [r6, #0]
   89fc2:	4b9d      	ldr	r3, [pc, #628]	; (8a238 <_dtoa_r+0x2a8>)
   89fc4:	43ab      	bics	r3, r5
   89fc6:	d015      	beq.n	89ff4 <_dtoa_r+0x64>
   89fc8:	2200      	movs	r2, #0
   89fca:	2300      	movs	r3, #0
   89fcc:	4650      	mov	r0, sl
   89fce:	4659      	mov	r1, fp
   89fd0:	f003 fb84 	bl	8d6dc <__aeabi_dcmpeq>
   89fd4:	4680      	mov	r8, r0
   89fd6:	2800      	cmp	r0, #0
   89fd8:	d02d      	beq.n	8a036 <_dtoa_r+0xa6>
   89fda:	2301      	movs	r3, #1
   89fdc:	9a26      	ldr	r2, [sp, #152]	; 0x98
   89fde:	6013      	str	r3, [r2, #0]
   89fe0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   89fe2:	2b00      	cmp	r3, #0
   89fe4:	f000 80bd 	beq.w	8a162 <_dtoa_r+0x1d2>
   89fe8:	4894      	ldr	r0, [pc, #592]	; (8a23c <_dtoa_r+0x2ac>)
   89fea:	6018      	str	r0, [r3, #0]
   89fec:	3801      	subs	r0, #1
   89fee:	b01b      	add	sp, #108	; 0x6c
   89ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89ff4:	f242 730f 	movw	r3, #9999	; 0x270f
   89ff8:	9a26      	ldr	r2, [sp, #152]	; 0x98
   89ffa:	6013      	str	r3, [r2, #0]
   89ffc:	f1ba 0f00 	cmp.w	sl, #0
   8a000:	d10d      	bne.n	8a01e <_dtoa_r+0x8e>
   8a002:	f3c5 0513 	ubfx	r5, r5, #0, #20
   8a006:	b955      	cbnz	r5, 8a01e <_dtoa_r+0x8e>
   8a008:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8a00a:	488d      	ldr	r0, [pc, #564]	; (8a240 <_dtoa_r+0x2b0>)
   8a00c:	2b00      	cmp	r3, #0
   8a00e:	d0ee      	beq.n	89fee <_dtoa_r+0x5e>
   8a010:	f100 0308 	add.w	r3, r0, #8
   8a014:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   8a016:	6013      	str	r3, [r2, #0]
   8a018:	b01b      	add	sp, #108	; 0x6c
   8a01a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a01e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8a020:	4888      	ldr	r0, [pc, #544]	; (8a244 <_dtoa_r+0x2b4>)
   8a022:	2b00      	cmp	r3, #0
   8a024:	d0e3      	beq.n	89fee <_dtoa_r+0x5e>
   8a026:	1cc3      	adds	r3, r0, #3
   8a028:	e7f4      	b.n	8a014 <_dtoa_r+0x84>
   8a02a:	2301      	movs	r3, #1
   8a02c:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
   8a030:	6033      	str	r3, [r6, #0]
   8a032:	46ab      	mov	fp, r5
   8a034:	e7c5      	b.n	89fc2 <_dtoa_r+0x32>
   8a036:	aa18      	add	r2, sp, #96	; 0x60
   8a038:	ab19      	add	r3, sp, #100	; 0x64
   8a03a:	9201      	str	r2, [sp, #4]
   8a03c:	9300      	str	r3, [sp, #0]
   8a03e:	4652      	mov	r2, sl
   8a040:	465b      	mov	r3, fp
   8a042:	4620      	mov	r0, r4
   8a044:	f002 fa22 	bl	8c48c <__d2b>
   8a048:	0d2b      	lsrs	r3, r5, #20
   8a04a:	4681      	mov	r9, r0
   8a04c:	d071      	beq.n	8a132 <_dtoa_r+0x1a2>
   8a04e:	4650      	mov	r0, sl
   8a050:	f3cb 0213 	ubfx	r2, fp, #0, #20
   8a054:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
   8a058:	9f18      	ldr	r7, [sp, #96]	; 0x60
   8a05a:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
   8a05e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
   8a062:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   8a066:	2200      	movs	r2, #0
   8a068:	4b77      	ldr	r3, [pc, #476]	; (8a248 <_dtoa_r+0x2b8>)
   8a06a:	f002 ff1b 	bl	8cea4 <__aeabi_dsub>
   8a06e:	a36c      	add	r3, pc, #432	; (adr r3, 8a220 <_dtoa_r+0x290>)
   8a070:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a074:	f003 f8ca 	bl	8d20c <__aeabi_dmul>
   8a078:	a36b      	add	r3, pc, #428	; (adr r3, 8a228 <_dtoa_r+0x298>)
   8a07a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a07e:	f002 ff13 	bl	8cea8 <__adddf3>
   8a082:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8a086:	4630      	mov	r0, r6
   8a088:	f003 f85a 	bl	8d140 <__aeabi_i2d>
   8a08c:	a368      	add	r3, pc, #416	; (adr r3, 8a230 <_dtoa_r+0x2a0>)
   8a08e:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a092:	f003 f8bb 	bl	8d20c <__aeabi_dmul>
   8a096:	4602      	mov	r2, r0
   8a098:	460b      	mov	r3, r1
   8a09a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8a09e:	f002 ff03 	bl	8cea8 <__adddf3>
   8a0a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8a0a6:	f003 fb61 	bl	8d76c <__aeabi_d2iz>
   8a0aa:	2200      	movs	r2, #0
   8a0ac:	9002      	str	r0, [sp, #8]
   8a0ae:	2300      	movs	r3, #0
   8a0b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   8a0b4:	f003 fb1c 	bl	8d6f0 <__aeabi_dcmplt>
   8a0b8:	2800      	cmp	r0, #0
   8a0ba:	f040 816d 	bne.w	8a398 <_dtoa_r+0x408>
   8a0be:	9d02      	ldr	r5, [sp, #8]
   8a0c0:	2d16      	cmp	r5, #22
   8a0c2:	f200 8157 	bhi.w	8a374 <_dtoa_r+0x3e4>
   8a0c6:	4961      	ldr	r1, [pc, #388]	; (8a24c <_dtoa_r+0x2bc>)
   8a0c8:	4652      	mov	r2, sl
   8a0ca:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
   8a0ce:	465b      	mov	r3, fp
   8a0d0:	e9d1 0100 	ldrd	r0, r1, [r1]
   8a0d4:	f003 fb2a 	bl	8d72c <__aeabi_dcmpgt>
   8a0d8:	2800      	cmp	r0, #0
   8a0da:	f000 81be 	beq.w	8a45a <_dtoa_r+0x4ca>
   8a0de:	1e6b      	subs	r3, r5, #1
   8a0e0:	9302      	str	r3, [sp, #8]
   8a0e2:	2300      	movs	r3, #0
   8a0e4:	930e      	str	r3, [sp, #56]	; 0x38
   8a0e6:	1bbf      	subs	r7, r7, r6
   8a0e8:	1e7b      	subs	r3, r7, #1
   8a0ea:	9308      	str	r3, [sp, #32]
   8a0ec:	f100 814e 	bmi.w	8a38c <_dtoa_r+0x3fc>
   8a0f0:	2300      	movs	r3, #0
   8a0f2:	930a      	str	r3, [sp, #40]	; 0x28
   8a0f4:	9b02      	ldr	r3, [sp, #8]
   8a0f6:	2b00      	cmp	r3, #0
   8a0f8:	f2c0 813f 	blt.w	8a37a <_dtoa_r+0x3ea>
   8a0fc:	9a08      	ldr	r2, [sp, #32]
   8a0fe:	930d      	str	r3, [sp, #52]	; 0x34
   8a100:	4611      	mov	r1, r2
   8a102:	4419      	add	r1, r3
   8a104:	2300      	movs	r3, #0
   8a106:	9108      	str	r1, [sp, #32]
   8a108:	930c      	str	r3, [sp, #48]	; 0x30
   8a10a:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8a10c:	2b09      	cmp	r3, #9
   8a10e:	d82a      	bhi.n	8a166 <_dtoa_r+0x1d6>
   8a110:	2b05      	cmp	r3, #5
   8a112:	f340 8658 	ble.w	8adc6 <_dtoa_r+0xe36>
   8a116:	2500      	movs	r5, #0
   8a118:	3b04      	subs	r3, #4
   8a11a:	9324      	str	r3, [sp, #144]	; 0x90
   8a11c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8a11e:	3b02      	subs	r3, #2
   8a120:	2b03      	cmp	r3, #3
   8a122:	f200 863f 	bhi.w	8ada4 <_dtoa_r+0xe14>
   8a126:	e8df f013 	tbh	[pc, r3, lsl #1]
   8a12a:	03ce      	.short	0x03ce
   8a12c:	03d902c3 	.word	0x03d902c3
   8a130:	045b      	.short	0x045b
   8a132:	9f18      	ldr	r7, [sp, #96]	; 0x60
   8a134:	9e19      	ldr	r6, [sp, #100]	; 0x64
   8a136:	443e      	add	r6, r7
   8a138:	f206 4332 	addw	r3, r6, #1074	; 0x432
   8a13c:	2b20      	cmp	r3, #32
   8a13e:	f340 8187 	ble.w	8a450 <_dtoa_r+0x4c0>
   8a142:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
   8a146:	f206 4012 	addw	r0, r6, #1042	; 0x412
   8a14a:	409d      	lsls	r5, r3
   8a14c:	fa2a f000 	lsr.w	r0, sl, r0
   8a150:	4328      	orrs	r0, r5
   8a152:	f002 ffe5 	bl	8d120 <__aeabi_ui2d>
   8a156:	2301      	movs	r3, #1
   8a158:	3e01      	subs	r6, #1
   8a15a:	9314      	str	r3, [sp, #80]	; 0x50
   8a15c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   8a160:	e781      	b.n	8a066 <_dtoa_r+0xd6>
   8a162:	483b      	ldr	r0, [pc, #236]	; (8a250 <_dtoa_r+0x2c0>)
   8a164:	e743      	b.n	89fee <_dtoa_r+0x5e>
   8a166:	2100      	movs	r1, #0
   8a168:	4620      	mov	r0, r4
   8a16a:	6461      	str	r1, [r4, #68]	; 0x44
   8a16c:	9125      	str	r1, [sp, #148]	; 0x94
   8a16e:	f001 fee5 	bl	8bf3c <_Balloc>
   8a172:	f04f 33ff 	mov.w	r3, #4294967295
   8a176:	9307      	str	r3, [sp, #28]
   8a178:	930f      	str	r3, [sp, #60]	; 0x3c
   8a17a:	2301      	movs	r3, #1
   8a17c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   8a17e:	9004      	str	r0, [sp, #16]
   8a180:	6420      	str	r0, [r4, #64]	; 0x40
   8a182:	9224      	str	r2, [sp, #144]	; 0x90
   8a184:	930b      	str	r3, [sp, #44]	; 0x2c
   8a186:	9b19      	ldr	r3, [sp, #100]	; 0x64
   8a188:	2b00      	cmp	r3, #0
   8a18a:	f2c0 80d3 	blt.w	8a334 <_dtoa_r+0x3a4>
   8a18e:	9a02      	ldr	r2, [sp, #8]
   8a190:	2a0e      	cmp	r2, #14
   8a192:	f300 80cf 	bgt.w	8a334 <_dtoa_r+0x3a4>
   8a196:	4b2d      	ldr	r3, [pc, #180]	; (8a24c <_dtoa_r+0x2bc>)
   8a198:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8a19c:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a1a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
   8a1a4:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8a1a6:	2b00      	cmp	r3, #0
   8a1a8:	f2c0 83b4 	blt.w	8a914 <_dtoa_r+0x984>
   8a1ac:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
   8a1b0:	4650      	mov	r0, sl
   8a1b2:	462a      	mov	r2, r5
   8a1b4:	4633      	mov	r3, r6
   8a1b6:	4659      	mov	r1, fp
   8a1b8:	f003 f952 	bl	8d460 <__aeabi_ddiv>
   8a1bc:	f003 fad6 	bl	8d76c <__aeabi_d2iz>
   8a1c0:	4680      	mov	r8, r0
   8a1c2:	f002 ffbd 	bl	8d140 <__aeabi_i2d>
   8a1c6:	462a      	mov	r2, r5
   8a1c8:	4633      	mov	r3, r6
   8a1ca:	f003 f81f 	bl	8d20c <__aeabi_dmul>
   8a1ce:	4602      	mov	r2, r0
   8a1d0:	460b      	mov	r3, r1
   8a1d2:	4650      	mov	r0, sl
   8a1d4:	4659      	mov	r1, fp
   8a1d6:	f002 fe65 	bl	8cea4 <__aeabi_dsub>
   8a1da:	9e07      	ldr	r6, [sp, #28]
   8a1dc:	9f04      	ldr	r7, [sp, #16]
   8a1de:	f108 0530 	add.w	r5, r8, #48	; 0x30
   8a1e2:	2e01      	cmp	r6, #1
   8a1e4:	703d      	strb	r5, [r7, #0]
   8a1e6:	4602      	mov	r2, r0
   8a1e8:	460b      	mov	r3, r1
   8a1ea:	f107 0501 	add.w	r5, r7, #1
   8a1ee:	d064      	beq.n	8a2ba <_dtoa_r+0x32a>
   8a1f0:	2200      	movs	r2, #0
   8a1f2:	4b18      	ldr	r3, [pc, #96]	; (8a254 <_dtoa_r+0x2c4>)
   8a1f4:	f003 f80a 	bl	8d20c <__aeabi_dmul>
   8a1f8:	2200      	movs	r2, #0
   8a1fa:	2300      	movs	r3, #0
   8a1fc:	4606      	mov	r6, r0
   8a1fe:	460f      	mov	r7, r1
   8a200:	f003 fa6c 	bl	8d6dc <__aeabi_dcmpeq>
   8a204:	2800      	cmp	r0, #0
   8a206:	f040 8082 	bne.w	8a30e <_dtoa_r+0x37e>
   8a20a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   8a20e:	f04f 0a00 	mov.w	sl, #0
   8a212:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   8a216:	f04f 0b00 	mov.w	fp, #0
   8a21a:	940b      	str	r4, [sp, #44]	; 0x2c
   8a21c:	e029      	b.n	8a272 <_dtoa_r+0x2e2>
   8a21e:	bf00      	nop
   8a220:	636f4361 	.word	0x636f4361
   8a224:	3fd287a7 	.word	0x3fd287a7
   8a228:	8b60c8b3 	.word	0x8b60c8b3
   8a22c:	3fc68a28 	.word	0x3fc68a28
   8a230:	509f79fb 	.word	0x509f79fb
   8a234:	3fd34413 	.word	0x3fd34413
   8a238:	7ff00000 	.word	0x7ff00000
   8a23c:	0008da69 	.word	0x0008da69
   8a240:	0008daac 	.word	0x0008daac
   8a244:	0008dab8 	.word	0x0008dab8
   8a248:	3ff80000 	.word	0x3ff80000
   8a24c:	0008daf8 	.word	0x0008daf8
   8a250:	0008da68 	.word	0x0008da68
   8a254:	40240000 	.word	0x40240000
   8a258:	2200      	movs	r2, #0
   8a25a:	4b81      	ldr	r3, [pc, #516]	; (8a460 <_dtoa_r+0x4d0>)
   8a25c:	f002 ffd6 	bl	8d20c <__aeabi_dmul>
   8a260:	4652      	mov	r2, sl
   8a262:	465b      	mov	r3, fp
   8a264:	4606      	mov	r6, r0
   8a266:	460f      	mov	r7, r1
   8a268:	f003 fa38 	bl	8d6dc <__aeabi_dcmpeq>
   8a26c:	2800      	cmp	r0, #0
   8a26e:	f040 83ba 	bne.w	8a9e6 <_dtoa_r+0xa56>
   8a272:	4642      	mov	r2, r8
   8a274:	464b      	mov	r3, r9
   8a276:	4630      	mov	r0, r6
   8a278:	4639      	mov	r1, r7
   8a27a:	f003 f8f1 	bl	8d460 <__aeabi_ddiv>
   8a27e:	f003 fa75 	bl	8d76c <__aeabi_d2iz>
   8a282:	4604      	mov	r4, r0
   8a284:	f002 ff5c 	bl	8d140 <__aeabi_i2d>
   8a288:	4642      	mov	r2, r8
   8a28a:	464b      	mov	r3, r9
   8a28c:	f002 ffbe 	bl	8d20c <__aeabi_dmul>
   8a290:	4602      	mov	r2, r0
   8a292:	460b      	mov	r3, r1
   8a294:	4630      	mov	r0, r6
   8a296:	4639      	mov	r1, r7
   8a298:	f002 fe04 	bl	8cea4 <__aeabi_dsub>
   8a29c:	f104 0630 	add.w	r6, r4, #48	; 0x30
   8a2a0:	f805 6b01 	strb.w	r6, [r5], #1
   8a2a4:	9e04      	ldr	r6, [sp, #16]
   8a2a6:	9f07      	ldr	r7, [sp, #28]
   8a2a8:	1bae      	subs	r6, r5, r6
   8a2aa:	42be      	cmp	r6, r7
   8a2ac:	4602      	mov	r2, r0
   8a2ae:	460b      	mov	r3, r1
   8a2b0:	d1d2      	bne.n	8a258 <_dtoa_r+0x2c8>
   8a2b2:	46a0      	mov	r8, r4
   8a2b4:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   8a2b8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8a2ba:	4610      	mov	r0, r2
   8a2bc:	4619      	mov	r1, r3
   8a2be:	f002 fdf3 	bl	8cea8 <__adddf3>
   8a2c2:	4606      	mov	r6, r0
   8a2c4:	460f      	mov	r7, r1
   8a2c6:	4602      	mov	r2, r0
   8a2c8:	460b      	mov	r3, r1
   8a2ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8a2ce:	f003 fa0f 	bl	8d6f0 <__aeabi_dcmplt>
   8a2d2:	b948      	cbnz	r0, 8a2e8 <_dtoa_r+0x358>
   8a2d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8a2d8:	4632      	mov	r2, r6
   8a2da:	463b      	mov	r3, r7
   8a2dc:	f003 f9fe 	bl	8d6dc <__aeabi_dcmpeq>
   8a2e0:	b1a8      	cbz	r0, 8a30e <_dtoa_r+0x37e>
   8a2e2:	f018 0f01 	tst.w	r8, #1
   8a2e6:	d012      	beq.n	8a30e <_dtoa_r+0x37e>
   8a2e8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   8a2ec:	1e6b      	subs	r3, r5, #1
   8a2ee:	9a04      	ldr	r2, [sp, #16]
   8a2f0:	e004      	b.n	8a2fc <_dtoa_r+0x36c>
   8a2f2:	429a      	cmp	r2, r3
   8a2f4:	f000 8402 	beq.w	8aafc <_dtoa_r+0xb6c>
   8a2f8:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
   8a2fc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
   8a300:	f103 0501 	add.w	r5, r3, #1
   8a304:	d0f5      	beq.n	8a2f2 <_dtoa_r+0x362>
   8a306:	f108 0801 	add.w	r8, r8, #1
   8a30a:	f883 8000 	strb.w	r8, [r3]
   8a30e:	4649      	mov	r1, r9
   8a310:	4620      	mov	r0, r4
   8a312:	f001 fe39 	bl	8bf88 <_Bfree>
   8a316:	2200      	movs	r2, #0
   8a318:	9b02      	ldr	r3, [sp, #8]
   8a31a:	702a      	strb	r2, [r5, #0]
   8a31c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8a31e:	3301      	adds	r3, #1
   8a320:	6013      	str	r3, [r2, #0]
   8a322:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8a324:	2b00      	cmp	r3, #0
   8a326:	f000 839f 	beq.w	8aa68 <_dtoa_r+0xad8>
   8a32a:	9804      	ldr	r0, [sp, #16]
   8a32c:	601d      	str	r5, [r3, #0]
   8a32e:	b01b      	add	sp, #108	; 0x6c
   8a330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a334:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   8a336:	2a00      	cmp	r2, #0
   8a338:	d03e      	beq.n	8a3b8 <_dtoa_r+0x428>
   8a33a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8a33c:	2a01      	cmp	r2, #1
   8a33e:	f340 8311 	ble.w	8a964 <_dtoa_r+0x9d4>
   8a342:	9b07      	ldr	r3, [sp, #28]
   8a344:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a346:	1e5f      	subs	r7, r3, #1
   8a348:	42ba      	cmp	r2, r7
   8a34a:	f2c0 8390 	blt.w	8aa6e <_dtoa_r+0xade>
   8a34e:	1bd7      	subs	r7, r2, r7
   8a350:	9b07      	ldr	r3, [sp, #28]
   8a352:	2b00      	cmp	r3, #0
   8a354:	f2c0 848c 	blt.w	8ac70 <_dtoa_r+0xce0>
   8a358:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8a35a:	9b07      	ldr	r3, [sp, #28]
   8a35c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8a35e:	2101      	movs	r1, #1
   8a360:	441a      	add	r2, r3
   8a362:	920a      	str	r2, [sp, #40]	; 0x28
   8a364:	9a08      	ldr	r2, [sp, #32]
   8a366:	4620      	mov	r0, r4
   8a368:	441a      	add	r2, r3
   8a36a:	9208      	str	r2, [sp, #32]
   8a36c:	f001 fea8 	bl	8c0c0 <__i2b>
   8a370:	4606      	mov	r6, r0
   8a372:	e023      	b.n	8a3bc <_dtoa_r+0x42c>
   8a374:	2301      	movs	r3, #1
   8a376:	930e      	str	r3, [sp, #56]	; 0x38
   8a378:	e6b5      	b.n	8a0e6 <_dtoa_r+0x156>
   8a37a:	2300      	movs	r3, #0
   8a37c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8a37e:	930d      	str	r3, [sp, #52]	; 0x34
   8a380:	9b02      	ldr	r3, [sp, #8]
   8a382:	1ad2      	subs	r2, r2, r3
   8a384:	425b      	negs	r3, r3
   8a386:	920a      	str	r2, [sp, #40]	; 0x28
   8a388:	930c      	str	r3, [sp, #48]	; 0x30
   8a38a:	e6be      	b.n	8a10a <_dtoa_r+0x17a>
   8a38c:	f1c7 0301 	rsb	r3, r7, #1
   8a390:	930a      	str	r3, [sp, #40]	; 0x28
   8a392:	2300      	movs	r3, #0
   8a394:	9308      	str	r3, [sp, #32]
   8a396:	e6ad      	b.n	8a0f4 <_dtoa_r+0x164>
   8a398:	9d02      	ldr	r5, [sp, #8]
   8a39a:	4628      	mov	r0, r5
   8a39c:	f002 fed0 	bl	8d140 <__aeabi_i2d>
   8a3a0:	4602      	mov	r2, r0
   8a3a2:	460b      	mov	r3, r1
   8a3a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   8a3a8:	f003 f998 	bl	8d6dc <__aeabi_dcmpeq>
   8a3ac:	2800      	cmp	r0, #0
   8a3ae:	f47f ae86 	bne.w	8a0be <_dtoa_r+0x12e>
   8a3b2:	1e6b      	subs	r3, r5, #1
   8a3b4:	9302      	str	r3, [sp, #8]
   8a3b6:	e682      	b.n	8a0be <_dtoa_r+0x12e>
   8a3b8:	ad0a      	add	r5, sp, #40	; 0x28
   8a3ba:	cde0      	ldmia	r5, {r5, r6, r7}
   8a3bc:	2d00      	cmp	r5, #0
   8a3be:	dd0c      	ble.n	8a3da <_dtoa_r+0x44a>
   8a3c0:	9908      	ldr	r1, [sp, #32]
   8a3c2:	2900      	cmp	r1, #0
   8a3c4:	460b      	mov	r3, r1
   8a3c6:	dd08      	ble.n	8a3da <_dtoa_r+0x44a>
   8a3c8:	42a9      	cmp	r1, r5
   8a3ca:	bfa8      	it	ge
   8a3cc:	462b      	movge	r3, r5
   8a3ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8a3d0:	1aed      	subs	r5, r5, r3
   8a3d2:	1ad2      	subs	r2, r2, r3
   8a3d4:	1acb      	subs	r3, r1, r3
   8a3d6:	920a      	str	r2, [sp, #40]	; 0x28
   8a3d8:	9308      	str	r3, [sp, #32]
   8a3da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8a3dc:	b1d3      	cbz	r3, 8a414 <_dtoa_r+0x484>
   8a3de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8a3e0:	2b00      	cmp	r3, #0
   8a3e2:	f000 82b8 	beq.w	8a956 <_dtoa_r+0x9c6>
   8a3e6:	2f00      	cmp	r7, #0
   8a3e8:	dd10      	ble.n	8a40c <_dtoa_r+0x47c>
   8a3ea:	4631      	mov	r1, r6
   8a3ec:	463a      	mov	r2, r7
   8a3ee:	4620      	mov	r0, r4
   8a3f0:	f001 ff02 	bl	8c1f8 <__pow5mult>
   8a3f4:	464a      	mov	r2, r9
   8a3f6:	4601      	mov	r1, r0
   8a3f8:	4606      	mov	r6, r0
   8a3fa:	4620      	mov	r0, r4
   8a3fc:	f001 fe6a 	bl	8c0d4 <__multiply>
   8a400:	4603      	mov	r3, r0
   8a402:	4649      	mov	r1, r9
   8a404:	4620      	mov	r0, r4
   8a406:	4699      	mov	r9, r3
   8a408:	f001 fdbe 	bl	8bf88 <_Bfree>
   8a40c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8a40e:	1bda      	subs	r2, r3, r7
   8a410:	f040 82a2 	bne.w	8a958 <_dtoa_r+0x9c8>
   8a414:	2101      	movs	r1, #1
   8a416:	4620      	mov	r0, r4
   8a418:	f001 fe52 	bl	8c0c0 <__i2b>
   8a41c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8a41e:	4680      	mov	r8, r0
   8a420:	2b00      	cmp	r3, #0
   8a422:	dd1f      	ble.n	8a464 <_dtoa_r+0x4d4>
   8a424:	4601      	mov	r1, r0
   8a426:	461a      	mov	r2, r3
   8a428:	4620      	mov	r0, r4
   8a42a:	f001 fee5 	bl	8c1f8 <__pow5mult>
   8a42e:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8a430:	4680      	mov	r8, r0
   8a432:	2b01      	cmp	r3, #1
   8a434:	f340 8255 	ble.w	8a8e2 <_dtoa_r+0x952>
   8a438:	2300      	movs	r3, #0
   8a43a:	930c      	str	r3, [sp, #48]	; 0x30
   8a43c:	f8d8 3010 	ldr.w	r3, [r8, #16]
   8a440:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   8a444:	6918      	ldr	r0, [r3, #16]
   8a446:	f001 fdeb 	bl	8c020 <__hi0bits>
   8a44a:	f1c0 0020 	rsb	r0, r0, #32
   8a44e:	e013      	b.n	8a478 <_dtoa_r+0x4e8>
   8a450:	f1c3 0520 	rsb	r5, r3, #32
   8a454:	fa0a f005 	lsl.w	r0, sl, r5
   8a458:	e67b      	b.n	8a152 <_dtoa_r+0x1c2>
   8a45a:	900e      	str	r0, [sp, #56]	; 0x38
   8a45c:	e643      	b.n	8a0e6 <_dtoa_r+0x156>
   8a45e:	bf00      	nop
   8a460:	40240000 	.word	0x40240000
   8a464:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8a466:	2b01      	cmp	r3, #1
   8a468:	f340 8285 	ble.w	8a976 <_dtoa_r+0x9e6>
   8a46c:	2300      	movs	r3, #0
   8a46e:	930c      	str	r3, [sp, #48]	; 0x30
   8a470:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8a472:	2001      	movs	r0, #1
   8a474:	2b00      	cmp	r3, #0
   8a476:	d1e1      	bne.n	8a43c <_dtoa_r+0x4ac>
   8a478:	9a08      	ldr	r2, [sp, #32]
   8a47a:	4410      	add	r0, r2
   8a47c:	f010 001f 	ands.w	r0, r0, #31
   8a480:	f000 80a1 	beq.w	8a5c6 <_dtoa_r+0x636>
   8a484:	f1c0 0320 	rsb	r3, r0, #32
   8a488:	2b04      	cmp	r3, #4
   8a48a:	f340 8486 	ble.w	8ad9a <_dtoa_r+0xe0a>
   8a48e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8a490:	f1c0 001c 	rsb	r0, r0, #28
   8a494:	4403      	add	r3, r0
   8a496:	930a      	str	r3, [sp, #40]	; 0x28
   8a498:	4613      	mov	r3, r2
   8a49a:	4403      	add	r3, r0
   8a49c:	4405      	add	r5, r0
   8a49e:	9308      	str	r3, [sp, #32]
   8a4a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8a4a2:	2b00      	cmp	r3, #0
   8a4a4:	dd05      	ble.n	8a4b2 <_dtoa_r+0x522>
   8a4a6:	4649      	mov	r1, r9
   8a4a8:	461a      	mov	r2, r3
   8a4aa:	4620      	mov	r0, r4
   8a4ac:	f001 fef4 	bl	8c298 <__lshift>
   8a4b0:	4681      	mov	r9, r0
   8a4b2:	9b08      	ldr	r3, [sp, #32]
   8a4b4:	2b00      	cmp	r3, #0
   8a4b6:	dd05      	ble.n	8a4c4 <_dtoa_r+0x534>
   8a4b8:	4641      	mov	r1, r8
   8a4ba:	461a      	mov	r2, r3
   8a4bc:	4620      	mov	r0, r4
   8a4be:	f001 feeb 	bl	8c298 <__lshift>
   8a4c2:	4680      	mov	r8, r0
   8a4c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8a4c6:	2b00      	cmp	r3, #0
   8a4c8:	f040 8086 	bne.w	8a5d8 <_dtoa_r+0x648>
   8a4cc:	9b07      	ldr	r3, [sp, #28]
   8a4ce:	2b00      	cmp	r3, #0
   8a4d0:	f340 8264 	ble.w	8a99c <_dtoa_r+0xa0c>
   8a4d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8a4d6:	2b00      	cmp	r3, #0
   8a4d8:	f000 8098 	beq.w	8a60c <_dtoa_r+0x67c>
   8a4dc:	2d00      	cmp	r5, #0
   8a4de:	dd05      	ble.n	8a4ec <_dtoa_r+0x55c>
   8a4e0:	4631      	mov	r1, r6
   8a4e2:	462a      	mov	r2, r5
   8a4e4:	4620      	mov	r0, r4
   8a4e6:	f001 fed7 	bl	8c298 <__lshift>
   8a4ea:	4606      	mov	r6, r0
   8a4ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8a4ee:	2b00      	cmp	r3, #0
   8a4f0:	f040 8336 	bne.w	8ab60 <_dtoa_r+0xbd0>
   8a4f4:	9608      	str	r6, [sp, #32]
   8a4f6:	9b07      	ldr	r3, [sp, #28]
   8a4f8:	9a04      	ldr	r2, [sp, #16]
   8a4fa:	3b01      	subs	r3, #1
   8a4fc:	18d3      	adds	r3, r2, r3
   8a4fe:	930b      	str	r3, [sp, #44]	; 0x2c
   8a500:	4617      	mov	r7, r2
   8a502:	f00a 0301 	and.w	r3, sl, #1
   8a506:	46c2      	mov	sl, r8
   8a508:	f8dd b020 	ldr.w	fp, [sp, #32]
   8a50c:	930c      	str	r3, [sp, #48]	; 0x30
   8a50e:	4651      	mov	r1, sl
   8a510:	4648      	mov	r0, r9
   8a512:	f7ff fca9 	bl	89e68 <quorem>
   8a516:	4631      	mov	r1, r6
   8a518:	4605      	mov	r5, r0
   8a51a:	4648      	mov	r0, r9
   8a51c:	f001 ff0c 	bl	8c338 <__mcmp>
   8a520:	465a      	mov	r2, fp
   8a522:	9007      	str	r0, [sp, #28]
   8a524:	4651      	mov	r1, sl
   8a526:	4620      	mov	r0, r4
   8a528:	f001 ff22 	bl	8c370 <__mdiff>
   8a52c:	68c2      	ldr	r2, [r0, #12]
   8a52e:	4680      	mov	r8, r0
   8a530:	f105 0330 	add.w	r3, r5, #48	; 0x30
   8a534:	2a00      	cmp	r2, #0
   8a536:	f040 8229 	bne.w	8a98c <_dtoa_r+0x9fc>
   8a53a:	4601      	mov	r1, r0
   8a53c:	4648      	mov	r0, r9
   8a53e:	930a      	str	r3, [sp, #40]	; 0x28
   8a540:	f001 fefa 	bl	8c338 <__mcmp>
   8a544:	4641      	mov	r1, r8
   8a546:	9008      	str	r0, [sp, #32]
   8a548:	4620      	mov	r0, r4
   8a54a:	f001 fd1d 	bl	8bf88 <_Bfree>
   8a54e:	9a08      	ldr	r2, [sp, #32]
   8a550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8a552:	b932      	cbnz	r2, 8a562 <_dtoa_r+0x5d2>
   8a554:	9924      	ldr	r1, [sp, #144]	; 0x90
   8a556:	b921      	cbnz	r1, 8a562 <_dtoa_r+0x5d2>
   8a558:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a55a:	2a00      	cmp	r2, #0
   8a55c:	f000 83ee 	beq.w	8ad3c <_dtoa_r+0xdac>
   8a560:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8a562:	9907      	ldr	r1, [sp, #28]
   8a564:	2900      	cmp	r1, #0
   8a566:	f2c0 829f 	blt.w	8aaa8 <_dtoa_r+0xb18>
   8a56a:	d105      	bne.n	8a578 <_dtoa_r+0x5e8>
   8a56c:	9924      	ldr	r1, [sp, #144]	; 0x90
   8a56e:	b919      	cbnz	r1, 8a578 <_dtoa_r+0x5e8>
   8a570:	990c      	ldr	r1, [sp, #48]	; 0x30
   8a572:	2900      	cmp	r1, #0
   8a574:	f000 8298 	beq.w	8aaa8 <_dtoa_r+0xb18>
   8a578:	2a00      	cmp	r2, #0
   8a57a:	f300 8305 	bgt.w	8ab88 <_dtoa_r+0xbf8>
   8a57e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   8a580:	f107 0801 	add.w	r8, r7, #1
   8a584:	4297      	cmp	r7, r2
   8a586:	703b      	strb	r3, [r7, #0]
   8a588:	4645      	mov	r5, r8
   8a58a:	f000 830b 	beq.w	8aba4 <_dtoa_r+0xc14>
   8a58e:	4649      	mov	r1, r9
   8a590:	2300      	movs	r3, #0
   8a592:	220a      	movs	r2, #10
   8a594:	4620      	mov	r0, r4
   8a596:	f001 fd01 	bl	8bf9c <__multadd>
   8a59a:	455e      	cmp	r6, fp
   8a59c:	4681      	mov	r9, r0
   8a59e:	4631      	mov	r1, r6
   8a5a0:	f04f 0300 	mov.w	r3, #0
   8a5a4:	f04f 020a 	mov.w	r2, #10
   8a5a8:	4620      	mov	r0, r4
   8a5aa:	f000 81e9 	beq.w	8a980 <_dtoa_r+0x9f0>
   8a5ae:	f001 fcf5 	bl	8bf9c <__multadd>
   8a5b2:	4659      	mov	r1, fp
   8a5b4:	4606      	mov	r6, r0
   8a5b6:	2300      	movs	r3, #0
   8a5b8:	220a      	movs	r2, #10
   8a5ba:	4620      	mov	r0, r4
   8a5bc:	f001 fcee 	bl	8bf9c <__multadd>
   8a5c0:	4647      	mov	r7, r8
   8a5c2:	4683      	mov	fp, r0
   8a5c4:	e7a3      	b.n	8a50e <_dtoa_r+0x57e>
   8a5c6:	201c      	movs	r0, #28
   8a5c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8a5ca:	4405      	add	r5, r0
   8a5cc:	4403      	add	r3, r0
   8a5ce:	930a      	str	r3, [sp, #40]	; 0x28
   8a5d0:	9b08      	ldr	r3, [sp, #32]
   8a5d2:	4403      	add	r3, r0
   8a5d4:	9308      	str	r3, [sp, #32]
   8a5d6:	e763      	b.n	8a4a0 <_dtoa_r+0x510>
   8a5d8:	4641      	mov	r1, r8
   8a5da:	4648      	mov	r0, r9
   8a5dc:	f001 feac 	bl	8c338 <__mcmp>
   8a5e0:	2800      	cmp	r0, #0
   8a5e2:	f6bf af73 	bge.w	8a4cc <_dtoa_r+0x53c>
   8a5e6:	9f02      	ldr	r7, [sp, #8]
   8a5e8:	4649      	mov	r1, r9
   8a5ea:	2300      	movs	r3, #0
   8a5ec:	220a      	movs	r2, #10
   8a5ee:	4620      	mov	r0, r4
   8a5f0:	3f01      	subs	r7, #1
   8a5f2:	9702      	str	r7, [sp, #8]
   8a5f4:	f001 fcd2 	bl	8bf9c <__multadd>
   8a5f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8a5fa:	4681      	mov	r9, r0
   8a5fc:	2b00      	cmp	r3, #0
   8a5fe:	f040 83b5 	bne.w	8ad6c <_dtoa_r+0xddc>
   8a602:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8a604:	2b00      	cmp	r3, #0
   8a606:	f340 83be 	ble.w	8ad86 <_dtoa_r+0xdf6>
   8a60a:	9307      	str	r3, [sp, #28]
   8a60c:	f8dd a010 	ldr.w	sl, [sp, #16]
   8a610:	9f07      	ldr	r7, [sp, #28]
   8a612:	4655      	mov	r5, sl
   8a614:	e006      	b.n	8a624 <_dtoa_r+0x694>
   8a616:	4649      	mov	r1, r9
   8a618:	2300      	movs	r3, #0
   8a61a:	220a      	movs	r2, #10
   8a61c:	4620      	mov	r0, r4
   8a61e:	f001 fcbd 	bl	8bf9c <__multadd>
   8a622:	4681      	mov	r9, r0
   8a624:	4641      	mov	r1, r8
   8a626:	4648      	mov	r0, r9
   8a628:	f7ff fc1e 	bl	89e68 <quorem>
   8a62c:	3030      	adds	r0, #48	; 0x30
   8a62e:	f805 0b01 	strb.w	r0, [r5], #1
   8a632:	eba5 030a 	sub.w	r3, r5, sl
   8a636:	42bb      	cmp	r3, r7
   8a638:	dbed      	blt.n	8a616 <_dtoa_r+0x686>
   8a63a:	9b04      	ldr	r3, [sp, #16]
   8a63c:	9a07      	ldr	r2, [sp, #28]
   8a63e:	4682      	mov	sl, r0
   8a640:	2a01      	cmp	r2, #1
   8a642:	bfac      	ite	ge
   8a644:	189b      	addge	r3, r3, r2
   8a646:	3301      	addlt	r3, #1
   8a648:	f04f 0b00 	mov.w	fp, #0
   8a64c:	461d      	mov	r5, r3
   8a64e:	4649      	mov	r1, r9
   8a650:	2201      	movs	r2, #1
   8a652:	4620      	mov	r0, r4
   8a654:	f001 fe20 	bl	8c298 <__lshift>
   8a658:	4641      	mov	r1, r8
   8a65a:	4681      	mov	r9, r0
   8a65c:	f001 fe6c 	bl	8c338 <__mcmp>
   8a660:	2800      	cmp	r0, #0
   8a662:	f340 823f 	ble.w	8aae4 <_dtoa_r+0xb54>
   8a666:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   8a66a:	1e6b      	subs	r3, r5, #1
   8a66c:	9904      	ldr	r1, [sp, #16]
   8a66e:	e004      	b.n	8a67a <_dtoa_r+0x6ea>
   8a670:	428b      	cmp	r3, r1
   8a672:	f000 81ae 	beq.w	8a9d2 <_dtoa_r+0xa42>
   8a676:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   8a67a:	2a39      	cmp	r2, #57	; 0x39
   8a67c:	f103 0501 	add.w	r5, r3, #1
   8a680:	d0f6      	beq.n	8a670 <_dtoa_r+0x6e0>
   8a682:	3201      	adds	r2, #1
   8a684:	701a      	strb	r2, [r3, #0]
   8a686:	4641      	mov	r1, r8
   8a688:	4620      	mov	r0, r4
   8a68a:	f001 fc7d 	bl	8bf88 <_Bfree>
   8a68e:	2e00      	cmp	r6, #0
   8a690:	f43f ae3d 	beq.w	8a30e <_dtoa_r+0x37e>
   8a694:	f1bb 0f00 	cmp.w	fp, #0
   8a698:	d005      	beq.n	8a6a6 <_dtoa_r+0x716>
   8a69a:	45b3      	cmp	fp, r6
   8a69c:	d003      	beq.n	8a6a6 <_dtoa_r+0x716>
   8a69e:	4659      	mov	r1, fp
   8a6a0:	4620      	mov	r0, r4
   8a6a2:	f001 fc71 	bl	8bf88 <_Bfree>
   8a6a6:	4631      	mov	r1, r6
   8a6a8:	4620      	mov	r0, r4
   8a6aa:	f001 fc6d 	bl	8bf88 <_Bfree>
   8a6ae:	e62e      	b.n	8a30e <_dtoa_r+0x37e>
   8a6b0:	2300      	movs	r3, #0
   8a6b2:	930b      	str	r3, [sp, #44]	; 0x2c
   8a6b4:	9b02      	ldr	r3, [sp, #8]
   8a6b6:	9a25      	ldr	r2, [sp, #148]	; 0x94
   8a6b8:	4413      	add	r3, r2
   8a6ba:	930f      	str	r3, [sp, #60]	; 0x3c
   8a6bc:	3301      	adds	r3, #1
   8a6be:	2b01      	cmp	r3, #1
   8a6c0:	461f      	mov	r7, r3
   8a6c2:	461e      	mov	r6, r3
   8a6c4:	bfb8      	it	lt
   8a6c6:	2701      	movlt	r7, #1
   8a6c8:	9307      	str	r3, [sp, #28]
   8a6ca:	2100      	movs	r1, #0
   8a6cc:	2f17      	cmp	r7, #23
   8a6ce:	6461      	str	r1, [r4, #68]	; 0x44
   8a6d0:	d90a      	bls.n	8a6e8 <_dtoa_r+0x758>
   8a6d2:	2201      	movs	r2, #1
   8a6d4:	2304      	movs	r3, #4
   8a6d6:	005b      	lsls	r3, r3, #1
   8a6d8:	f103 0014 	add.w	r0, r3, #20
   8a6dc:	4287      	cmp	r7, r0
   8a6de:	4611      	mov	r1, r2
   8a6e0:	f102 0201 	add.w	r2, r2, #1
   8a6e4:	d2f7      	bcs.n	8a6d6 <_dtoa_r+0x746>
   8a6e6:	6461      	str	r1, [r4, #68]	; 0x44
   8a6e8:	4620      	mov	r0, r4
   8a6ea:	f001 fc27 	bl	8bf3c <_Balloc>
   8a6ee:	2e0e      	cmp	r6, #14
   8a6f0:	9004      	str	r0, [sp, #16]
   8a6f2:	6420      	str	r0, [r4, #64]	; 0x40
   8a6f4:	f63f ad47 	bhi.w	8a186 <_dtoa_r+0x1f6>
   8a6f8:	2d00      	cmp	r5, #0
   8a6fa:	f43f ad44 	beq.w	8a186 <_dtoa_r+0x1f6>
   8a6fe:	9902      	ldr	r1, [sp, #8]
   8a700:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
   8a704:	2900      	cmp	r1, #0
   8a706:	f340 8203 	ble.w	8ab10 <_dtoa_r+0xb80>
   8a70a:	4bb9      	ldr	r3, [pc, #740]	; (8a9f0 <_dtoa_r+0xa60>)
   8a70c:	f001 020f 	and.w	r2, r1, #15
   8a710:	110d      	asrs	r5, r1, #4
   8a712:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8a716:	06e9      	lsls	r1, r5, #27
   8a718:	e9d3 6700 	ldrd	r6, r7, [r3]
   8a71c:	f140 81af 	bpl.w	8aa7e <_dtoa_r+0xaee>
   8a720:	4bb4      	ldr	r3, [pc, #720]	; (8a9f4 <_dtoa_r+0xa64>)
   8a722:	4650      	mov	r0, sl
   8a724:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   8a728:	4659      	mov	r1, fp
   8a72a:	f002 fe99 	bl	8d460 <__aeabi_ddiv>
   8a72e:	f04f 0a03 	mov.w	sl, #3
   8a732:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   8a736:	f005 050f 	and.w	r5, r5, #15
   8a73a:	b18d      	cbz	r5, 8a760 <_dtoa_r+0x7d0>
   8a73c:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 8a9f4 <_dtoa_r+0xa64>
   8a740:	07ea      	lsls	r2, r5, #31
   8a742:	d509      	bpl.n	8a758 <_dtoa_r+0x7c8>
   8a744:	e9d8 2300 	ldrd	r2, r3, [r8]
   8a748:	4630      	mov	r0, r6
   8a74a:	4639      	mov	r1, r7
   8a74c:	f002 fd5e 	bl	8d20c <__aeabi_dmul>
   8a750:	4606      	mov	r6, r0
   8a752:	460f      	mov	r7, r1
   8a754:	f10a 0a01 	add.w	sl, sl, #1
   8a758:	106d      	asrs	r5, r5, #1
   8a75a:	f108 0808 	add.w	r8, r8, #8
   8a75e:	d1ef      	bne.n	8a740 <_dtoa_r+0x7b0>
   8a760:	463b      	mov	r3, r7
   8a762:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   8a766:	4632      	mov	r2, r6
   8a768:	f002 fe7a 	bl	8d460 <__aeabi_ddiv>
   8a76c:	4607      	mov	r7, r0
   8a76e:	4688      	mov	r8, r1
   8a770:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8a772:	b143      	cbz	r3, 8a786 <_dtoa_r+0x7f6>
   8a774:	2200      	movs	r2, #0
   8a776:	4ba0      	ldr	r3, [pc, #640]	; (8a9f8 <_dtoa_r+0xa68>)
   8a778:	4638      	mov	r0, r7
   8a77a:	4641      	mov	r1, r8
   8a77c:	f002 ffb8 	bl	8d6f0 <__aeabi_dcmplt>
   8a780:	2800      	cmp	r0, #0
   8a782:	f040 8287 	bne.w	8ac94 <_dtoa_r+0xd04>
   8a786:	4650      	mov	r0, sl
   8a788:	f002 fcda 	bl	8d140 <__aeabi_i2d>
   8a78c:	463a      	mov	r2, r7
   8a78e:	4643      	mov	r3, r8
   8a790:	f002 fd3c 	bl	8d20c <__aeabi_dmul>
   8a794:	4b99      	ldr	r3, [pc, #612]	; (8a9fc <_dtoa_r+0xa6c>)
   8a796:	2200      	movs	r2, #0
   8a798:	f002 fb86 	bl	8cea8 <__adddf3>
   8a79c:	9b07      	ldr	r3, [sp, #28]
   8a79e:	4605      	mov	r5, r0
   8a7a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   8a7a4:	2b00      	cmp	r3, #0
   8a7a6:	f000 813f 	beq.w	8aa28 <_dtoa_r+0xa98>
   8a7aa:	9b02      	ldr	r3, [sp, #8]
   8a7ac:	9315      	str	r3, [sp, #84]	; 0x54
   8a7ae:	9b07      	ldr	r3, [sp, #28]
   8a7b0:	9312      	str	r3, [sp, #72]	; 0x48
   8a7b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8a7b4:	2b00      	cmp	r3, #0
   8a7b6:	f000 81fb 	beq.w	8abb0 <_dtoa_r+0xc20>
   8a7ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8a7bc:	4b8c      	ldr	r3, [pc, #560]	; (8a9f0 <_dtoa_r+0xa60>)
   8a7be:	2000      	movs	r0, #0
   8a7c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8a7c4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   8a7c8:	498d      	ldr	r1, [pc, #564]	; (8aa00 <_dtoa_r+0xa70>)
   8a7ca:	f002 fe49 	bl	8d460 <__aeabi_ddiv>
   8a7ce:	462a      	mov	r2, r5
   8a7d0:	4633      	mov	r3, r6
   8a7d2:	f002 fb67 	bl	8cea4 <__aeabi_dsub>
   8a7d6:	4682      	mov	sl, r0
   8a7d8:	468b      	mov	fp, r1
   8a7da:	4638      	mov	r0, r7
   8a7dc:	4641      	mov	r1, r8
   8a7de:	f002 ffc5 	bl	8d76c <__aeabi_d2iz>
   8a7e2:	4605      	mov	r5, r0
   8a7e4:	f002 fcac 	bl	8d140 <__aeabi_i2d>
   8a7e8:	4602      	mov	r2, r0
   8a7ea:	460b      	mov	r3, r1
   8a7ec:	4638      	mov	r0, r7
   8a7ee:	4641      	mov	r1, r8
   8a7f0:	f002 fb58 	bl	8cea4 <__aeabi_dsub>
   8a7f4:	3530      	adds	r5, #48	; 0x30
   8a7f6:	fa5f f885 	uxtb.w	r8, r5
   8a7fa:	9d04      	ldr	r5, [sp, #16]
   8a7fc:	4606      	mov	r6, r0
   8a7fe:	460f      	mov	r7, r1
   8a800:	f885 8000 	strb.w	r8, [r5]
   8a804:	4602      	mov	r2, r0
   8a806:	460b      	mov	r3, r1
   8a808:	4650      	mov	r0, sl
   8a80a:	4659      	mov	r1, fp
   8a80c:	3501      	adds	r5, #1
   8a80e:	f002 ff8d 	bl	8d72c <__aeabi_dcmpgt>
   8a812:	2800      	cmp	r0, #0
   8a814:	d154      	bne.n	8a8c0 <_dtoa_r+0x930>
   8a816:	4632      	mov	r2, r6
   8a818:	463b      	mov	r3, r7
   8a81a:	2000      	movs	r0, #0
   8a81c:	4976      	ldr	r1, [pc, #472]	; (8a9f8 <_dtoa_r+0xa68>)
   8a81e:	f002 fb41 	bl	8cea4 <__aeabi_dsub>
   8a822:	4602      	mov	r2, r0
   8a824:	460b      	mov	r3, r1
   8a826:	4650      	mov	r0, sl
   8a828:	4659      	mov	r1, fp
   8a82a:	f002 ff7f 	bl	8d72c <__aeabi_dcmpgt>
   8a82e:	2800      	cmp	r0, #0
   8a830:	f040 8270 	bne.w	8ad14 <_dtoa_r+0xd84>
   8a834:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8a836:	2a01      	cmp	r2, #1
   8a838:	f000 8112 	beq.w	8aa60 <_dtoa_r+0xad0>
   8a83c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8a83e:	9a04      	ldr	r2, [sp, #16]
   8a840:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   8a844:	4413      	add	r3, r2
   8a846:	4699      	mov	r9, r3
   8a848:	e00f      	b.n	8a86a <_dtoa_r+0x8da>
   8a84a:	4632      	mov	r2, r6
   8a84c:	463b      	mov	r3, r7
   8a84e:	2000      	movs	r0, #0
   8a850:	4969      	ldr	r1, [pc, #420]	; (8a9f8 <_dtoa_r+0xa68>)
   8a852:	f002 fb27 	bl	8cea4 <__aeabi_dsub>
   8a856:	4652      	mov	r2, sl
   8a858:	465b      	mov	r3, fp
   8a85a:	f002 ff49 	bl	8d6f0 <__aeabi_dcmplt>
   8a85e:	2800      	cmp	r0, #0
   8a860:	f040 8256 	bne.w	8ad10 <_dtoa_r+0xd80>
   8a864:	454d      	cmp	r5, r9
   8a866:	f000 80f9 	beq.w	8aa5c <_dtoa_r+0xacc>
   8a86a:	4650      	mov	r0, sl
   8a86c:	4659      	mov	r1, fp
   8a86e:	2200      	movs	r2, #0
   8a870:	4b64      	ldr	r3, [pc, #400]	; (8aa04 <_dtoa_r+0xa74>)
   8a872:	f002 fccb 	bl	8d20c <__aeabi_dmul>
   8a876:	2200      	movs	r2, #0
   8a878:	4b62      	ldr	r3, [pc, #392]	; (8aa04 <_dtoa_r+0xa74>)
   8a87a:	4682      	mov	sl, r0
   8a87c:	468b      	mov	fp, r1
   8a87e:	4630      	mov	r0, r6
   8a880:	4639      	mov	r1, r7
   8a882:	f002 fcc3 	bl	8d20c <__aeabi_dmul>
   8a886:	460f      	mov	r7, r1
   8a888:	4606      	mov	r6, r0
   8a88a:	f002 ff6f 	bl	8d76c <__aeabi_d2iz>
   8a88e:	4680      	mov	r8, r0
   8a890:	f002 fc56 	bl	8d140 <__aeabi_i2d>
   8a894:	4602      	mov	r2, r0
   8a896:	460b      	mov	r3, r1
   8a898:	4630      	mov	r0, r6
   8a89a:	4639      	mov	r1, r7
   8a89c:	f002 fb02 	bl	8cea4 <__aeabi_dsub>
   8a8a0:	f108 0830 	add.w	r8, r8, #48	; 0x30
   8a8a4:	fa5f f888 	uxtb.w	r8, r8
   8a8a8:	f805 8b01 	strb.w	r8, [r5], #1
   8a8ac:	4652      	mov	r2, sl
   8a8ae:	465b      	mov	r3, fp
   8a8b0:	4606      	mov	r6, r0
   8a8b2:	460f      	mov	r7, r1
   8a8b4:	f002 ff1c 	bl	8d6f0 <__aeabi_dcmplt>
   8a8b8:	2800      	cmp	r0, #0
   8a8ba:	d0c6      	beq.n	8a84a <_dtoa_r+0x8ba>
   8a8bc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   8a8c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8a8c2:	9302      	str	r3, [sp, #8]
   8a8c4:	e523      	b.n	8a30e <_dtoa_r+0x37e>
   8a8c6:	2300      	movs	r3, #0
   8a8c8:	930b      	str	r3, [sp, #44]	; 0x2c
   8a8ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8a8cc:	2b00      	cmp	r3, #0
   8a8ce:	f340 80dd 	ble.w	8aa8c <_dtoa_r+0xafc>
   8a8d2:	461f      	mov	r7, r3
   8a8d4:	461e      	mov	r6, r3
   8a8d6:	930f      	str	r3, [sp, #60]	; 0x3c
   8a8d8:	9307      	str	r3, [sp, #28]
   8a8da:	e6f6      	b.n	8a6ca <_dtoa_r+0x73a>
   8a8dc:	2301      	movs	r3, #1
   8a8de:	930b      	str	r3, [sp, #44]	; 0x2c
   8a8e0:	e7f3      	b.n	8a8ca <_dtoa_r+0x93a>
   8a8e2:	f1ba 0f00 	cmp.w	sl, #0
   8a8e6:	f47f ada7 	bne.w	8a438 <_dtoa_r+0x4a8>
   8a8ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
   8a8ee:	2b00      	cmp	r3, #0
   8a8f0:	f47f adbc 	bne.w	8a46c <_dtoa_r+0x4dc>
   8a8f4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
   8a8f8:	0d3f      	lsrs	r7, r7, #20
   8a8fa:	053f      	lsls	r7, r7, #20
   8a8fc:	2f00      	cmp	r7, #0
   8a8fe:	f000 820d 	beq.w	8ad1c <_dtoa_r+0xd8c>
   8a902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8a904:	3301      	adds	r3, #1
   8a906:	930a      	str	r3, [sp, #40]	; 0x28
   8a908:	9b08      	ldr	r3, [sp, #32]
   8a90a:	3301      	adds	r3, #1
   8a90c:	9308      	str	r3, [sp, #32]
   8a90e:	2301      	movs	r3, #1
   8a910:	930c      	str	r3, [sp, #48]	; 0x30
   8a912:	e5ad      	b.n	8a470 <_dtoa_r+0x4e0>
   8a914:	9b07      	ldr	r3, [sp, #28]
   8a916:	2b00      	cmp	r3, #0
   8a918:	f73f ac48 	bgt.w	8a1ac <_dtoa_r+0x21c>
   8a91c:	f040 8222 	bne.w	8ad64 <_dtoa_r+0xdd4>
   8a920:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8a924:	2200      	movs	r2, #0
   8a926:	4b38      	ldr	r3, [pc, #224]	; (8aa08 <_dtoa_r+0xa78>)
   8a928:	f002 fc70 	bl	8d20c <__aeabi_dmul>
   8a92c:	4652      	mov	r2, sl
   8a92e:	465b      	mov	r3, fp
   8a930:	f002 fef2 	bl	8d718 <__aeabi_dcmpge>
   8a934:	f8dd 801c 	ldr.w	r8, [sp, #28]
   8a938:	4646      	mov	r6, r8
   8a93a:	2800      	cmp	r0, #0
   8a93c:	d041      	beq.n	8a9c2 <_dtoa_r+0xa32>
   8a93e:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8a940:	9d04      	ldr	r5, [sp, #16]
   8a942:	43db      	mvns	r3, r3
   8a944:	9302      	str	r3, [sp, #8]
   8a946:	4641      	mov	r1, r8
   8a948:	4620      	mov	r0, r4
   8a94a:	f001 fb1d 	bl	8bf88 <_Bfree>
   8a94e:	2e00      	cmp	r6, #0
   8a950:	f43f acdd 	beq.w	8a30e <_dtoa_r+0x37e>
   8a954:	e6a7      	b.n	8a6a6 <_dtoa_r+0x716>
   8a956:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a958:	4649      	mov	r1, r9
   8a95a:	4620      	mov	r0, r4
   8a95c:	f001 fc4c 	bl	8c1f8 <__pow5mult>
   8a960:	4681      	mov	r9, r0
   8a962:	e557      	b.n	8a414 <_dtoa_r+0x484>
   8a964:	9a14      	ldr	r2, [sp, #80]	; 0x50
   8a966:	2a00      	cmp	r2, #0
   8a968:	f000 8188 	beq.w	8ac7c <_dtoa_r+0xcec>
   8a96c:	f203 4333 	addw	r3, r3, #1075	; 0x433
   8a970:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   8a972:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8a974:	e4f2      	b.n	8a35c <_dtoa_r+0x3cc>
   8a976:	f1ba 0f00 	cmp.w	sl, #0
   8a97a:	f47f ad77 	bne.w	8a46c <_dtoa_r+0x4dc>
   8a97e:	e7b4      	b.n	8a8ea <_dtoa_r+0x95a>
   8a980:	f001 fb0c 	bl	8bf9c <__multadd>
   8a984:	4647      	mov	r7, r8
   8a986:	4606      	mov	r6, r0
   8a988:	4683      	mov	fp, r0
   8a98a:	e5c0      	b.n	8a50e <_dtoa_r+0x57e>
   8a98c:	4601      	mov	r1, r0
   8a98e:	4620      	mov	r0, r4
   8a990:	9308      	str	r3, [sp, #32]
   8a992:	f001 faf9 	bl	8bf88 <_Bfree>
   8a996:	2201      	movs	r2, #1
   8a998:	9b08      	ldr	r3, [sp, #32]
   8a99a:	e5e2      	b.n	8a562 <_dtoa_r+0x5d2>
   8a99c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8a99e:	2b02      	cmp	r3, #2
   8a9a0:	f77f ad98 	ble.w	8a4d4 <_dtoa_r+0x544>
   8a9a4:	9b07      	ldr	r3, [sp, #28]
   8a9a6:	2b00      	cmp	r3, #0
   8a9a8:	d1c9      	bne.n	8a93e <_dtoa_r+0x9ae>
   8a9aa:	4641      	mov	r1, r8
   8a9ac:	2205      	movs	r2, #5
   8a9ae:	4620      	mov	r0, r4
   8a9b0:	f001 faf4 	bl	8bf9c <__multadd>
   8a9b4:	4601      	mov	r1, r0
   8a9b6:	4680      	mov	r8, r0
   8a9b8:	4648      	mov	r0, r9
   8a9ba:	f001 fcbd 	bl	8c338 <__mcmp>
   8a9be:	2800      	cmp	r0, #0
   8a9c0:	ddbd      	ble.n	8a93e <_dtoa_r+0x9ae>
   8a9c2:	2331      	movs	r3, #49	; 0x31
   8a9c4:	9a02      	ldr	r2, [sp, #8]
   8a9c6:	9904      	ldr	r1, [sp, #16]
   8a9c8:	3201      	adds	r2, #1
   8a9ca:	9202      	str	r2, [sp, #8]
   8a9cc:	700b      	strb	r3, [r1, #0]
   8a9ce:	1c4d      	adds	r5, r1, #1
   8a9d0:	e7b9      	b.n	8a946 <_dtoa_r+0x9b6>
   8a9d2:	2331      	movs	r3, #49	; 0x31
   8a9d4:	9a02      	ldr	r2, [sp, #8]
   8a9d6:	3201      	adds	r2, #1
   8a9d8:	9202      	str	r2, [sp, #8]
   8a9da:	9a04      	ldr	r2, [sp, #16]
   8a9dc:	7013      	strb	r3, [r2, #0]
   8a9de:	e652      	b.n	8a686 <_dtoa_r+0x6f6>
   8a9e0:	2301      	movs	r3, #1
   8a9e2:	930b      	str	r3, [sp, #44]	; 0x2c
   8a9e4:	e666      	b.n	8a6b4 <_dtoa_r+0x724>
   8a9e6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   8a9ea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8a9ec:	e48f      	b.n	8a30e <_dtoa_r+0x37e>
   8a9ee:	bf00      	nop
   8a9f0:	0008daf8 	.word	0x0008daf8
   8a9f4:	0008dad0 	.word	0x0008dad0
   8a9f8:	3ff00000 	.word	0x3ff00000
   8a9fc:	401c0000 	.word	0x401c0000
   8aa00:	3fe00000 	.word	0x3fe00000
   8aa04:	40240000 	.word	0x40240000
   8aa08:	40140000 	.word	0x40140000
   8aa0c:	4650      	mov	r0, sl
   8aa0e:	f002 fb97 	bl	8d140 <__aeabi_i2d>
   8aa12:	463a      	mov	r2, r7
   8aa14:	4643      	mov	r3, r8
   8aa16:	f002 fbf9 	bl	8d20c <__aeabi_dmul>
   8aa1a:	2200      	movs	r2, #0
   8aa1c:	4bc1      	ldr	r3, [pc, #772]	; (8ad24 <_dtoa_r+0xd94>)
   8aa1e:	f002 fa43 	bl	8cea8 <__adddf3>
   8aa22:	4605      	mov	r5, r0
   8aa24:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   8aa28:	4641      	mov	r1, r8
   8aa2a:	2200      	movs	r2, #0
   8aa2c:	4bbe      	ldr	r3, [pc, #760]	; (8ad28 <_dtoa_r+0xd98>)
   8aa2e:	4638      	mov	r0, r7
   8aa30:	f002 fa38 	bl	8cea4 <__aeabi_dsub>
   8aa34:	462a      	mov	r2, r5
   8aa36:	4633      	mov	r3, r6
   8aa38:	4682      	mov	sl, r0
   8aa3a:	468b      	mov	fp, r1
   8aa3c:	f002 fe76 	bl	8d72c <__aeabi_dcmpgt>
   8aa40:	4680      	mov	r8, r0
   8aa42:	2800      	cmp	r0, #0
   8aa44:	f040 8110 	bne.w	8ac68 <_dtoa_r+0xcd8>
   8aa48:	462a      	mov	r2, r5
   8aa4a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
   8aa4e:	4650      	mov	r0, sl
   8aa50:	4659      	mov	r1, fp
   8aa52:	f002 fe4d 	bl	8d6f0 <__aeabi_dcmplt>
   8aa56:	b118      	cbz	r0, 8aa60 <_dtoa_r+0xad0>
   8aa58:	4646      	mov	r6, r8
   8aa5a:	e770      	b.n	8a93e <_dtoa_r+0x9ae>
   8aa5c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   8aa60:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
   8aa64:	f7ff bb8f 	b.w	8a186 <_dtoa_r+0x1f6>
   8aa68:	9804      	ldr	r0, [sp, #16]
   8aa6a:	f7ff bac0 	b.w	89fee <_dtoa_r+0x5e>
   8aa6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8aa70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8aa72:	1afb      	subs	r3, r7, r3
   8aa74:	441a      	add	r2, r3
   8aa76:	970c      	str	r7, [sp, #48]	; 0x30
   8aa78:	920d      	str	r2, [sp, #52]	; 0x34
   8aa7a:	2700      	movs	r7, #0
   8aa7c:	e468      	b.n	8a350 <_dtoa_r+0x3c0>
   8aa7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   8aa82:	f04f 0a02 	mov.w	sl, #2
   8aa86:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   8aa8a:	e656      	b.n	8a73a <_dtoa_r+0x7aa>
   8aa8c:	2100      	movs	r1, #0
   8aa8e:	2301      	movs	r3, #1
   8aa90:	4620      	mov	r0, r4
   8aa92:	6461      	str	r1, [r4, #68]	; 0x44
   8aa94:	9325      	str	r3, [sp, #148]	; 0x94
   8aa96:	f001 fa51 	bl	8bf3c <_Balloc>
   8aa9a:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8aa9c:	9004      	str	r0, [sp, #16]
   8aa9e:	9307      	str	r3, [sp, #28]
   8aaa0:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8aaa2:	6420      	str	r0, [r4, #64]	; 0x40
   8aaa4:	930f      	str	r3, [sp, #60]	; 0x3c
   8aaa6:	e627      	b.n	8a6f8 <_dtoa_r+0x768>
   8aaa8:	2a00      	cmp	r2, #0
   8aaaa:	46d0      	mov	r8, sl
   8aaac:	f8cd b020 	str.w	fp, [sp, #32]
   8aab0:	469a      	mov	sl, r3
   8aab2:	dd11      	ble.n	8aad8 <_dtoa_r+0xb48>
   8aab4:	4649      	mov	r1, r9
   8aab6:	2201      	movs	r2, #1
   8aab8:	4620      	mov	r0, r4
   8aaba:	f001 fbed 	bl	8c298 <__lshift>
   8aabe:	4641      	mov	r1, r8
   8aac0:	4681      	mov	r9, r0
   8aac2:	f001 fc39 	bl	8c338 <__mcmp>
   8aac6:	2800      	cmp	r0, #0
   8aac8:	f340 8145 	ble.w	8ad56 <_dtoa_r+0xdc6>
   8aacc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   8aad0:	f000 8105 	beq.w	8acde <_dtoa_r+0xd4e>
   8aad4:	f105 0a31 	add.w	sl, r5, #49	; 0x31
   8aad8:	46b3      	mov	fp, r6
   8aada:	f887 a000 	strb.w	sl, [r7]
   8aade:	1c7d      	adds	r5, r7, #1
   8aae0:	9e08      	ldr	r6, [sp, #32]
   8aae2:	e5d0      	b.n	8a686 <_dtoa_r+0x6f6>
   8aae4:	d104      	bne.n	8aaf0 <_dtoa_r+0xb60>
   8aae6:	f01a 0f01 	tst.w	sl, #1
   8aaea:	d001      	beq.n	8aaf0 <_dtoa_r+0xb60>
   8aaec:	e5bb      	b.n	8a666 <_dtoa_r+0x6d6>
   8aaee:	4615      	mov	r5, r2
   8aaf0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   8aaf4:	1e6a      	subs	r2, r5, #1
   8aaf6:	2b30      	cmp	r3, #48	; 0x30
   8aaf8:	d0f9      	beq.n	8aaee <_dtoa_r+0xb5e>
   8aafa:	e5c4      	b.n	8a686 <_dtoa_r+0x6f6>
   8aafc:	2230      	movs	r2, #48	; 0x30
   8aafe:	9904      	ldr	r1, [sp, #16]
   8ab00:	700a      	strb	r2, [r1, #0]
   8ab02:	9a02      	ldr	r2, [sp, #8]
   8ab04:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   8ab08:	3201      	adds	r2, #1
   8ab0a:	9202      	str	r2, [sp, #8]
   8ab0c:	f7ff bbfb 	b.w	8a306 <_dtoa_r+0x376>
   8ab10:	f000 80bb 	beq.w	8ac8a <_dtoa_r+0xcfa>
   8ab14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   8ab18:	9b02      	ldr	r3, [sp, #8]
   8ab1a:	f04f 0a02 	mov.w	sl, #2
   8ab1e:	425d      	negs	r5, r3
   8ab20:	4b82      	ldr	r3, [pc, #520]	; (8ad2c <_dtoa_r+0xd9c>)
   8ab22:	f005 020f 	and.w	r2, r5, #15
   8ab26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8ab2a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8ab2e:	f002 fb6d 	bl	8d20c <__aeabi_dmul>
   8ab32:	112d      	asrs	r5, r5, #4
   8ab34:	4607      	mov	r7, r0
   8ab36:	4688      	mov	r8, r1
   8ab38:	f43f ae1a 	beq.w	8a770 <_dtoa_r+0x7e0>
   8ab3c:	4e7c      	ldr	r6, [pc, #496]	; (8ad30 <_dtoa_r+0xda0>)
   8ab3e:	07eb      	lsls	r3, r5, #31
   8ab40:	d509      	bpl.n	8ab56 <_dtoa_r+0xbc6>
   8ab42:	e9d6 2300 	ldrd	r2, r3, [r6]
   8ab46:	4638      	mov	r0, r7
   8ab48:	4641      	mov	r1, r8
   8ab4a:	f002 fb5f 	bl	8d20c <__aeabi_dmul>
   8ab4e:	4607      	mov	r7, r0
   8ab50:	4688      	mov	r8, r1
   8ab52:	f10a 0a01 	add.w	sl, sl, #1
   8ab56:	106d      	asrs	r5, r5, #1
   8ab58:	f106 0608 	add.w	r6, r6, #8
   8ab5c:	d1ef      	bne.n	8ab3e <_dtoa_r+0xbae>
   8ab5e:	e607      	b.n	8a770 <_dtoa_r+0x7e0>
   8ab60:	6871      	ldr	r1, [r6, #4]
   8ab62:	4620      	mov	r0, r4
   8ab64:	f001 f9ea 	bl	8bf3c <_Balloc>
   8ab68:	4605      	mov	r5, r0
   8ab6a:	6933      	ldr	r3, [r6, #16]
   8ab6c:	f106 010c 	add.w	r1, r6, #12
   8ab70:	3302      	adds	r3, #2
   8ab72:	009a      	lsls	r2, r3, #2
   8ab74:	300c      	adds	r0, #12
   8ab76:	f7fc fe01 	bl	8777c <memcpy>
   8ab7a:	4629      	mov	r1, r5
   8ab7c:	2201      	movs	r2, #1
   8ab7e:	4620      	mov	r0, r4
   8ab80:	f001 fb8a 	bl	8c298 <__lshift>
   8ab84:	9008      	str	r0, [sp, #32]
   8ab86:	e4b6      	b.n	8a4f6 <_dtoa_r+0x566>
   8ab88:	2b39      	cmp	r3, #57	; 0x39
   8ab8a:	f8cd b020 	str.w	fp, [sp, #32]
   8ab8e:	46d0      	mov	r8, sl
   8ab90:	f000 80a5 	beq.w	8acde <_dtoa_r+0xd4e>
   8ab94:	f103 0a01 	add.w	sl, r3, #1
   8ab98:	46b3      	mov	fp, r6
   8ab9a:	f887 a000 	strb.w	sl, [r7]
   8ab9e:	1c7d      	adds	r5, r7, #1
   8aba0:	9e08      	ldr	r6, [sp, #32]
   8aba2:	e570      	b.n	8a686 <_dtoa_r+0x6f6>
   8aba4:	465a      	mov	r2, fp
   8aba6:	46d0      	mov	r8, sl
   8aba8:	46b3      	mov	fp, r6
   8abaa:	469a      	mov	sl, r3
   8abac:	4616      	mov	r6, r2
   8abae:	e54e      	b.n	8a64e <_dtoa_r+0x6be>
   8abb0:	9812      	ldr	r0, [sp, #72]	; 0x48
   8abb2:	495e      	ldr	r1, [pc, #376]	; (8ad2c <_dtoa_r+0xd9c>)
   8abb4:	462a      	mov	r2, r5
   8abb6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   8abba:	4633      	mov	r3, r6
   8abbc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   8abc0:	f002 fb24 	bl	8d20c <__aeabi_dmul>
   8abc4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   8abc8:	4638      	mov	r0, r7
   8abca:	4641      	mov	r1, r8
   8abcc:	f002 fdce 	bl	8d76c <__aeabi_d2iz>
   8abd0:	4605      	mov	r5, r0
   8abd2:	f002 fab5 	bl	8d140 <__aeabi_i2d>
   8abd6:	4602      	mov	r2, r0
   8abd8:	460b      	mov	r3, r1
   8abda:	4638      	mov	r0, r7
   8abdc:	4641      	mov	r1, r8
   8abde:	f002 f961 	bl	8cea4 <__aeabi_dsub>
   8abe2:	4606      	mov	r6, r0
   8abe4:	9812      	ldr	r0, [sp, #72]	; 0x48
   8abe6:	9a04      	ldr	r2, [sp, #16]
   8abe8:	3530      	adds	r5, #48	; 0x30
   8abea:	2801      	cmp	r0, #1
   8abec:	7015      	strb	r5, [r2, #0]
   8abee:	460f      	mov	r7, r1
   8abf0:	f102 0501 	add.w	r5, r2, #1
   8abf4:	d026      	beq.n	8ac44 <_dtoa_r+0xcb4>
   8abf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8abf8:	9a04      	ldr	r2, [sp, #16]
   8abfa:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   8abfe:	4413      	add	r3, r2
   8ac00:	f04f 0a00 	mov.w	sl, #0
   8ac04:	4699      	mov	r9, r3
   8ac06:	f8df b130 	ldr.w	fp, [pc, #304]	; 8ad38 <_dtoa_r+0xda8>
   8ac0a:	4652      	mov	r2, sl
   8ac0c:	465b      	mov	r3, fp
   8ac0e:	4630      	mov	r0, r6
   8ac10:	4639      	mov	r1, r7
   8ac12:	f002 fafb 	bl	8d20c <__aeabi_dmul>
   8ac16:	460f      	mov	r7, r1
   8ac18:	4606      	mov	r6, r0
   8ac1a:	f002 fda7 	bl	8d76c <__aeabi_d2iz>
   8ac1e:	4680      	mov	r8, r0
   8ac20:	f002 fa8e 	bl	8d140 <__aeabi_i2d>
   8ac24:	4602      	mov	r2, r0
   8ac26:	460b      	mov	r3, r1
   8ac28:	4630      	mov	r0, r6
   8ac2a:	4639      	mov	r1, r7
   8ac2c:	f002 f93a 	bl	8cea4 <__aeabi_dsub>
   8ac30:	f108 0830 	add.w	r8, r8, #48	; 0x30
   8ac34:	f805 8b01 	strb.w	r8, [r5], #1
   8ac38:	454d      	cmp	r5, r9
   8ac3a:	4606      	mov	r6, r0
   8ac3c:	460f      	mov	r7, r1
   8ac3e:	d1e4      	bne.n	8ac0a <_dtoa_r+0xc7a>
   8ac40:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   8ac44:	2200      	movs	r2, #0
   8ac46:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   8ac4a:	4b3a      	ldr	r3, [pc, #232]	; (8ad34 <_dtoa_r+0xda4>)
   8ac4c:	f002 f92c 	bl	8cea8 <__adddf3>
   8ac50:	4632      	mov	r2, r6
   8ac52:	463b      	mov	r3, r7
   8ac54:	f002 fd4c 	bl	8d6f0 <__aeabi_dcmplt>
   8ac58:	2800      	cmp	r0, #0
   8ac5a:	d046      	beq.n	8acea <_dtoa_r+0xd5a>
   8ac5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8ac5e:	9302      	str	r3, [sp, #8]
   8ac60:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   8ac64:	f7ff bb42 	b.w	8a2ec <_dtoa_r+0x35c>
   8ac68:	f04f 0800 	mov.w	r8, #0
   8ac6c:	4646      	mov	r6, r8
   8ac6e:	e6a8      	b.n	8a9c2 <_dtoa_r+0xa32>
   8ac70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8ac72:	9a07      	ldr	r2, [sp, #28]
   8ac74:	1a9d      	subs	r5, r3, r2
   8ac76:	2300      	movs	r3, #0
   8ac78:	f7ff bb70 	b.w	8a35c <_dtoa_r+0x3cc>
   8ac7c:	9b18      	ldr	r3, [sp, #96]	; 0x60
   8ac7e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   8ac80:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   8ac84:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8ac86:	f7ff bb69 	b.w	8a35c <_dtoa_r+0x3cc>
   8ac8a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
   8ac8e:	f04f 0a02 	mov.w	sl, #2
   8ac92:	e56d      	b.n	8a770 <_dtoa_r+0x7e0>
   8ac94:	9b07      	ldr	r3, [sp, #28]
   8ac96:	2b00      	cmp	r3, #0
   8ac98:	f43f aeb8 	beq.w	8aa0c <_dtoa_r+0xa7c>
   8ac9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8ac9e:	2b00      	cmp	r3, #0
   8aca0:	f77f aede 	ble.w	8aa60 <_dtoa_r+0xad0>
   8aca4:	2200      	movs	r2, #0
   8aca6:	4b24      	ldr	r3, [pc, #144]	; (8ad38 <_dtoa_r+0xda8>)
   8aca8:	4638      	mov	r0, r7
   8acaa:	4641      	mov	r1, r8
   8acac:	f002 faae 	bl	8d20c <__aeabi_dmul>
   8acb0:	4607      	mov	r7, r0
   8acb2:	4688      	mov	r8, r1
   8acb4:	f10a 0001 	add.w	r0, sl, #1
   8acb8:	f002 fa42 	bl	8d140 <__aeabi_i2d>
   8acbc:	463a      	mov	r2, r7
   8acbe:	4643      	mov	r3, r8
   8acc0:	f002 faa4 	bl	8d20c <__aeabi_dmul>
   8acc4:	2200      	movs	r2, #0
   8acc6:	4b17      	ldr	r3, [pc, #92]	; (8ad24 <_dtoa_r+0xd94>)
   8acc8:	f002 f8ee 	bl	8cea8 <__adddf3>
   8accc:	9a02      	ldr	r2, [sp, #8]
   8acce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8acd0:	3a01      	subs	r2, #1
   8acd2:	4605      	mov	r5, r0
   8acd4:	9215      	str	r2, [sp, #84]	; 0x54
   8acd6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   8acda:	9312      	str	r3, [sp, #72]	; 0x48
   8acdc:	e569      	b.n	8a7b2 <_dtoa_r+0x822>
   8acde:	2239      	movs	r2, #57	; 0x39
   8ace0:	46b3      	mov	fp, r6
   8ace2:	703a      	strb	r2, [r7, #0]
   8ace4:	9e08      	ldr	r6, [sp, #32]
   8ace6:	1c7d      	adds	r5, r7, #1
   8ace8:	e4bf      	b.n	8a66a <_dtoa_r+0x6da>
   8acea:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   8acee:	2000      	movs	r0, #0
   8acf0:	4910      	ldr	r1, [pc, #64]	; (8ad34 <_dtoa_r+0xda4>)
   8acf2:	f002 f8d7 	bl	8cea4 <__aeabi_dsub>
   8acf6:	4632      	mov	r2, r6
   8acf8:	463b      	mov	r3, r7
   8acfa:	f002 fd17 	bl	8d72c <__aeabi_dcmpgt>
   8acfe:	b908      	cbnz	r0, 8ad04 <_dtoa_r+0xd74>
   8ad00:	e6ae      	b.n	8aa60 <_dtoa_r+0xad0>
   8ad02:	4615      	mov	r5, r2
   8ad04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   8ad08:	1e6a      	subs	r2, r5, #1
   8ad0a:	2b30      	cmp	r3, #48	; 0x30
   8ad0c:	d0f9      	beq.n	8ad02 <_dtoa_r+0xd72>
   8ad0e:	e5d7      	b.n	8a8c0 <_dtoa_r+0x930>
   8ad10:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   8ad14:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8ad16:	9302      	str	r3, [sp, #8]
   8ad18:	f7ff bae8 	b.w	8a2ec <_dtoa_r+0x35c>
   8ad1c:	970c      	str	r7, [sp, #48]	; 0x30
   8ad1e:	f7ff bba7 	b.w	8a470 <_dtoa_r+0x4e0>
   8ad22:	bf00      	nop
   8ad24:	401c0000 	.word	0x401c0000
   8ad28:	40140000 	.word	0x40140000
   8ad2c:	0008daf8 	.word	0x0008daf8
   8ad30:	0008dad0 	.word	0x0008dad0
   8ad34:	3fe00000 	.word	0x3fe00000
   8ad38:	40240000 	.word	0x40240000
   8ad3c:	2b39      	cmp	r3, #57	; 0x39
   8ad3e:	f8cd b020 	str.w	fp, [sp, #32]
   8ad42:	46d0      	mov	r8, sl
   8ad44:	f8dd b01c 	ldr.w	fp, [sp, #28]
   8ad48:	469a      	mov	sl, r3
   8ad4a:	d0c8      	beq.n	8acde <_dtoa_r+0xd4e>
   8ad4c:	f1bb 0f00 	cmp.w	fp, #0
   8ad50:	f73f aec0 	bgt.w	8aad4 <_dtoa_r+0xb44>
   8ad54:	e6c0      	b.n	8aad8 <_dtoa_r+0xb48>
   8ad56:	f47f aebf 	bne.w	8aad8 <_dtoa_r+0xb48>
   8ad5a:	f01a 0f01 	tst.w	sl, #1
   8ad5e:	f43f aebb 	beq.w	8aad8 <_dtoa_r+0xb48>
   8ad62:	e6b3      	b.n	8aacc <_dtoa_r+0xb3c>
   8ad64:	f04f 0800 	mov.w	r8, #0
   8ad68:	4646      	mov	r6, r8
   8ad6a:	e5e8      	b.n	8a93e <_dtoa_r+0x9ae>
   8ad6c:	4631      	mov	r1, r6
   8ad6e:	2300      	movs	r3, #0
   8ad70:	220a      	movs	r2, #10
   8ad72:	4620      	mov	r0, r4
   8ad74:	f001 f912 	bl	8bf9c <__multadd>
   8ad78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8ad7a:	4606      	mov	r6, r0
   8ad7c:	2b00      	cmp	r3, #0
   8ad7e:	dd07      	ble.n	8ad90 <_dtoa_r+0xe00>
   8ad80:	9307      	str	r3, [sp, #28]
   8ad82:	f7ff bbab 	b.w	8a4dc <_dtoa_r+0x54c>
   8ad86:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8ad88:	2b02      	cmp	r3, #2
   8ad8a:	dc1f      	bgt.n	8adcc <_dtoa_r+0xe3c>
   8ad8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8ad8e:	e43c      	b.n	8a60a <_dtoa_r+0x67a>
   8ad90:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8ad92:	2b02      	cmp	r3, #2
   8ad94:	dc1a      	bgt.n	8adcc <_dtoa_r+0xe3c>
   8ad96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8ad98:	e7f2      	b.n	8ad80 <_dtoa_r+0xdf0>
   8ad9a:	f43f ab81 	beq.w	8a4a0 <_dtoa_r+0x510>
   8ad9e:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   8ada2:	e411      	b.n	8a5c8 <_dtoa_r+0x638>
   8ada4:	2500      	movs	r5, #0
   8ada6:	4620      	mov	r0, r4
   8ada8:	6465      	str	r5, [r4, #68]	; 0x44
   8adaa:	4629      	mov	r1, r5
   8adac:	f001 f8c6 	bl	8bf3c <_Balloc>
   8adb0:	f04f 33ff 	mov.w	r3, #4294967295
   8adb4:	9307      	str	r3, [sp, #28]
   8adb6:	930f      	str	r3, [sp, #60]	; 0x3c
   8adb8:	2301      	movs	r3, #1
   8adba:	9004      	str	r0, [sp, #16]
   8adbc:	9525      	str	r5, [sp, #148]	; 0x94
   8adbe:	6420      	str	r0, [r4, #64]	; 0x40
   8adc0:	930b      	str	r3, [sp, #44]	; 0x2c
   8adc2:	f7ff b9e0 	b.w	8a186 <_dtoa_r+0x1f6>
   8adc6:	2501      	movs	r5, #1
   8adc8:	f7ff b9a8 	b.w	8a11c <_dtoa_r+0x18c>
   8adcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8adce:	9307      	str	r3, [sp, #28]
   8add0:	e5e8      	b.n	8a9a4 <_dtoa_r+0xa14>
   8add2:	bf00      	nop

0008add4 <__sflush_r>:
   8add4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   8add8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8addc:	b29a      	uxth	r2, r3
   8adde:	460d      	mov	r5, r1
   8ade0:	0711      	lsls	r1, r2, #28
   8ade2:	4680      	mov	r8, r0
   8ade4:	d43a      	bmi.n	8ae5c <__sflush_r+0x88>
   8ade6:	686a      	ldr	r2, [r5, #4]
   8ade8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8adec:	2a00      	cmp	r2, #0
   8adee:	81ab      	strh	r3, [r5, #12]
   8adf0:	dd70      	ble.n	8aed4 <__sflush_r+0x100>
   8adf2:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8adf4:	2c00      	cmp	r4, #0
   8adf6:	d04a      	beq.n	8ae8e <__sflush_r+0xba>
   8adf8:	2200      	movs	r2, #0
   8adfa:	b29b      	uxth	r3, r3
   8adfc:	f8d8 6000 	ldr.w	r6, [r8]
   8ae00:	f8c8 2000 	str.w	r2, [r8]
   8ae04:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   8ae08:	d068      	beq.n	8aedc <__sflush_r+0x108>
   8ae0a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8ae0c:	075f      	lsls	r7, r3, #29
   8ae0e:	d505      	bpl.n	8ae1c <__sflush_r+0x48>
   8ae10:	6869      	ldr	r1, [r5, #4]
   8ae12:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8ae14:	1a52      	subs	r2, r2, r1
   8ae16:	b10b      	cbz	r3, 8ae1c <__sflush_r+0x48>
   8ae18:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8ae1a:	1ad2      	subs	r2, r2, r3
   8ae1c:	2300      	movs	r3, #0
   8ae1e:	69e9      	ldr	r1, [r5, #28]
   8ae20:	4640      	mov	r0, r8
   8ae22:	47a0      	blx	r4
   8ae24:	1c44      	adds	r4, r0, #1
   8ae26:	d03d      	beq.n	8aea4 <__sflush_r+0xd0>
   8ae28:	2100      	movs	r1, #0
   8ae2a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   8ae2e:	692a      	ldr	r2, [r5, #16]
   8ae30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8ae34:	81ab      	strh	r3, [r5, #12]
   8ae36:	04db      	lsls	r3, r3, #19
   8ae38:	6069      	str	r1, [r5, #4]
   8ae3a:	602a      	str	r2, [r5, #0]
   8ae3c:	d448      	bmi.n	8aed0 <__sflush_r+0xfc>
   8ae3e:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8ae40:	f8c8 6000 	str.w	r6, [r8]
   8ae44:	b319      	cbz	r1, 8ae8e <__sflush_r+0xba>
   8ae46:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8ae4a:	4299      	cmp	r1, r3
   8ae4c:	d002      	beq.n	8ae54 <__sflush_r+0x80>
   8ae4e:	4640      	mov	r0, r8
   8ae50:	f000 f9da 	bl	8b208 <_free_r>
   8ae54:	2000      	movs	r0, #0
   8ae56:	6328      	str	r0, [r5, #48]	; 0x30
   8ae58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8ae5c:	692e      	ldr	r6, [r5, #16]
   8ae5e:	b1b6      	cbz	r6, 8ae8e <__sflush_r+0xba>
   8ae60:	0791      	lsls	r1, r2, #30
   8ae62:	bf18      	it	ne
   8ae64:	2300      	movne	r3, #0
   8ae66:	682c      	ldr	r4, [r5, #0]
   8ae68:	bf08      	it	eq
   8ae6a:	696b      	ldreq	r3, [r5, #20]
   8ae6c:	602e      	str	r6, [r5, #0]
   8ae6e:	1ba4      	subs	r4, r4, r6
   8ae70:	60ab      	str	r3, [r5, #8]
   8ae72:	e00a      	b.n	8ae8a <__sflush_r+0xb6>
   8ae74:	4623      	mov	r3, r4
   8ae76:	4632      	mov	r2, r6
   8ae78:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8ae7a:	69e9      	ldr	r1, [r5, #28]
   8ae7c:	4640      	mov	r0, r8
   8ae7e:	47b8      	blx	r7
   8ae80:	2800      	cmp	r0, #0
   8ae82:	eba4 0400 	sub.w	r4, r4, r0
   8ae86:	4406      	add	r6, r0
   8ae88:	dd04      	ble.n	8ae94 <__sflush_r+0xc0>
   8ae8a:	2c00      	cmp	r4, #0
   8ae8c:	dcf2      	bgt.n	8ae74 <__sflush_r+0xa0>
   8ae8e:	2000      	movs	r0, #0
   8ae90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8ae94:	89ab      	ldrh	r3, [r5, #12]
   8ae96:	f04f 30ff 	mov.w	r0, #4294967295
   8ae9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8ae9e:	81ab      	strh	r3, [r5, #12]
   8aea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8aea4:	f8d8 4000 	ldr.w	r4, [r8]
   8aea8:	2c1d      	cmp	r4, #29
   8aeaa:	d8f3      	bhi.n	8ae94 <__sflush_r+0xc0>
   8aeac:	4b16      	ldr	r3, [pc, #88]	; (8af08 <__sflush_r+0x134>)
   8aeae:	40e3      	lsrs	r3, r4
   8aeb0:	43db      	mvns	r3, r3
   8aeb2:	f013 0301 	ands.w	r3, r3, #1
   8aeb6:	d1ed      	bne.n	8ae94 <__sflush_r+0xc0>
   8aeb8:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   8aebc:	6929      	ldr	r1, [r5, #16]
   8aebe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8aec2:	81aa      	strh	r2, [r5, #12]
   8aec4:	04d2      	lsls	r2, r2, #19
   8aec6:	606b      	str	r3, [r5, #4]
   8aec8:	6029      	str	r1, [r5, #0]
   8aeca:	d5b8      	bpl.n	8ae3e <__sflush_r+0x6a>
   8aecc:	2c00      	cmp	r4, #0
   8aece:	d1b6      	bne.n	8ae3e <__sflush_r+0x6a>
   8aed0:	6528      	str	r0, [r5, #80]	; 0x50
   8aed2:	e7b4      	b.n	8ae3e <__sflush_r+0x6a>
   8aed4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8aed6:	2a00      	cmp	r2, #0
   8aed8:	dc8b      	bgt.n	8adf2 <__sflush_r+0x1e>
   8aeda:	e7d8      	b.n	8ae8e <__sflush_r+0xba>
   8aedc:	2301      	movs	r3, #1
   8aede:	69e9      	ldr	r1, [r5, #28]
   8aee0:	4640      	mov	r0, r8
   8aee2:	47a0      	blx	r4
   8aee4:	1c43      	adds	r3, r0, #1
   8aee6:	4602      	mov	r2, r0
   8aee8:	d002      	beq.n	8aef0 <__sflush_r+0x11c>
   8aeea:	89ab      	ldrh	r3, [r5, #12]
   8aeec:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8aeee:	e78d      	b.n	8ae0c <__sflush_r+0x38>
   8aef0:	f8d8 3000 	ldr.w	r3, [r8]
   8aef4:	2b00      	cmp	r3, #0
   8aef6:	d0f8      	beq.n	8aeea <__sflush_r+0x116>
   8aef8:	2b1d      	cmp	r3, #29
   8aefa:	d001      	beq.n	8af00 <__sflush_r+0x12c>
   8aefc:	2b16      	cmp	r3, #22
   8aefe:	d1c9      	bne.n	8ae94 <__sflush_r+0xc0>
   8af00:	f8c8 6000 	str.w	r6, [r8]
   8af04:	e7c3      	b.n	8ae8e <__sflush_r+0xba>
   8af06:	bf00      	nop
   8af08:	20400001 	.word	0x20400001

0008af0c <_fflush_r>:
   8af0c:	b538      	push	{r3, r4, r5, lr}
   8af0e:	460d      	mov	r5, r1
   8af10:	4604      	mov	r4, r0
   8af12:	b108      	cbz	r0, 8af18 <_fflush_r+0xc>
   8af14:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8af16:	b1bb      	cbz	r3, 8af48 <_fflush_r+0x3c>
   8af18:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   8af1c:	b188      	cbz	r0, 8af42 <_fflush_r+0x36>
   8af1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8af20:	07db      	lsls	r3, r3, #31
   8af22:	d401      	bmi.n	8af28 <_fflush_r+0x1c>
   8af24:	0581      	lsls	r1, r0, #22
   8af26:	d517      	bpl.n	8af58 <_fflush_r+0x4c>
   8af28:	4620      	mov	r0, r4
   8af2a:	4629      	mov	r1, r5
   8af2c:	f7ff ff52 	bl	8add4 <__sflush_r>
   8af30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8af32:	4604      	mov	r4, r0
   8af34:	07da      	lsls	r2, r3, #31
   8af36:	d402      	bmi.n	8af3e <_fflush_r+0x32>
   8af38:	89ab      	ldrh	r3, [r5, #12]
   8af3a:	059b      	lsls	r3, r3, #22
   8af3c:	d507      	bpl.n	8af4e <_fflush_r+0x42>
   8af3e:	4620      	mov	r0, r4
   8af40:	bd38      	pop	{r3, r4, r5, pc}
   8af42:	4604      	mov	r4, r0
   8af44:	4620      	mov	r0, r4
   8af46:	bd38      	pop	{r3, r4, r5, pc}
   8af48:	f000 f838 	bl	8afbc <__sinit>
   8af4c:	e7e4      	b.n	8af18 <_fflush_r+0xc>
   8af4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
   8af50:	f000 fc04 	bl	8b75c <__retarget_lock_release_recursive>
   8af54:	4620      	mov	r0, r4
   8af56:	bd38      	pop	{r3, r4, r5, pc}
   8af58:	6da8      	ldr	r0, [r5, #88]	; 0x58
   8af5a:	f000 fbfd 	bl	8b758 <__retarget_lock_acquire_recursive>
   8af5e:	e7e3      	b.n	8af28 <_fflush_r+0x1c>

0008af60 <_cleanup_r>:
   8af60:	4901      	ldr	r1, [pc, #4]	; (8af68 <_cleanup_r+0x8>)
   8af62:	f000 bbb1 	b.w	8b6c8 <_fwalk_reent>
   8af66:	bf00      	nop
   8af68:	0008cd35 	.word	0x0008cd35

0008af6c <std.isra.0>:
   8af6c:	2300      	movs	r3, #0
   8af6e:	b510      	push	{r4, lr}
   8af70:	4604      	mov	r4, r0
   8af72:	8181      	strh	r1, [r0, #12]
   8af74:	81c2      	strh	r2, [r0, #14]
   8af76:	6003      	str	r3, [r0, #0]
   8af78:	6043      	str	r3, [r0, #4]
   8af7a:	6083      	str	r3, [r0, #8]
   8af7c:	6643      	str	r3, [r0, #100]	; 0x64
   8af7e:	6103      	str	r3, [r0, #16]
   8af80:	6143      	str	r3, [r0, #20]
   8af82:	6183      	str	r3, [r0, #24]
   8af84:	4619      	mov	r1, r3
   8af86:	2208      	movs	r2, #8
   8af88:	305c      	adds	r0, #92	; 0x5c
   8af8a:	f7fc fc6d 	bl	87868 <memset>
   8af8e:	4807      	ldr	r0, [pc, #28]	; (8afac <std.isra.0+0x40>)
   8af90:	4907      	ldr	r1, [pc, #28]	; (8afb0 <std.isra.0+0x44>)
   8af92:	4a08      	ldr	r2, [pc, #32]	; (8afb4 <std.isra.0+0x48>)
   8af94:	4b08      	ldr	r3, [pc, #32]	; (8afb8 <std.isra.0+0x4c>)
   8af96:	6220      	str	r0, [r4, #32]
   8af98:	61e4      	str	r4, [r4, #28]
   8af9a:	6261      	str	r1, [r4, #36]	; 0x24
   8af9c:	62a2      	str	r2, [r4, #40]	; 0x28
   8af9e:	62e3      	str	r3, [r4, #44]	; 0x2c
   8afa0:	f104 0058 	add.w	r0, r4, #88	; 0x58
   8afa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8afa8:	f000 bbd2 	b.w	8b750 <__retarget_lock_init_recursive>
   8afac:	0008c8c5 	.word	0x0008c8c5
   8afb0:	0008c8e9 	.word	0x0008c8e9
   8afb4:	0008c925 	.word	0x0008c925
   8afb8:	0008c945 	.word	0x0008c945

0008afbc <__sinit>:
   8afbc:	b510      	push	{r4, lr}
   8afbe:	4604      	mov	r4, r0
   8afc0:	4814      	ldr	r0, [pc, #80]	; (8b014 <__sinit+0x58>)
   8afc2:	f000 fbc9 	bl	8b758 <__retarget_lock_acquire_recursive>
   8afc6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8afc8:	b9fa      	cbnz	r2, 8b00a <__sinit+0x4e>
   8afca:	2003      	movs	r0, #3
   8afcc:	4912      	ldr	r1, [pc, #72]	; (8b018 <__sinit+0x5c>)
   8afce:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   8afd2:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   8afd6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   8afda:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   8afde:	63e1      	str	r1, [r4, #60]	; 0x3c
   8afe0:	6860      	ldr	r0, [r4, #4]
   8afe2:	2104      	movs	r1, #4
   8afe4:	f7ff ffc2 	bl	8af6c <std.isra.0>
   8afe8:	68a0      	ldr	r0, [r4, #8]
   8afea:	2201      	movs	r2, #1
   8afec:	2109      	movs	r1, #9
   8afee:	f7ff ffbd 	bl	8af6c <std.isra.0>
   8aff2:	68e0      	ldr	r0, [r4, #12]
   8aff4:	2202      	movs	r2, #2
   8aff6:	2112      	movs	r1, #18
   8aff8:	f7ff ffb8 	bl	8af6c <std.isra.0>
   8affc:	2301      	movs	r3, #1
   8affe:	4805      	ldr	r0, [pc, #20]	; (8b014 <__sinit+0x58>)
   8b000:	63a3      	str	r3, [r4, #56]	; 0x38
   8b002:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8b006:	f000 bba9 	b.w	8b75c <__retarget_lock_release_recursive>
   8b00a:	4802      	ldr	r0, [pc, #8]	; (8b014 <__sinit+0x58>)
   8b00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8b010:	f000 bba4 	b.w	8b75c <__retarget_lock_release_recursive>
   8b014:	2000248c 	.word	0x2000248c
   8b018:	0008af61 	.word	0x0008af61

0008b01c <__sfp_lock_acquire>:
   8b01c:	4801      	ldr	r0, [pc, #4]	; (8b024 <__sfp_lock_acquire+0x8>)
   8b01e:	f000 bb9b 	b.w	8b758 <__retarget_lock_acquire_recursive>
   8b022:	bf00      	nop
   8b024:	200024a0 	.word	0x200024a0

0008b028 <__sfp_lock_release>:
   8b028:	4801      	ldr	r0, [pc, #4]	; (8b030 <__sfp_lock_release+0x8>)
   8b02a:	f000 bb97 	b.w	8b75c <__retarget_lock_release_recursive>
   8b02e:	bf00      	nop
   8b030:	200024a0 	.word	0x200024a0

0008b034 <__libc_fini_array>:
   8b034:	b538      	push	{r3, r4, r5, lr}
   8b036:	4c0a      	ldr	r4, [pc, #40]	; (8b060 <__libc_fini_array+0x2c>)
   8b038:	4d0a      	ldr	r5, [pc, #40]	; (8b064 <__libc_fini_array+0x30>)
   8b03a:	1b64      	subs	r4, r4, r5
   8b03c:	10a4      	asrs	r4, r4, #2
   8b03e:	d00a      	beq.n	8b056 <__libc_fini_array+0x22>
   8b040:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   8b044:	3b01      	subs	r3, #1
   8b046:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8b04a:	3c01      	subs	r4, #1
   8b04c:	f855 3904 	ldr.w	r3, [r5], #-4
   8b050:	4798      	blx	r3
   8b052:	2c00      	cmp	r4, #0
   8b054:	d1f9      	bne.n	8b04a <__libc_fini_array+0x16>
   8b056:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8b05a:	f002 be43 	b.w	8dce4 <_fini>
   8b05e:	bf00      	nop
   8b060:	0008dcf4 	.word	0x0008dcf4
   8b064:	0008dcf0 	.word	0x0008dcf0

0008b068 <__fputwc>:
   8b068:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8b06c:	b083      	sub	sp, #12
   8b06e:	4607      	mov	r7, r0
   8b070:	4688      	mov	r8, r1
   8b072:	4614      	mov	r4, r2
   8b074:	f000 fb50 	bl	8b718 <__locale_mb_cur_max>
   8b078:	2801      	cmp	r0, #1
   8b07a:	d033      	beq.n	8b0e4 <__fputwc+0x7c>
   8b07c:	4642      	mov	r2, r8
   8b07e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8b082:	a901      	add	r1, sp, #4
   8b084:	4638      	mov	r0, r7
   8b086:	f001 fd65 	bl	8cb54 <_wcrtomb_r>
   8b08a:	1c42      	adds	r2, r0, #1
   8b08c:	4606      	mov	r6, r0
   8b08e:	d022      	beq.n	8b0d6 <__fputwc+0x6e>
   8b090:	b390      	cbz	r0, 8b0f8 <__fputwc+0x90>
   8b092:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8b096:	2500      	movs	r5, #0
   8b098:	f10d 0904 	add.w	r9, sp, #4
   8b09c:	e008      	b.n	8b0b0 <__fputwc+0x48>
   8b09e:	6823      	ldr	r3, [r4, #0]
   8b0a0:	1c5a      	adds	r2, r3, #1
   8b0a2:	6022      	str	r2, [r4, #0]
   8b0a4:	7019      	strb	r1, [r3, #0]
   8b0a6:	3501      	adds	r5, #1
   8b0a8:	42b5      	cmp	r5, r6
   8b0aa:	d225      	bcs.n	8b0f8 <__fputwc+0x90>
   8b0ac:	f815 1009 	ldrb.w	r1, [r5, r9]
   8b0b0:	68a3      	ldr	r3, [r4, #8]
   8b0b2:	3b01      	subs	r3, #1
   8b0b4:	2b00      	cmp	r3, #0
   8b0b6:	60a3      	str	r3, [r4, #8]
   8b0b8:	daf1      	bge.n	8b09e <__fputwc+0x36>
   8b0ba:	69a2      	ldr	r2, [r4, #24]
   8b0bc:	4293      	cmp	r3, r2
   8b0be:	db01      	blt.n	8b0c4 <__fputwc+0x5c>
   8b0c0:	290a      	cmp	r1, #10
   8b0c2:	d1ec      	bne.n	8b09e <__fputwc+0x36>
   8b0c4:	4622      	mov	r2, r4
   8b0c6:	4638      	mov	r0, r7
   8b0c8:	f001 fcec 	bl	8caa4 <__swbuf_r>
   8b0cc:	1c43      	adds	r3, r0, #1
   8b0ce:	d1ea      	bne.n	8b0a6 <__fputwc+0x3e>
   8b0d0:	b003      	add	sp, #12
   8b0d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8b0d6:	89a3      	ldrh	r3, [r4, #12]
   8b0d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8b0dc:	81a3      	strh	r3, [r4, #12]
   8b0de:	b003      	add	sp, #12
   8b0e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8b0e4:	f108 33ff 	add.w	r3, r8, #4294967295
   8b0e8:	2bfe      	cmp	r3, #254	; 0xfe
   8b0ea:	d8c7      	bhi.n	8b07c <__fputwc+0x14>
   8b0ec:	fa5f f188 	uxtb.w	r1, r8
   8b0f0:	4606      	mov	r6, r0
   8b0f2:	f88d 1004 	strb.w	r1, [sp, #4]
   8b0f6:	e7ce      	b.n	8b096 <__fputwc+0x2e>
   8b0f8:	4640      	mov	r0, r8
   8b0fa:	b003      	add	sp, #12
   8b0fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0008b100 <_fputwc_r>:
   8b100:	b530      	push	{r4, r5, lr}
   8b102:	6e53      	ldr	r3, [r2, #100]	; 0x64
   8b104:	4614      	mov	r4, r2
   8b106:	f013 0f01 	tst.w	r3, #1
   8b10a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   8b10e:	b083      	sub	sp, #12
   8b110:	4605      	mov	r5, r0
   8b112:	b29a      	uxth	r2, r3
   8b114:	d101      	bne.n	8b11a <_fputwc_r+0x1a>
   8b116:	0590      	lsls	r0, r2, #22
   8b118:	d51c      	bpl.n	8b154 <_fputwc_r+0x54>
   8b11a:	0490      	lsls	r0, r2, #18
   8b11c:	d406      	bmi.n	8b12c <_fputwc_r+0x2c>
   8b11e:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8b120:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8b124:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8b128:	81a3      	strh	r3, [r4, #12]
   8b12a:	6662      	str	r2, [r4, #100]	; 0x64
   8b12c:	4628      	mov	r0, r5
   8b12e:	4622      	mov	r2, r4
   8b130:	f7ff ff9a 	bl	8b068 <__fputwc>
   8b134:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8b136:	4605      	mov	r5, r0
   8b138:	07da      	lsls	r2, r3, #31
   8b13a:	d402      	bmi.n	8b142 <_fputwc_r+0x42>
   8b13c:	89a3      	ldrh	r3, [r4, #12]
   8b13e:	059b      	lsls	r3, r3, #22
   8b140:	d502      	bpl.n	8b148 <_fputwc_r+0x48>
   8b142:	4628      	mov	r0, r5
   8b144:	b003      	add	sp, #12
   8b146:	bd30      	pop	{r4, r5, pc}
   8b148:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b14a:	f000 fb07 	bl	8b75c <__retarget_lock_release_recursive>
   8b14e:	4628      	mov	r0, r5
   8b150:	b003      	add	sp, #12
   8b152:	bd30      	pop	{r4, r5, pc}
   8b154:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b156:	9101      	str	r1, [sp, #4]
   8b158:	f000 fafe 	bl	8b758 <__retarget_lock_acquire_recursive>
   8b15c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b160:	9901      	ldr	r1, [sp, #4]
   8b162:	b29a      	uxth	r2, r3
   8b164:	e7d9      	b.n	8b11a <_fputwc_r+0x1a>
   8b166:	bf00      	nop

0008b168 <_malloc_trim_r>:
   8b168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8b16a:	460c      	mov	r4, r1
   8b16c:	4f23      	ldr	r7, [pc, #140]	; (8b1fc <_malloc_trim_r+0x94>)
   8b16e:	4606      	mov	r6, r0
   8b170:	f000 fed8 	bl	8bf24 <__malloc_lock>
   8b174:	68bb      	ldr	r3, [r7, #8]
   8b176:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   8b17a:	685d      	ldr	r5, [r3, #4]
   8b17c:	310f      	adds	r1, #15
   8b17e:	f025 0503 	bic.w	r5, r5, #3
   8b182:	4429      	add	r1, r5
   8b184:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8b188:	f021 010f 	bic.w	r1, r1, #15
   8b18c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   8b190:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   8b194:	db07      	blt.n	8b1a6 <_malloc_trim_r+0x3e>
   8b196:	2100      	movs	r1, #0
   8b198:	4630      	mov	r0, r6
   8b19a:	f001 fb81 	bl	8c8a0 <_sbrk_r>
   8b19e:	68bb      	ldr	r3, [r7, #8]
   8b1a0:	442b      	add	r3, r5
   8b1a2:	4298      	cmp	r0, r3
   8b1a4:	d004      	beq.n	8b1b0 <_malloc_trim_r+0x48>
   8b1a6:	4630      	mov	r0, r6
   8b1a8:	f000 fec2 	bl	8bf30 <__malloc_unlock>
   8b1ac:	2000      	movs	r0, #0
   8b1ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8b1b0:	4261      	negs	r1, r4
   8b1b2:	4630      	mov	r0, r6
   8b1b4:	f001 fb74 	bl	8c8a0 <_sbrk_r>
   8b1b8:	3001      	adds	r0, #1
   8b1ba:	d00d      	beq.n	8b1d8 <_malloc_trim_r+0x70>
   8b1bc:	4b10      	ldr	r3, [pc, #64]	; (8b200 <_malloc_trim_r+0x98>)
   8b1be:	68ba      	ldr	r2, [r7, #8]
   8b1c0:	6819      	ldr	r1, [r3, #0]
   8b1c2:	1b2d      	subs	r5, r5, r4
   8b1c4:	f045 0501 	orr.w	r5, r5, #1
   8b1c8:	4630      	mov	r0, r6
   8b1ca:	1b09      	subs	r1, r1, r4
   8b1cc:	6055      	str	r5, [r2, #4]
   8b1ce:	6019      	str	r1, [r3, #0]
   8b1d0:	f000 feae 	bl	8bf30 <__malloc_unlock>
   8b1d4:	2001      	movs	r0, #1
   8b1d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8b1d8:	2100      	movs	r1, #0
   8b1da:	4630      	mov	r0, r6
   8b1dc:	f001 fb60 	bl	8c8a0 <_sbrk_r>
   8b1e0:	68ba      	ldr	r2, [r7, #8]
   8b1e2:	1a83      	subs	r3, r0, r2
   8b1e4:	2b0f      	cmp	r3, #15
   8b1e6:	ddde      	ble.n	8b1a6 <_malloc_trim_r+0x3e>
   8b1e8:	4c06      	ldr	r4, [pc, #24]	; (8b204 <_malloc_trim_r+0x9c>)
   8b1ea:	4905      	ldr	r1, [pc, #20]	; (8b200 <_malloc_trim_r+0x98>)
   8b1ec:	6824      	ldr	r4, [r4, #0]
   8b1ee:	f043 0301 	orr.w	r3, r3, #1
   8b1f2:	1b00      	subs	r0, r0, r4
   8b1f4:	6053      	str	r3, [r2, #4]
   8b1f6:	6008      	str	r0, [r1, #0]
   8b1f8:	e7d5      	b.n	8b1a6 <_malloc_trim_r+0x3e>
   8b1fa:	bf00      	nop
   8b1fc:	20000c80 	.word	0x20000c80
   8b200:	20001b04 	.word	0x20001b04
   8b204:	20001088 	.word	0x20001088

0008b208 <_free_r>:
   8b208:	2900      	cmp	r1, #0
   8b20a:	d044      	beq.n	8b296 <_free_r+0x8e>
   8b20c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8b210:	460d      	mov	r5, r1
   8b212:	4680      	mov	r8, r0
   8b214:	f000 fe86 	bl	8bf24 <__malloc_lock>
   8b218:	f855 7c04 	ldr.w	r7, [r5, #-4]
   8b21c:	4969      	ldr	r1, [pc, #420]	; (8b3c4 <_free_r+0x1bc>)
   8b21e:	f1a5 0408 	sub.w	r4, r5, #8
   8b222:	f027 0301 	bic.w	r3, r7, #1
   8b226:	18e2      	adds	r2, r4, r3
   8b228:	688e      	ldr	r6, [r1, #8]
   8b22a:	6850      	ldr	r0, [r2, #4]
   8b22c:	42b2      	cmp	r2, r6
   8b22e:	f020 0003 	bic.w	r0, r0, #3
   8b232:	d05e      	beq.n	8b2f2 <_free_r+0xea>
   8b234:	07fe      	lsls	r6, r7, #31
   8b236:	6050      	str	r0, [r2, #4]
   8b238:	d40b      	bmi.n	8b252 <_free_r+0x4a>
   8b23a:	f855 7c08 	ldr.w	r7, [r5, #-8]
   8b23e:	f101 0e08 	add.w	lr, r1, #8
   8b242:	1be4      	subs	r4, r4, r7
   8b244:	68a5      	ldr	r5, [r4, #8]
   8b246:	443b      	add	r3, r7
   8b248:	4575      	cmp	r5, lr
   8b24a:	d06d      	beq.n	8b328 <_free_r+0x120>
   8b24c:	68e7      	ldr	r7, [r4, #12]
   8b24e:	60ef      	str	r7, [r5, #12]
   8b250:	60bd      	str	r5, [r7, #8]
   8b252:	1815      	adds	r5, r2, r0
   8b254:	686d      	ldr	r5, [r5, #4]
   8b256:	07ed      	lsls	r5, r5, #31
   8b258:	d53e      	bpl.n	8b2d8 <_free_r+0xd0>
   8b25a:	f043 0201 	orr.w	r2, r3, #1
   8b25e:	6062      	str	r2, [r4, #4]
   8b260:	50e3      	str	r3, [r4, r3]
   8b262:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8b266:	d217      	bcs.n	8b298 <_free_r+0x90>
   8b268:	2201      	movs	r2, #1
   8b26a:	08db      	lsrs	r3, r3, #3
   8b26c:	1098      	asrs	r0, r3, #2
   8b26e:	684d      	ldr	r5, [r1, #4]
   8b270:	4413      	add	r3, r2
   8b272:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   8b276:	4082      	lsls	r2, r0
   8b278:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   8b27c:	432a      	orrs	r2, r5
   8b27e:	3808      	subs	r0, #8
   8b280:	60e0      	str	r0, [r4, #12]
   8b282:	60a7      	str	r7, [r4, #8]
   8b284:	604a      	str	r2, [r1, #4]
   8b286:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   8b28a:	60fc      	str	r4, [r7, #12]
   8b28c:	4640      	mov	r0, r8
   8b28e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8b292:	f000 be4d 	b.w	8bf30 <__malloc_unlock>
   8b296:	4770      	bx	lr
   8b298:	0a5a      	lsrs	r2, r3, #9
   8b29a:	2a04      	cmp	r2, #4
   8b29c:	d852      	bhi.n	8b344 <_free_r+0x13c>
   8b29e:	099a      	lsrs	r2, r3, #6
   8b2a0:	f102 0739 	add.w	r7, r2, #57	; 0x39
   8b2a4:	00ff      	lsls	r7, r7, #3
   8b2a6:	f102 0538 	add.w	r5, r2, #56	; 0x38
   8b2aa:	19c8      	adds	r0, r1, r7
   8b2ac:	59ca      	ldr	r2, [r1, r7]
   8b2ae:	3808      	subs	r0, #8
   8b2b0:	4290      	cmp	r0, r2
   8b2b2:	d04f      	beq.n	8b354 <_free_r+0x14c>
   8b2b4:	6851      	ldr	r1, [r2, #4]
   8b2b6:	f021 0103 	bic.w	r1, r1, #3
   8b2ba:	428b      	cmp	r3, r1
   8b2bc:	d232      	bcs.n	8b324 <_free_r+0x11c>
   8b2be:	6892      	ldr	r2, [r2, #8]
   8b2c0:	4290      	cmp	r0, r2
   8b2c2:	d1f7      	bne.n	8b2b4 <_free_r+0xac>
   8b2c4:	68c3      	ldr	r3, [r0, #12]
   8b2c6:	60a0      	str	r0, [r4, #8]
   8b2c8:	60e3      	str	r3, [r4, #12]
   8b2ca:	609c      	str	r4, [r3, #8]
   8b2cc:	60c4      	str	r4, [r0, #12]
   8b2ce:	4640      	mov	r0, r8
   8b2d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8b2d4:	f000 be2c 	b.w	8bf30 <__malloc_unlock>
   8b2d8:	6895      	ldr	r5, [r2, #8]
   8b2da:	4f3b      	ldr	r7, [pc, #236]	; (8b3c8 <_free_r+0x1c0>)
   8b2dc:	4403      	add	r3, r0
   8b2de:	42bd      	cmp	r5, r7
   8b2e0:	d040      	beq.n	8b364 <_free_r+0x15c>
   8b2e2:	68d0      	ldr	r0, [r2, #12]
   8b2e4:	f043 0201 	orr.w	r2, r3, #1
   8b2e8:	60e8      	str	r0, [r5, #12]
   8b2ea:	6085      	str	r5, [r0, #8]
   8b2ec:	6062      	str	r2, [r4, #4]
   8b2ee:	50e3      	str	r3, [r4, r3]
   8b2f0:	e7b7      	b.n	8b262 <_free_r+0x5a>
   8b2f2:	07ff      	lsls	r7, r7, #31
   8b2f4:	4403      	add	r3, r0
   8b2f6:	d407      	bmi.n	8b308 <_free_r+0x100>
   8b2f8:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8b2fc:	1b64      	subs	r4, r4, r5
   8b2fe:	68e2      	ldr	r2, [r4, #12]
   8b300:	68a0      	ldr	r0, [r4, #8]
   8b302:	442b      	add	r3, r5
   8b304:	60c2      	str	r2, [r0, #12]
   8b306:	6090      	str	r0, [r2, #8]
   8b308:	4a30      	ldr	r2, [pc, #192]	; (8b3cc <_free_r+0x1c4>)
   8b30a:	f043 0001 	orr.w	r0, r3, #1
   8b30e:	6812      	ldr	r2, [r2, #0]
   8b310:	6060      	str	r0, [r4, #4]
   8b312:	4293      	cmp	r3, r2
   8b314:	608c      	str	r4, [r1, #8]
   8b316:	d3b9      	bcc.n	8b28c <_free_r+0x84>
   8b318:	4b2d      	ldr	r3, [pc, #180]	; (8b3d0 <_free_r+0x1c8>)
   8b31a:	4640      	mov	r0, r8
   8b31c:	6819      	ldr	r1, [r3, #0]
   8b31e:	f7ff ff23 	bl	8b168 <_malloc_trim_r>
   8b322:	e7b3      	b.n	8b28c <_free_r+0x84>
   8b324:	4610      	mov	r0, r2
   8b326:	e7cd      	b.n	8b2c4 <_free_r+0xbc>
   8b328:	1811      	adds	r1, r2, r0
   8b32a:	6849      	ldr	r1, [r1, #4]
   8b32c:	07c9      	lsls	r1, r1, #31
   8b32e:	d444      	bmi.n	8b3ba <_free_r+0x1b2>
   8b330:	6891      	ldr	r1, [r2, #8]
   8b332:	4403      	add	r3, r0
   8b334:	68d2      	ldr	r2, [r2, #12]
   8b336:	f043 0001 	orr.w	r0, r3, #1
   8b33a:	60ca      	str	r2, [r1, #12]
   8b33c:	6091      	str	r1, [r2, #8]
   8b33e:	6060      	str	r0, [r4, #4]
   8b340:	50e3      	str	r3, [r4, r3]
   8b342:	e7a3      	b.n	8b28c <_free_r+0x84>
   8b344:	2a14      	cmp	r2, #20
   8b346:	d816      	bhi.n	8b376 <_free_r+0x16e>
   8b348:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   8b34c:	00ff      	lsls	r7, r7, #3
   8b34e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8b352:	e7aa      	b.n	8b2aa <_free_r+0xa2>
   8b354:	2301      	movs	r3, #1
   8b356:	10aa      	asrs	r2, r5, #2
   8b358:	684d      	ldr	r5, [r1, #4]
   8b35a:	4093      	lsls	r3, r2
   8b35c:	432b      	orrs	r3, r5
   8b35e:	604b      	str	r3, [r1, #4]
   8b360:	4603      	mov	r3, r0
   8b362:	e7b0      	b.n	8b2c6 <_free_r+0xbe>
   8b364:	f043 0201 	orr.w	r2, r3, #1
   8b368:	614c      	str	r4, [r1, #20]
   8b36a:	610c      	str	r4, [r1, #16]
   8b36c:	60e5      	str	r5, [r4, #12]
   8b36e:	60a5      	str	r5, [r4, #8]
   8b370:	6062      	str	r2, [r4, #4]
   8b372:	50e3      	str	r3, [r4, r3]
   8b374:	e78a      	b.n	8b28c <_free_r+0x84>
   8b376:	2a54      	cmp	r2, #84	; 0x54
   8b378:	d806      	bhi.n	8b388 <_free_r+0x180>
   8b37a:	0b1a      	lsrs	r2, r3, #12
   8b37c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   8b380:	00ff      	lsls	r7, r7, #3
   8b382:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   8b386:	e790      	b.n	8b2aa <_free_r+0xa2>
   8b388:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8b38c:	d806      	bhi.n	8b39c <_free_r+0x194>
   8b38e:	0bda      	lsrs	r2, r3, #15
   8b390:	f102 0778 	add.w	r7, r2, #120	; 0x78
   8b394:	00ff      	lsls	r7, r7, #3
   8b396:	f102 0577 	add.w	r5, r2, #119	; 0x77
   8b39a:	e786      	b.n	8b2aa <_free_r+0xa2>
   8b39c:	f240 5054 	movw	r0, #1364	; 0x554
   8b3a0:	4282      	cmp	r2, r0
   8b3a2:	d806      	bhi.n	8b3b2 <_free_r+0x1aa>
   8b3a4:	0c9a      	lsrs	r2, r3, #18
   8b3a6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   8b3aa:	00ff      	lsls	r7, r7, #3
   8b3ac:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   8b3b0:	e77b      	b.n	8b2aa <_free_r+0xa2>
   8b3b2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   8b3b6:	257e      	movs	r5, #126	; 0x7e
   8b3b8:	e777      	b.n	8b2aa <_free_r+0xa2>
   8b3ba:	f043 0101 	orr.w	r1, r3, #1
   8b3be:	6061      	str	r1, [r4, #4]
   8b3c0:	6013      	str	r3, [r2, #0]
   8b3c2:	e763      	b.n	8b28c <_free_r+0x84>
   8b3c4:	20000c80 	.word	0x20000c80
   8b3c8:	20000c88 	.word	0x20000c88
   8b3cc:	2000108c 	.word	0x2000108c
   8b3d0:	20001b34 	.word	0x20001b34

0008b3d4 <__sfvwrite_r>:
   8b3d4:	6893      	ldr	r3, [r2, #8]
   8b3d6:	2b00      	cmp	r3, #0
   8b3d8:	d071      	beq.n	8b4be <__sfvwrite_r+0xea>
   8b3da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b3de:	898b      	ldrh	r3, [r1, #12]
   8b3e0:	b083      	sub	sp, #12
   8b3e2:	460c      	mov	r4, r1
   8b3e4:	0719      	lsls	r1, r3, #28
   8b3e6:	9000      	str	r0, [sp, #0]
   8b3e8:	4616      	mov	r6, r2
   8b3ea:	d525      	bpl.n	8b438 <__sfvwrite_r+0x64>
   8b3ec:	6922      	ldr	r2, [r4, #16]
   8b3ee:	b31a      	cbz	r2, 8b438 <__sfvwrite_r+0x64>
   8b3f0:	f013 0002 	ands.w	r0, r3, #2
   8b3f4:	6835      	ldr	r5, [r6, #0]
   8b3f6:	d02b      	beq.n	8b450 <__sfvwrite_r+0x7c>
   8b3f8:	f04f 0900 	mov.w	r9, #0
   8b3fc:	46b0      	mov	r8, r6
   8b3fe:	464f      	mov	r7, r9
   8b400:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 8b6c4 <__sfvwrite_r+0x2f0>
   8b404:	2f00      	cmp	r7, #0
   8b406:	d055      	beq.n	8b4b4 <__sfvwrite_r+0xe0>
   8b408:	4557      	cmp	r7, sl
   8b40a:	463b      	mov	r3, r7
   8b40c:	464a      	mov	r2, r9
   8b40e:	bf28      	it	cs
   8b410:	4653      	movcs	r3, sl
   8b412:	69e1      	ldr	r1, [r4, #28]
   8b414:	9800      	ldr	r0, [sp, #0]
   8b416:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8b418:	47b0      	blx	r6
   8b41a:	2800      	cmp	r0, #0
   8b41c:	dd56      	ble.n	8b4cc <__sfvwrite_r+0xf8>
   8b41e:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8b422:	4481      	add	r9, r0
   8b424:	1a1b      	subs	r3, r3, r0
   8b426:	1a3f      	subs	r7, r7, r0
   8b428:	f8c8 3008 	str.w	r3, [r8, #8]
   8b42c:	2b00      	cmp	r3, #0
   8b42e:	d1e9      	bne.n	8b404 <__sfvwrite_r+0x30>
   8b430:	2000      	movs	r0, #0
   8b432:	b003      	add	sp, #12
   8b434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8b438:	4621      	mov	r1, r4
   8b43a:	9800      	ldr	r0, [sp, #0]
   8b43c:	f7fe fca0 	bl	89d80 <__swsetup_r>
   8b440:	2800      	cmp	r0, #0
   8b442:	f040 8135 	bne.w	8b6b0 <__sfvwrite_r+0x2dc>
   8b446:	89a3      	ldrh	r3, [r4, #12]
   8b448:	6835      	ldr	r5, [r6, #0]
   8b44a:	f013 0002 	ands.w	r0, r3, #2
   8b44e:	d1d3      	bne.n	8b3f8 <__sfvwrite_r+0x24>
   8b450:	f013 0901 	ands.w	r9, r3, #1
   8b454:	d144      	bne.n	8b4e0 <__sfvwrite_r+0x10c>
   8b456:	464f      	mov	r7, r9
   8b458:	9601      	str	r6, [sp, #4]
   8b45a:	b337      	cbz	r7, 8b4aa <__sfvwrite_r+0xd6>
   8b45c:	059a      	lsls	r2, r3, #22
   8b45e:	f8d4 8008 	ldr.w	r8, [r4, #8]
   8b462:	f140 8085 	bpl.w	8b570 <__sfvwrite_r+0x19c>
   8b466:	4547      	cmp	r7, r8
   8b468:	46c3      	mov	fp, r8
   8b46a:	f0c0 80ad 	bcc.w	8b5c8 <__sfvwrite_r+0x1f4>
   8b46e:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8b472:	f040 80ae 	bne.w	8b5d2 <__sfvwrite_r+0x1fe>
   8b476:	46ba      	mov	sl, r7
   8b478:	6820      	ldr	r0, [r4, #0]
   8b47a:	465a      	mov	r2, fp
   8b47c:	4649      	mov	r1, r9
   8b47e:	f000 fced 	bl	8be5c <memmove>
   8b482:	68a2      	ldr	r2, [r4, #8]
   8b484:	6823      	ldr	r3, [r4, #0]
   8b486:	eba2 0208 	sub.w	r2, r2, r8
   8b48a:	445b      	add	r3, fp
   8b48c:	60a2      	str	r2, [r4, #8]
   8b48e:	6023      	str	r3, [r4, #0]
   8b490:	9a01      	ldr	r2, [sp, #4]
   8b492:	44d1      	add	r9, sl
   8b494:	6893      	ldr	r3, [r2, #8]
   8b496:	eba7 070a 	sub.w	r7, r7, sl
   8b49a:	eba3 030a 	sub.w	r3, r3, sl
   8b49e:	6093      	str	r3, [r2, #8]
   8b4a0:	2b00      	cmp	r3, #0
   8b4a2:	d0c5      	beq.n	8b430 <__sfvwrite_r+0x5c>
   8b4a4:	89a3      	ldrh	r3, [r4, #12]
   8b4a6:	2f00      	cmp	r7, #0
   8b4a8:	d1d8      	bne.n	8b45c <__sfvwrite_r+0x88>
   8b4aa:	f8d5 9000 	ldr.w	r9, [r5]
   8b4ae:	686f      	ldr	r7, [r5, #4]
   8b4b0:	3508      	adds	r5, #8
   8b4b2:	e7d2      	b.n	8b45a <__sfvwrite_r+0x86>
   8b4b4:	f8d5 9000 	ldr.w	r9, [r5]
   8b4b8:	686f      	ldr	r7, [r5, #4]
   8b4ba:	3508      	adds	r5, #8
   8b4bc:	e7a2      	b.n	8b404 <__sfvwrite_r+0x30>
   8b4be:	2000      	movs	r0, #0
   8b4c0:	4770      	bx	lr
   8b4c2:	4621      	mov	r1, r4
   8b4c4:	9800      	ldr	r0, [sp, #0]
   8b4c6:	f7ff fd21 	bl	8af0c <_fflush_r>
   8b4ca:	b378      	cbz	r0, 8b52c <__sfvwrite_r+0x158>
   8b4cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b4d0:	f04f 30ff 	mov.w	r0, #4294967295
   8b4d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8b4d8:	81a3      	strh	r3, [r4, #12]
   8b4da:	b003      	add	sp, #12
   8b4dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8b4e0:	4681      	mov	r9, r0
   8b4e2:	4633      	mov	r3, r6
   8b4e4:	464e      	mov	r6, r9
   8b4e6:	46a8      	mov	r8, r5
   8b4e8:	469a      	mov	sl, r3
   8b4ea:	464d      	mov	r5, r9
   8b4ec:	b356      	cbz	r6, 8b544 <__sfvwrite_r+0x170>
   8b4ee:	2800      	cmp	r0, #0
   8b4f0:	d032      	beq.n	8b558 <__sfvwrite_r+0x184>
   8b4f2:	45b1      	cmp	r9, r6
   8b4f4:	46cb      	mov	fp, r9
   8b4f6:	bf28      	it	cs
   8b4f8:	46b3      	movcs	fp, r6
   8b4fa:	6820      	ldr	r0, [r4, #0]
   8b4fc:	6923      	ldr	r3, [r4, #16]
   8b4fe:	465f      	mov	r7, fp
   8b500:	4298      	cmp	r0, r3
   8b502:	6962      	ldr	r2, [r4, #20]
   8b504:	d904      	bls.n	8b510 <__sfvwrite_r+0x13c>
   8b506:	68a3      	ldr	r3, [r4, #8]
   8b508:	4413      	add	r3, r2
   8b50a:	459b      	cmp	fp, r3
   8b50c:	f300 80a8 	bgt.w	8b660 <__sfvwrite_r+0x28c>
   8b510:	4593      	cmp	fp, r2
   8b512:	db4d      	blt.n	8b5b0 <__sfvwrite_r+0x1dc>
   8b514:	4613      	mov	r3, r2
   8b516:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8b518:	462a      	mov	r2, r5
   8b51a:	69e1      	ldr	r1, [r4, #28]
   8b51c:	9800      	ldr	r0, [sp, #0]
   8b51e:	47b8      	blx	r7
   8b520:	1e07      	subs	r7, r0, #0
   8b522:	ddd3      	ble.n	8b4cc <__sfvwrite_r+0xf8>
   8b524:	ebb9 0907 	subs.w	r9, r9, r7
   8b528:	d0cb      	beq.n	8b4c2 <__sfvwrite_r+0xee>
   8b52a:	2001      	movs	r0, #1
   8b52c:	f8da 3008 	ldr.w	r3, [sl, #8]
   8b530:	443d      	add	r5, r7
   8b532:	1bdb      	subs	r3, r3, r7
   8b534:	1bf6      	subs	r6, r6, r7
   8b536:	f8ca 3008 	str.w	r3, [sl, #8]
   8b53a:	2b00      	cmp	r3, #0
   8b53c:	f43f af78 	beq.w	8b430 <__sfvwrite_r+0x5c>
   8b540:	2e00      	cmp	r6, #0
   8b542:	d1d4      	bne.n	8b4ee <__sfvwrite_r+0x11a>
   8b544:	f108 0308 	add.w	r3, r8, #8
   8b548:	f853 6c04 	ldr.w	r6, [r3, #-4]
   8b54c:	4698      	mov	r8, r3
   8b54e:	f853 5c08 	ldr.w	r5, [r3, #-8]
   8b552:	3308      	adds	r3, #8
   8b554:	2e00      	cmp	r6, #0
   8b556:	d0f7      	beq.n	8b548 <__sfvwrite_r+0x174>
   8b558:	4632      	mov	r2, r6
   8b55a:	210a      	movs	r1, #10
   8b55c:	4628      	mov	r0, r5
   8b55e:	f000 fc37 	bl	8bdd0 <memchr>
   8b562:	2800      	cmp	r0, #0
   8b564:	f000 80a1 	beq.w	8b6aa <__sfvwrite_r+0x2d6>
   8b568:	3001      	adds	r0, #1
   8b56a:	eba0 0905 	sub.w	r9, r0, r5
   8b56e:	e7c0      	b.n	8b4f2 <__sfvwrite_r+0x11e>
   8b570:	6820      	ldr	r0, [r4, #0]
   8b572:	6923      	ldr	r3, [r4, #16]
   8b574:	4298      	cmp	r0, r3
   8b576:	d802      	bhi.n	8b57e <__sfvwrite_r+0x1aa>
   8b578:	6963      	ldr	r3, [r4, #20]
   8b57a:	429f      	cmp	r7, r3
   8b57c:	d25d      	bcs.n	8b63a <__sfvwrite_r+0x266>
   8b57e:	45b8      	cmp	r8, r7
   8b580:	bf28      	it	cs
   8b582:	46b8      	movcs	r8, r7
   8b584:	4649      	mov	r1, r9
   8b586:	4642      	mov	r2, r8
   8b588:	f000 fc68 	bl	8be5c <memmove>
   8b58c:	68a3      	ldr	r3, [r4, #8]
   8b58e:	6822      	ldr	r2, [r4, #0]
   8b590:	eba3 0308 	sub.w	r3, r3, r8
   8b594:	4442      	add	r2, r8
   8b596:	60a3      	str	r3, [r4, #8]
   8b598:	6022      	str	r2, [r4, #0]
   8b59a:	b10b      	cbz	r3, 8b5a0 <__sfvwrite_r+0x1cc>
   8b59c:	46c2      	mov	sl, r8
   8b59e:	e777      	b.n	8b490 <__sfvwrite_r+0xbc>
   8b5a0:	4621      	mov	r1, r4
   8b5a2:	9800      	ldr	r0, [sp, #0]
   8b5a4:	f7ff fcb2 	bl	8af0c <_fflush_r>
   8b5a8:	2800      	cmp	r0, #0
   8b5aa:	d18f      	bne.n	8b4cc <__sfvwrite_r+0xf8>
   8b5ac:	46c2      	mov	sl, r8
   8b5ae:	e76f      	b.n	8b490 <__sfvwrite_r+0xbc>
   8b5b0:	465a      	mov	r2, fp
   8b5b2:	4629      	mov	r1, r5
   8b5b4:	f000 fc52 	bl	8be5c <memmove>
   8b5b8:	68a2      	ldr	r2, [r4, #8]
   8b5ba:	6823      	ldr	r3, [r4, #0]
   8b5bc:	eba2 020b 	sub.w	r2, r2, fp
   8b5c0:	445b      	add	r3, fp
   8b5c2:	60a2      	str	r2, [r4, #8]
   8b5c4:	6023      	str	r3, [r4, #0]
   8b5c6:	e7ad      	b.n	8b524 <__sfvwrite_r+0x150>
   8b5c8:	46b8      	mov	r8, r7
   8b5ca:	46ba      	mov	sl, r7
   8b5cc:	46bb      	mov	fp, r7
   8b5ce:	6820      	ldr	r0, [r4, #0]
   8b5d0:	e753      	b.n	8b47a <__sfvwrite_r+0xa6>
   8b5d2:	6962      	ldr	r2, [r4, #20]
   8b5d4:	6820      	ldr	r0, [r4, #0]
   8b5d6:	6921      	ldr	r1, [r4, #16]
   8b5d8:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   8b5dc:	eba0 0a01 	sub.w	sl, r0, r1
   8b5e0:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   8b5e4:	f10a 0001 	add.w	r0, sl, #1
   8b5e8:	ea4f 0868 	mov.w	r8, r8, asr #1
   8b5ec:	4438      	add	r0, r7
   8b5ee:	4540      	cmp	r0, r8
   8b5f0:	4642      	mov	r2, r8
   8b5f2:	bf84      	itt	hi
   8b5f4:	4680      	movhi	r8, r0
   8b5f6:	4642      	movhi	r2, r8
   8b5f8:	055b      	lsls	r3, r3, #21
   8b5fa:	d544      	bpl.n	8b686 <__sfvwrite_r+0x2b2>
   8b5fc:	4611      	mov	r1, r2
   8b5fe:	9800      	ldr	r0, [sp, #0]
   8b600:	f000 f92e 	bl	8b860 <_malloc_r>
   8b604:	4683      	mov	fp, r0
   8b606:	2800      	cmp	r0, #0
   8b608:	d055      	beq.n	8b6b6 <__sfvwrite_r+0x2e2>
   8b60a:	4652      	mov	r2, sl
   8b60c:	6921      	ldr	r1, [r4, #16]
   8b60e:	f7fc f8b5 	bl	8777c <memcpy>
   8b612:	89a3      	ldrh	r3, [r4, #12]
   8b614:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   8b618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8b61c:	81a3      	strh	r3, [r4, #12]
   8b61e:	eb0b 000a 	add.w	r0, fp, sl
   8b622:	eba8 030a 	sub.w	r3, r8, sl
   8b626:	f8c4 b010 	str.w	fp, [r4, #16]
   8b62a:	f8c4 8014 	str.w	r8, [r4, #20]
   8b62e:	6020      	str	r0, [r4, #0]
   8b630:	60a3      	str	r3, [r4, #8]
   8b632:	46b8      	mov	r8, r7
   8b634:	46ba      	mov	sl, r7
   8b636:	46bb      	mov	fp, r7
   8b638:	e71f      	b.n	8b47a <__sfvwrite_r+0xa6>
   8b63a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   8b63e:	42ba      	cmp	r2, r7
   8b640:	bf28      	it	cs
   8b642:	463a      	movcs	r2, r7
   8b644:	fb92 f2f3 	sdiv	r2, r2, r3
   8b648:	69e1      	ldr	r1, [r4, #28]
   8b64a:	fb03 f302 	mul.w	r3, r3, r2
   8b64e:	9800      	ldr	r0, [sp, #0]
   8b650:	464a      	mov	r2, r9
   8b652:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8b654:	47b0      	blx	r6
   8b656:	f1b0 0a00 	subs.w	sl, r0, #0
   8b65a:	f73f af19 	bgt.w	8b490 <__sfvwrite_r+0xbc>
   8b65e:	e735      	b.n	8b4cc <__sfvwrite_r+0xf8>
   8b660:	461a      	mov	r2, r3
   8b662:	4629      	mov	r1, r5
   8b664:	9301      	str	r3, [sp, #4]
   8b666:	f000 fbf9 	bl	8be5c <memmove>
   8b66a:	6822      	ldr	r2, [r4, #0]
   8b66c:	9b01      	ldr	r3, [sp, #4]
   8b66e:	4621      	mov	r1, r4
   8b670:	441a      	add	r2, r3
   8b672:	6022      	str	r2, [r4, #0]
   8b674:	9800      	ldr	r0, [sp, #0]
   8b676:	f7ff fc49 	bl	8af0c <_fflush_r>
   8b67a:	9b01      	ldr	r3, [sp, #4]
   8b67c:	2800      	cmp	r0, #0
   8b67e:	f47f af25 	bne.w	8b4cc <__sfvwrite_r+0xf8>
   8b682:	461f      	mov	r7, r3
   8b684:	e74e      	b.n	8b524 <__sfvwrite_r+0x150>
   8b686:	9800      	ldr	r0, [sp, #0]
   8b688:	f000 ff54 	bl	8c534 <_realloc_r>
   8b68c:	4683      	mov	fp, r0
   8b68e:	2800      	cmp	r0, #0
   8b690:	d1c5      	bne.n	8b61e <__sfvwrite_r+0x24a>
   8b692:	9d00      	ldr	r5, [sp, #0]
   8b694:	6921      	ldr	r1, [r4, #16]
   8b696:	4628      	mov	r0, r5
   8b698:	f7ff fdb6 	bl	8b208 <_free_r>
   8b69c:	220c      	movs	r2, #12
   8b69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b6a2:	602a      	str	r2, [r5, #0]
   8b6a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8b6a8:	e712      	b.n	8b4d0 <__sfvwrite_r+0xfc>
   8b6aa:	f106 0901 	add.w	r9, r6, #1
   8b6ae:	e720      	b.n	8b4f2 <__sfvwrite_r+0x11e>
   8b6b0:	f04f 30ff 	mov.w	r0, #4294967295
   8b6b4:	e6bd      	b.n	8b432 <__sfvwrite_r+0x5e>
   8b6b6:	220c      	movs	r2, #12
   8b6b8:	9900      	ldr	r1, [sp, #0]
   8b6ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b6be:	600a      	str	r2, [r1, #0]
   8b6c0:	e706      	b.n	8b4d0 <__sfvwrite_r+0xfc>
   8b6c2:	bf00      	nop
   8b6c4:	7ffffc00 	.word	0x7ffffc00

0008b6c8 <_fwalk_reent>:
   8b6c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8b6cc:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   8b6d0:	d01e      	beq.n	8b710 <_fwalk_reent+0x48>
   8b6d2:	4688      	mov	r8, r1
   8b6d4:	4607      	mov	r7, r0
   8b6d6:	f04f 0900 	mov.w	r9, #0
   8b6da:	6875      	ldr	r5, [r6, #4]
   8b6dc:	68b4      	ldr	r4, [r6, #8]
   8b6de:	3d01      	subs	r5, #1
   8b6e0:	d410      	bmi.n	8b704 <_fwalk_reent+0x3c>
   8b6e2:	89a3      	ldrh	r3, [r4, #12]
   8b6e4:	3d01      	subs	r5, #1
   8b6e6:	2b01      	cmp	r3, #1
   8b6e8:	d908      	bls.n	8b6fc <_fwalk_reent+0x34>
   8b6ea:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8b6ee:	3301      	adds	r3, #1
   8b6f0:	d004      	beq.n	8b6fc <_fwalk_reent+0x34>
   8b6f2:	4621      	mov	r1, r4
   8b6f4:	4638      	mov	r0, r7
   8b6f6:	47c0      	blx	r8
   8b6f8:	ea49 0900 	orr.w	r9, r9, r0
   8b6fc:	1c6b      	adds	r3, r5, #1
   8b6fe:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8b702:	d1ee      	bne.n	8b6e2 <_fwalk_reent+0x1a>
   8b704:	6836      	ldr	r6, [r6, #0]
   8b706:	2e00      	cmp	r6, #0
   8b708:	d1e7      	bne.n	8b6da <_fwalk_reent+0x12>
   8b70a:	4648      	mov	r0, r9
   8b70c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8b710:	46b1      	mov	r9, r6
   8b712:	4648      	mov	r0, r9
   8b714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008b718 <__locale_mb_cur_max>:
   8b718:	4b04      	ldr	r3, [pc, #16]	; (8b72c <__locale_mb_cur_max+0x14>)
   8b71a:	4a05      	ldr	r2, [pc, #20]	; (8b730 <__locale_mb_cur_max+0x18>)
   8b71c:	681b      	ldr	r3, [r3, #0]
   8b71e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   8b720:	2b00      	cmp	r3, #0
   8b722:	bf08      	it	eq
   8b724:	4613      	moveq	r3, r2
   8b726:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   8b72a:	4770      	bx	lr
   8b72c:	200006e0 	.word	0x200006e0
   8b730:	20000b14 	.word	0x20000b14

0008b734 <_localeconv_r>:
   8b734:	4a04      	ldr	r2, [pc, #16]	; (8b748 <_localeconv_r+0x14>)
   8b736:	4b05      	ldr	r3, [pc, #20]	; (8b74c <_localeconv_r+0x18>)
   8b738:	6812      	ldr	r2, [r2, #0]
   8b73a:	6b50      	ldr	r0, [r2, #52]	; 0x34
   8b73c:	2800      	cmp	r0, #0
   8b73e:	bf08      	it	eq
   8b740:	4618      	moveq	r0, r3
   8b742:	30f0      	adds	r0, #240	; 0xf0
   8b744:	4770      	bx	lr
   8b746:	bf00      	nop
   8b748:	200006e0 	.word	0x200006e0
   8b74c:	20000b14 	.word	0x20000b14

0008b750 <__retarget_lock_init_recursive>:
   8b750:	4770      	bx	lr
   8b752:	bf00      	nop

0008b754 <__retarget_lock_close_recursive>:
   8b754:	4770      	bx	lr
   8b756:	bf00      	nop

0008b758 <__retarget_lock_acquire_recursive>:
   8b758:	4770      	bx	lr
   8b75a:	bf00      	nop

0008b75c <__retarget_lock_release_recursive>:
   8b75c:	4770      	bx	lr
   8b75e:	bf00      	nop

0008b760 <__swhatbuf_r>:
   8b760:	b570      	push	{r4, r5, r6, lr}
   8b762:	460c      	mov	r4, r1
   8b764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8b768:	b090      	sub	sp, #64	; 0x40
   8b76a:	2900      	cmp	r1, #0
   8b76c:	4615      	mov	r5, r2
   8b76e:	461e      	mov	r6, r3
   8b770:	db14      	blt.n	8b79c <__swhatbuf_r+0x3c>
   8b772:	aa01      	add	r2, sp, #4
   8b774:	f001 fb40 	bl	8cdf8 <_fstat_r>
   8b778:	2800      	cmp	r0, #0
   8b77a:	db0f      	blt.n	8b79c <__swhatbuf_r+0x3c>
   8b77c:	9a02      	ldr	r2, [sp, #8]
   8b77e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8b782:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   8b786:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   8b78a:	fab2 f282 	clz	r2, r2
   8b78e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8b792:	0952      	lsrs	r2, r2, #5
   8b794:	6032      	str	r2, [r6, #0]
   8b796:	602b      	str	r3, [r5, #0]
   8b798:	b010      	add	sp, #64	; 0x40
   8b79a:	bd70      	pop	{r4, r5, r6, pc}
   8b79c:	2300      	movs	r3, #0
   8b79e:	89a2      	ldrh	r2, [r4, #12]
   8b7a0:	6033      	str	r3, [r6, #0]
   8b7a2:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   8b7a6:	d004      	beq.n	8b7b2 <__swhatbuf_r+0x52>
   8b7a8:	2240      	movs	r2, #64	; 0x40
   8b7aa:	4618      	mov	r0, r3
   8b7ac:	602a      	str	r2, [r5, #0]
   8b7ae:	b010      	add	sp, #64	; 0x40
   8b7b0:	bd70      	pop	{r4, r5, r6, pc}
   8b7b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8b7b6:	602b      	str	r3, [r5, #0]
   8b7b8:	b010      	add	sp, #64	; 0x40
   8b7ba:	bd70      	pop	{r4, r5, r6, pc}

0008b7bc <__smakebuf_r>:
   8b7bc:	898a      	ldrh	r2, [r1, #12]
   8b7be:	460b      	mov	r3, r1
   8b7c0:	0792      	lsls	r2, r2, #30
   8b7c2:	d506      	bpl.n	8b7d2 <__smakebuf_r+0x16>
   8b7c4:	2101      	movs	r1, #1
   8b7c6:	f103 0243 	add.w	r2, r3, #67	; 0x43
   8b7ca:	6159      	str	r1, [r3, #20]
   8b7cc:	601a      	str	r2, [r3, #0]
   8b7ce:	611a      	str	r2, [r3, #16]
   8b7d0:	4770      	bx	lr
   8b7d2:	b5f0      	push	{r4, r5, r6, r7, lr}
   8b7d4:	b083      	sub	sp, #12
   8b7d6:	ab01      	add	r3, sp, #4
   8b7d8:	466a      	mov	r2, sp
   8b7da:	460c      	mov	r4, r1
   8b7dc:	4606      	mov	r6, r0
   8b7de:	f7ff ffbf 	bl	8b760 <__swhatbuf_r>
   8b7e2:	9900      	ldr	r1, [sp, #0]
   8b7e4:	4605      	mov	r5, r0
   8b7e6:	4630      	mov	r0, r6
   8b7e8:	f000 f83a 	bl	8b860 <_malloc_r>
   8b7ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b7f0:	b1d8      	cbz	r0, 8b82a <__smakebuf_r+0x6e>
   8b7f2:	e89d 0006 	ldmia.w	sp, {r1, r2}
   8b7f6:	4f15      	ldr	r7, [pc, #84]	; (8b84c <__smakebuf_r+0x90>)
   8b7f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8b7fc:	63f7      	str	r7, [r6, #60]	; 0x3c
   8b7fe:	81a3      	strh	r3, [r4, #12]
   8b800:	6020      	str	r0, [r4, #0]
   8b802:	6120      	str	r0, [r4, #16]
   8b804:	6161      	str	r1, [r4, #20]
   8b806:	b91a      	cbnz	r2, 8b810 <__smakebuf_r+0x54>
   8b808:	432b      	orrs	r3, r5
   8b80a:	81a3      	strh	r3, [r4, #12]
   8b80c:	b003      	add	sp, #12
   8b80e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8b810:	4630      	mov	r0, r6
   8b812:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8b816:	f001 fb03 	bl	8ce20 <_isatty_r>
   8b81a:	b1a0      	cbz	r0, 8b846 <__smakebuf_r+0x8a>
   8b81c:	89a3      	ldrh	r3, [r4, #12]
   8b81e:	f023 0303 	bic.w	r3, r3, #3
   8b822:	f043 0301 	orr.w	r3, r3, #1
   8b826:	b21b      	sxth	r3, r3
   8b828:	e7ee      	b.n	8b808 <__smakebuf_r+0x4c>
   8b82a:	059a      	lsls	r2, r3, #22
   8b82c:	d4ee      	bmi.n	8b80c <__smakebuf_r+0x50>
   8b82e:	2101      	movs	r1, #1
   8b830:	f023 0303 	bic.w	r3, r3, #3
   8b834:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8b838:	f043 0302 	orr.w	r3, r3, #2
   8b83c:	81a3      	strh	r3, [r4, #12]
   8b83e:	6161      	str	r1, [r4, #20]
   8b840:	6022      	str	r2, [r4, #0]
   8b842:	6122      	str	r2, [r4, #16]
   8b844:	e7e2      	b.n	8b80c <__smakebuf_r+0x50>
   8b846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b84a:	e7dd      	b.n	8b808 <__smakebuf_r+0x4c>
   8b84c:	0008af61 	.word	0x0008af61

0008b850 <malloc>:
   8b850:	4b02      	ldr	r3, [pc, #8]	; (8b85c <malloc+0xc>)
   8b852:	4601      	mov	r1, r0
   8b854:	6818      	ldr	r0, [r3, #0]
   8b856:	f000 b803 	b.w	8b860 <_malloc_r>
   8b85a:	bf00      	nop
   8b85c:	200006e0 	.word	0x200006e0

0008b860 <_malloc_r>:
   8b860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8b864:	f101 060b 	add.w	r6, r1, #11
   8b868:	2e16      	cmp	r6, #22
   8b86a:	b083      	sub	sp, #12
   8b86c:	4605      	mov	r5, r0
   8b86e:	f240 809e 	bls.w	8b9ae <_malloc_r+0x14e>
   8b872:	f036 0607 	bics.w	r6, r6, #7
   8b876:	f100 80bd 	bmi.w	8b9f4 <_malloc_r+0x194>
   8b87a:	42b1      	cmp	r1, r6
   8b87c:	f200 80ba 	bhi.w	8b9f4 <_malloc_r+0x194>
   8b880:	f000 fb50 	bl	8bf24 <__malloc_lock>
   8b884:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   8b888:	f0c0 8285 	bcc.w	8bd96 <_malloc_r+0x536>
   8b88c:	0a73      	lsrs	r3, r6, #9
   8b88e:	f000 80b8 	beq.w	8ba02 <_malloc_r+0x1a2>
   8b892:	2b04      	cmp	r3, #4
   8b894:	f200 816c 	bhi.w	8bb70 <_malloc_r+0x310>
   8b898:	09b3      	lsrs	r3, r6, #6
   8b89a:	f103 0039 	add.w	r0, r3, #57	; 0x39
   8b89e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   8b8a2:	00c1      	lsls	r1, r0, #3
   8b8a4:	4fb8      	ldr	r7, [pc, #736]	; (8bb88 <_malloc_r+0x328>)
   8b8a6:	4439      	add	r1, r7
   8b8a8:	684c      	ldr	r4, [r1, #4]
   8b8aa:	3908      	subs	r1, #8
   8b8ac:	42a1      	cmp	r1, r4
   8b8ae:	d106      	bne.n	8b8be <_malloc_r+0x5e>
   8b8b0:	e00c      	b.n	8b8cc <_malloc_r+0x6c>
   8b8b2:	2a00      	cmp	r2, #0
   8b8b4:	f280 80ab 	bge.w	8ba0e <_malloc_r+0x1ae>
   8b8b8:	68e4      	ldr	r4, [r4, #12]
   8b8ba:	42a1      	cmp	r1, r4
   8b8bc:	d006      	beq.n	8b8cc <_malloc_r+0x6c>
   8b8be:	6863      	ldr	r3, [r4, #4]
   8b8c0:	f023 0303 	bic.w	r3, r3, #3
   8b8c4:	1b9a      	subs	r2, r3, r6
   8b8c6:	2a0f      	cmp	r2, #15
   8b8c8:	ddf3      	ble.n	8b8b2 <_malloc_r+0x52>
   8b8ca:	4670      	mov	r0, lr
   8b8cc:	693c      	ldr	r4, [r7, #16]
   8b8ce:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 8bb9c <_malloc_r+0x33c>
   8b8d2:	4574      	cmp	r4, lr
   8b8d4:	f000 819e 	beq.w	8bc14 <_malloc_r+0x3b4>
   8b8d8:	6863      	ldr	r3, [r4, #4]
   8b8da:	f023 0303 	bic.w	r3, r3, #3
   8b8de:	1b9a      	subs	r2, r3, r6
   8b8e0:	2a0f      	cmp	r2, #15
   8b8e2:	f300 8183 	bgt.w	8bbec <_malloc_r+0x38c>
   8b8e6:	2a00      	cmp	r2, #0
   8b8e8:	f8c7 e014 	str.w	lr, [r7, #20]
   8b8ec:	f8c7 e010 	str.w	lr, [r7, #16]
   8b8f0:	f280 8091 	bge.w	8ba16 <_malloc_r+0x1b6>
   8b8f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8b8f8:	f080 8154 	bcs.w	8bba4 <_malloc_r+0x344>
   8b8fc:	2201      	movs	r2, #1
   8b8fe:	08db      	lsrs	r3, r3, #3
   8b900:	6879      	ldr	r1, [r7, #4]
   8b902:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   8b906:	4413      	add	r3, r2
   8b908:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   8b90c:	fa02 f20c 	lsl.w	r2, r2, ip
   8b910:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   8b914:	430a      	orrs	r2, r1
   8b916:	f1ac 0108 	sub.w	r1, ip, #8
   8b91a:	60e1      	str	r1, [r4, #12]
   8b91c:	f8c4 8008 	str.w	r8, [r4, #8]
   8b920:	607a      	str	r2, [r7, #4]
   8b922:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8b926:	f8c8 400c 	str.w	r4, [r8, #12]
   8b92a:	2401      	movs	r4, #1
   8b92c:	1083      	asrs	r3, r0, #2
   8b92e:	409c      	lsls	r4, r3
   8b930:	4294      	cmp	r4, r2
   8b932:	d87d      	bhi.n	8ba30 <_malloc_r+0x1d0>
   8b934:	4214      	tst	r4, r2
   8b936:	d106      	bne.n	8b946 <_malloc_r+0xe6>
   8b938:	f020 0003 	bic.w	r0, r0, #3
   8b93c:	0064      	lsls	r4, r4, #1
   8b93e:	4214      	tst	r4, r2
   8b940:	f100 0004 	add.w	r0, r0, #4
   8b944:	d0fa      	beq.n	8b93c <_malloc_r+0xdc>
   8b946:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   8b94a:	46cc      	mov	ip, r9
   8b94c:	4680      	mov	r8, r0
   8b94e:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8b952:	459c      	cmp	ip, r3
   8b954:	d107      	bne.n	8b966 <_malloc_r+0x106>
   8b956:	e15f      	b.n	8bc18 <_malloc_r+0x3b8>
   8b958:	2a00      	cmp	r2, #0
   8b95a:	f280 816d 	bge.w	8bc38 <_malloc_r+0x3d8>
   8b95e:	68db      	ldr	r3, [r3, #12]
   8b960:	459c      	cmp	ip, r3
   8b962:	f000 8159 	beq.w	8bc18 <_malloc_r+0x3b8>
   8b966:	6859      	ldr	r1, [r3, #4]
   8b968:	f021 0103 	bic.w	r1, r1, #3
   8b96c:	1b8a      	subs	r2, r1, r6
   8b96e:	2a0f      	cmp	r2, #15
   8b970:	ddf2      	ble.n	8b958 <_malloc_r+0xf8>
   8b972:	68dc      	ldr	r4, [r3, #12]
   8b974:	f8d3 c008 	ldr.w	ip, [r3, #8]
   8b978:	f046 0801 	orr.w	r8, r6, #1
   8b97c:	4628      	mov	r0, r5
   8b97e:	441e      	add	r6, r3
   8b980:	f042 0501 	orr.w	r5, r2, #1
   8b984:	f8c3 8004 	str.w	r8, [r3, #4]
   8b988:	f8cc 400c 	str.w	r4, [ip, #12]
   8b98c:	f8c4 c008 	str.w	ip, [r4, #8]
   8b990:	617e      	str	r6, [r7, #20]
   8b992:	613e      	str	r6, [r7, #16]
   8b994:	f8c6 e00c 	str.w	lr, [r6, #12]
   8b998:	f8c6 e008 	str.w	lr, [r6, #8]
   8b99c:	6075      	str	r5, [r6, #4]
   8b99e:	505a      	str	r2, [r3, r1]
   8b9a0:	9300      	str	r3, [sp, #0]
   8b9a2:	f000 fac5 	bl	8bf30 <__malloc_unlock>
   8b9a6:	9b00      	ldr	r3, [sp, #0]
   8b9a8:	f103 0408 	add.w	r4, r3, #8
   8b9ac:	e01e      	b.n	8b9ec <_malloc_r+0x18c>
   8b9ae:	2910      	cmp	r1, #16
   8b9b0:	d820      	bhi.n	8b9f4 <_malloc_r+0x194>
   8b9b2:	f000 fab7 	bl	8bf24 <__malloc_lock>
   8b9b6:	2610      	movs	r6, #16
   8b9b8:	2318      	movs	r3, #24
   8b9ba:	2002      	movs	r0, #2
   8b9bc:	4f72      	ldr	r7, [pc, #456]	; (8bb88 <_malloc_r+0x328>)
   8b9be:	443b      	add	r3, r7
   8b9c0:	685c      	ldr	r4, [r3, #4]
   8b9c2:	f1a3 0208 	sub.w	r2, r3, #8
   8b9c6:	4294      	cmp	r4, r2
   8b9c8:	f000 812f 	beq.w	8bc2a <_malloc_r+0x3ca>
   8b9cc:	6863      	ldr	r3, [r4, #4]
   8b9ce:	68e1      	ldr	r1, [r4, #12]
   8b9d0:	f023 0303 	bic.w	r3, r3, #3
   8b9d4:	4423      	add	r3, r4
   8b9d6:	685a      	ldr	r2, [r3, #4]
   8b9d8:	68a6      	ldr	r6, [r4, #8]
   8b9da:	f042 0201 	orr.w	r2, r2, #1
   8b9de:	60f1      	str	r1, [r6, #12]
   8b9e0:	4628      	mov	r0, r5
   8b9e2:	608e      	str	r6, [r1, #8]
   8b9e4:	605a      	str	r2, [r3, #4]
   8b9e6:	f000 faa3 	bl	8bf30 <__malloc_unlock>
   8b9ea:	3408      	adds	r4, #8
   8b9ec:	4620      	mov	r0, r4
   8b9ee:	b003      	add	sp, #12
   8b9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8b9f4:	2400      	movs	r4, #0
   8b9f6:	230c      	movs	r3, #12
   8b9f8:	4620      	mov	r0, r4
   8b9fa:	602b      	str	r3, [r5, #0]
   8b9fc:	b003      	add	sp, #12
   8b9fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8ba02:	2040      	movs	r0, #64	; 0x40
   8ba04:	f44f 7100 	mov.w	r1, #512	; 0x200
   8ba08:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   8ba0c:	e74a      	b.n	8b8a4 <_malloc_r+0x44>
   8ba0e:	4423      	add	r3, r4
   8ba10:	685a      	ldr	r2, [r3, #4]
   8ba12:	68e1      	ldr	r1, [r4, #12]
   8ba14:	e7e0      	b.n	8b9d8 <_malloc_r+0x178>
   8ba16:	4423      	add	r3, r4
   8ba18:	685a      	ldr	r2, [r3, #4]
   8ba1a:	4628      	mov	r0, r5
   8ba1c:	f042 0201 	orr.w	r2, r2, #1
   8ba20:	605a      	str	r2, [r3, #4]
   8ba22:	3408      	adds	r4, #8
   8ba24:	f000 fa84 	bl	8bf30 <__malloc_unlock>
   8ba28:	4620      	mov	r0, r4
   8ba2a:	b003      	add	sp, #12
   8ba2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8ba30:	68bc      	ldr	r4, [r7, #8]
   8ba32:	6863      	ldr	r3, [r4, #4]
   8ba34:	f023 0803 	bic.w	r8, r3, #3
   8ba38:	45b0      	cmp	r8, r6
   8ba3a:	d304      	bcc.n	8ba46 <_malloc_r+0x1e6>
   8ba3c:	eba8 0306 	sub.w	r3, r8, r6
   8ba40:	2b0f      	cmp	r3, #15
   8ba42:	f300 8085 	bgt.w	8bb50 <_malloc_r+0x2f0>
   8ba46:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8bba0 <_malloc_r+0x340>
   8ba4a:	4b50      	ldr	r3, [pc, #320]	; (8bb8c <_malloc_r+0x32c>)
   8ba4c:	f8d9 2000 	ldr.w	r2, [r9]
   8ba50:	681b      	ldr	r3, [r3, #0]
   8ba52:	3201      	adds	r2, #1
   8ba54:	4433      	add	r3, r6
   8ba56:	eb04 0a08 	add.w	sl, r4, r8
   8ba5a:	f000 8154 	beq.w	8bd06 <_malloc_r+0x4a6>
   8ba5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8ba62:	330f      	adds	r3, #15
   8ba64:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   8ba68:	f02b 0b0f 	bic.w	fp, fp, #15
   8ba6c:	4659      	mov	r1, fp
   8ba6e:	4628      	mov	r0, r5
   8ba70:	f000 ff16 	bl	8c8a0 <_sbrk_r>
   8ba74:	1c41      	adds	r1, r0, #1
   8ba76:	4602      	mov	r2, r0
   8ba78:	f000 80fb 	beq.w	8bc72 <_malloc_r+0x412>
   8ba7c:	4582      	cmp	sl, r0
   8ba7e:	f200 80f6 	bhi.w	8bc6e <_malloc_r+0x40e>
   8ba82:	4b43      	ldr	r3, [pc, #268]	; (8bb90 <_malloc_r+0x330>)
   8ba84:	6819      	ldr	r1, [r3, #0]
   8ba86:	4459      	add	r1, fp
   8ba88:	6019      	str	r1, [r3, #0]
   8ba8a:	f000 814c 	beq.w	8bd26 <_malloc_r+0x4c6>
   8ba8e:	f8d9 0000 	ldr.w	r0, [r9]
   8ba92:	3001      	adds	r0, #1
   8ba94:	bf1b      	ittet	ne
   8ba96:	eba2 0a0a 	subne.w	sl, r2, sl
   8ba9a:	4451      	addne	r1, sl
   8ba9c:	f8c9 2000 	streq.w	r2, [r9]
   8baa0:	6019      	strne	r1, [r3, #0]
   8baa2:	f012 0107 	ands.w	r1, r2, #7
   8baa6:	f000 8114 	beq.w	8bcd2 <_malloc_r+0x472>
   8baaa:	f1c1 0008 	rsb	r0, r1, #8
   8baae:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   8bab2:	4402      	add	r2, r0
   8bab4:	3108      	adds	r1, #8
   8bab6:	eb02 090b 	add.w	r9, r2, fp
   8baba:	f3c9 090b 	ubfx	r9, r9, #0, #12
   8babe:	eba1 0909 	sub.w	r9, r1, r9
   8bac2:	4649      	mov	r1, r9
   8bac4:	4628      	mov	r0, r5
   8bac6:	9301      	str	r3, [sp, #4]
   8bac8:	9200      	str	r2, [sp, #0]
   8baca:	f000 fee9 	bl	8c8a0 <_sbrk_r>
   8bace:	1c43      	adds	r3, r0, #1
   8bad0:	e89d 000c 	ldmia.w	sp, {r2, r3}
   8bad4:	f000 8142 	beq.w	8bd5c <_malloc_r+0x4fc>
   8bad8:	1a80      	subs	r0, r0, r2
   8bada:	4448      	add	r0, r9
   8badc:	f040 0001 	orr.w	r0, r0, #1
   8bae0:	6819      	ldr	r1, [r3, #0]
   8bae2:	42bc      	cmp	r4, r7
   8bae4:	4449      	add	r1, r9
   8bae6:	60ba      	str	r2, [r7, #8]
   8bae8:	6019      	str	r1, [r3, #0]
   8baea:	6050      	str	r0, [r2, #4]
   8baec:	d017      	beq.n	8bb1e <_malloc_r+0x2be>
   8baee:	f1b8 0f0f 	cmp.w	r8, #15
   8baf2:	f240 80fa 	bls.w	8bcea <_malloc_r+0x48a>
   8baf6:	f04f 0c05 	mov.w	ip, #5
   8bafa:	6862      	ldr	r2, [r4, #4]
   8bafc:	f1a8 000c 	sub.w	r0, r8, #12
   8bb00:	f020 0007 	bic.w	r0, r0, #7
   8bb04:	f002 0201 	and.w	r2, r2, #1
   8bb08:	eb04 0e00 	add.w	lr, r4, r0
   8bb0c:	4302      	orrs	r2, r0
   8bb0e:	280f      	cmp	r0, #15
   8bb10:	6062      	str	r2, [r4, #4]
   8bb12:	f8ce c004 	str.w	ip, [lr, #4]
   8bb16:	f8ce c008 	str.w	ip, [lr, #8]
   8bb1a:	f200 8116 	bhi.w	8bd4a <_malloc_r+0x4ea>
   8bb1e:	4b1d      	ldr	r3, [pc, #116]	; (8bb94 <_malloc_r+0x334>)
   8bb20:	68bc      	ldr	r4, [r7, #8]
   8bb22:	681a      	ldr	r2, [r3, #0]
   8bb24:	4291      	cmp	r1, r2
   8bb26:	bf88      	it	hi
   8bb28:	6019      	strhi	r1, [r3, #0]
   8bb2a:	4b1b      	ldr	r3, [pc, #108]	; (8bb98 <_malloc_r+0x338>)
   8bb2c:	681a      	ldr	r2, [r3, #0]
   8bb2e:	4291      	cmp	r1, r2
   8bb30:	6862      	ldr	r2, [r4, #4]
   8bb32:	bf88      	it	hi
   8bb34:	6019      	strhi	r1, [r3, #0]
   8bb36:	f022 0203 	bic.w	r2, r2, #3
   8bb3a:	4296      	cmp	r6, r2
   8bb3c:	eba2 0306 	sub.w	r3, r2, r6
   8bb40:	d801      	bhi.n	8bb46 <_malloc_r+0x2e6>
   8bb42:	2b0f      	cmp	r3, #15
   8bb44:	dc04      	bgt.n	8bb50 <_malloc_r+0x2f0>
   8bb46:	4628      	mov	r0, r5
   8bb48:	f000 f9f2 	bl	8bf30 <__malloc_unlock>
   8bb4c:	2400      	movs	r4, #0
   8bb4e:	e74d      	b.n	8b9ec <_malloc_r+0x18c>
   8bb50:	f046 0201 	orr.w	r2, r6, #1
   8bb54:	f043 0301 	orr.w	r3, r3, #1
   8bb58:	4426      	add	r6, r4
   8bb5a:	6062      	str	r2, [r4, #4]
   8bb5c:	4628      	mov	r0, r5
   8bb5e:	60be      	str	r6, [r7, #8]
   8bb60:	3408      	adds	r4, #8
   8bb62:	6073      	str	r3, [r6, #4]
   8bb64:	f000 f9e4 	bl	8bf30 <__malloc_unlock>
   8bb68:	4620      	mov	r0, r4
   8bb6a:	b003      	add	sp, #12
   8bb6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8bb70:	2b14      	cmp	r3, #20
   8bb72:	d970      	bls.n	8bc56 <_malloc_r+0x3f6>
   8bb74:	2b54      	cmp	r3, #84	; 0x54
   8bb76:	f200 80a2 	bhi.w	8bcbe <_malloc_r+0x45e>
   8bb7a:	0b33      	lsrs	r3, r6, #12
   8bb7c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   8bb80:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   8bb84:	00c1      	lsls	r1, r0, #3
   8bb86:	e68d      	b.n	8b8a4 <_malloc_r+0x44>
   8bb88:	20000c80 	.word	0x20000c80
   8bb8c:	20001b34 	.word	0x20001b34
   8bb90:	20001b04 	.word	0x20001b04
   8bb94:	20001b2c 	.word	0x20001b2c
   8bb98:	20001b30 	.word	0x20001b30
   8bb9c:	20000c88 	.word	0x20000c88
   8bba0:	20001088 	.word	0x20001088
   8bba4:	0a5a      	lsrs	r2, r3, #9
   8bba6:	2a04      	cmp	r2, #4
   8bba8:	d95b      	bls.n	8bc62 <_malloc_r+0x402>
   8bbaa:	2a14      	cmp	r2, #20
   8bbac:	f200 80ae 	bhi.w	8bd0c <_malloc_r+0x4ac>
   8bbb0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   8bbb4:	00c9      	lsls	r1, r1, #3
   8bbb6:	325b      	adds	r2, #91	; 0x5b
   8bbb8:	eb07 0c01 	add.w	ip, r7, r1
   8bbbc:	5879      	ldr	r1, [r7, r1]
   8bbbe:	f1ac 0c08 	sub.w	ip, ip, #8
   8bbc2:	458c      	cmp	ip, r1
   8bbc4:	f000 8088 	beq.w	8bcd8 <_malloc_r+0x478>
   8bbc8:	684a      	ldr	r2, [r1, #4]
   8bbca:	f022 0203 	bic.w	r2, r2, #3
   8bbce:	4293      	cmp	r3, r2
   8bbd0:	d273      	bcs.n	8bcba <_malloc_r+0x45a>
   8bbd2:	6889      	ldr	r1, [r1, #8]
   8bbd4:	458c      	cmp	ip, r1
   8bbd6:	d1f7      	bne.n	8bbc8 <_malloc_r+0x368>
   8bbd8:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8bbdc:	687a      	ldr	r2, [r7, #4]
   8bbde:	60e3      	str	r3, [r4, #12]
   8bbe0:	f8c4 c008 	str.w	ip, [r4, #8]
   8bbe4:	609c      	str	r4, [r3, #8]
   8bbe6:	f8cc 400c 	str.w	r4, [ip, #12]
   8bbea:	e69e      	b.n	8b92a <_malloc_r+0xca>
   8bbec:	f046 0c01 	orr.w	ip, r6, #1
   8bbf0:	f042 0101 	orr.w	r1, r2, #1
   8bbf4:	4426      	add	r6, r4
   8bbf6:	f8c4 c004 	str.w	ip, [r4, #4]
   8bbfa:	4628      	mov	r0, r5
   8bbfc:	617e      	str	r6, [r7, #20]
   8bbfe:	613e      	str	r6, [r7, #16]
   8bc00:	f8c6 e00c 	str.w	lr, [r6, #12]
   8bc04:	f8c6 e008 	str.w	lr, [r6, #8]
   8bc08:	6071      	str	r1, [r6, #4]
   8bc0a:	50e2      	str	r2, [r4, r3]
   8bc0c:	f000 f990 	bl	8bf30 <__malloc_unlock>
   8bc10:	3408      	adds	r4, #8
   8bc12:	e6eb      	b.n	8b9ec <_malloc_r+0x18c>
   8bc14:	687a      	ldr	r2, [r7, #4]
   8bc16:	e688      	b.n	8b92a <_malloc_r+0xca>
   8bc18:	f108 0801 	add.w	r8, r8, #1
   8bc1c:	f018 0f03 	tst.w	r8, #3
   8bc20:	f10c 0c08 	add.w	ip, ip, #8
   8bc24:	f47f ae93 	bne.w	8b94e <_malloc_r+0xee>
   8bc28:	e02d      	b.n	8bc86 <_malloc_r+0x426>
   8bc2a:	68dc      	ldr	r4, [r3, #12]
   8bc2c:	42a3      	cmp	r3, r4
   8bc2e:	bf08      	it	eq
   8bc30:	3002      	addeq	r0, #2
   8bc32:	f43f ae4b 	beq.w	8b8cc <_malloc_r+0x6c>
   8bc36:	e6c9      	b.n	8b9cc <_malloc_r+0x16c>
   8bc38:	461c      	mov	r4, r3
   8bc3a:	4419      	add	r1, r3
   8bc3c:	684a      	ldr	r2, [r1, #4]
   8bc3e:	68db      	ldr	r3, [r3, #12]
   8bc40:	f854 6f08 	ldr.w	r6, [r4, #8]!
   8bc44:	f042 0201 	orr.w	r2, r2, #1
   8bc48:	604a      	str	r2, [r1, #4]
   8bc4a:	4628      	mov	r0, r5
   8bc4c:	60f3      	str	r3, [r6, #12]
   8bc4e:	609e      	str	r6, [r3, #8]
   8bc50:	f000 f96e 	bl	8bf30 <__malloc_unlock>
   8bc54:	e6ca      	b.n	8b9ec <_malloc_r+0x18c>
   8bc56:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8bc5a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8bc5e:	00c1      	lsls	r1, r0, #3
   8bc60:	e620      	b.n	8b8a4 <_malloc_r+0x44>
   8bc62:	099a      	lsrs	r2, r3, #6
   8bc64:	f102 0139 	add.w	r1, r2, #57	; 0x39
   8bc68:	00c9      	lsls	r1, r1, #3
   8bc6a:	3238      	adds	r2, #56	; 0x38
   8bc6c:	e7a4      	b.n	8bbb8 <_malloc_r+0x358>
   8bc6e:	42bc      	cmp	r4, r7
   8bc70:	d054      	beq.n	8bd1c <_malloc_r+0x4bc>
   8bc72:	68bc      	ldr	r4, [r7, #8]
   8bc74:	6862      	ldr	r2, [r4, #4]
   8bc76:	f022 0203 	bic.w	r2, r2, #3
   8bc7a:	e75e      	b.n	8bb3a <_malloc_r+0x2da>
   8bc7c:	f859 3908 	ldr.w	r3, [r9], #-8
   8bc80:	4599      	cmp	r9, r3
   8bc82:	f040 8086 	bne.w	8bd92 <_malloc_r+0x532>
   8bc86:	f010 0f03 	tst.w	r0, #3
   8bc8a:	f100 30ff 	add.w	r0, r0, #4294967295
   8bc8e:	d1f5      	bne.n	8bc7c <_malloc_r+0x41c>
   8bc90:	687b      	ldr	r3, [r7, #4]
   8bc92:	ea23 0304 	bic.w	r3, r3, r4
   8bc96:	607b      	str	r3, [r7, #4]
   8bc98:	0064      	lsls	r4, r4, #1
   8bc9a:	429c      	cmp	r4, r3
   8bc9c:	f63f aec8 	bhi.w	8ba30 <_malloc_r+0x1d0>
   8bca0:	2c00      	cmp	r4, #0
   8bca2:	f43f aec5 	beq.w	8ba30 <_malloc_r+0x1d0>
   8bca6:	421c      	tst	r4, r3
   8bca8:	4640      	mov	r0, r8
   8bcaa:	f47f ae4c 	bne.w	8b946 <_malloc_r+0xe6>
   8bcae:	0064      	lsls	r4, r4, #1
   8bcb0:	421c      	tst	r4, r3
   8bcb2:	f100 0004 	add.w	r0, r0, #4
   8bcb6:	d0fa      	beq.n	8bcae <_malloc_r+0x44e>
   8bcb8:	e645      	b.n	8b946 <_malloc_r+0xe6>
   8bcba:	468c      	mov	ip, r1
   8bcbc:	e78c      	b.n	8bbd8 <_malloc_r+0x378>
   8bcbe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8bcc2:	d815      	bhi.n	8bcf0 <_malloc_r+0x490>
   8bcc4:	0bf3      	lsrs	r3, r6, #15
   8bcc6:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8bcca:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8bcce:	00c1      	lsls	r1, r0, #3
   8bcd0:	e5e8      	b.n	8b8a4 <_malloc_r+0x44>
   8bcd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8bcd6:	e6ee      	b.n	8bab6 <_malloc_r+0x256>
   8bcd8:	2101      	movs	r1, #1
   8bcda:	687b      	ldr	r3, [r7, #4]
   8bcdc:	1092      	asrs	r2, r2, #2
   8bcde:	fa01 f202 	lsl.w	r2, r1, r2
   8bce2:	431a      	orrs	r2, r3
   8bce4:	607a      	str	r2, [r7, #4]
   8bce6:	4663      	mov	r3, ip
   8bce8:	e779      	b.n	8bbde <_malloc_r+0x37e>
   8bcea:	2301      	movs	r3, #1
   8bcec:	6053      	str	r3, [r2, #4]
   8bcee:	e72a      	b.n	8bb46 <_malloc_r+0x2e6>
   8bcf0:	f240 5254 	movw	r2, #1364	; 0x554
   8bcf4:	4293      	cmp	r3, r2
   8bcf6:	d822      	bhi.n	8bd3e <_malloc_r+0x4de>
   8bcf8:	0cb3      	lsrs	r3, r6, #18
   8bcfa:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8bcfe:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8bd02:	00c1      	lsls	r1, r0, #3
   8bd04:	e5ce      	b.n	8b8a4 <_malloc_r+0x44>
   8bd06:	f103 0b10 	add.w	fp, r3, #16
   8bd0a:	e6af      	b.n	8ba6c <_malloc_r+0x20c>
   8bd0c:	2a54      	cmp	r2, #84	; 0x54
   8bd0e:	d829      	bhi.n	8bd64 <_malloc_r+0x504>
   8bd10:	0b1a      	lsrs	r2, r3, #12
   8bd12:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   8bd16:	00c9      	lsls	r1, r1, #3
   8bd18:	326e      	adds	r2, #110	; 0x6e
   8bd1a:	e74d      	b.n	8bbb8 <_malloc_r+0x358>
   8bd1c:	4b20      	ldr	r3, [pc, #128]	; (8bda0 <_malloc_r+0x540>)
   8bd1e:	6819      	ldr	r1, [r3, #0]
   8bd20:	4459      	add	r1, fp
   8bd22:	6019      	str	r1, [r3, #0]
   8bd24:	e6b3      	b.n	8ba8e <_malloc_r+0x22e>
   8bd26:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8bd2a:	2800      	cmp	r0, #0
   8bd2c:	f47f aeaf 	bne.w	8ba8e <_malloc_r+0x22e>
   8bd30:	eb08 030b 	add.w	r3, r8, fp
   8bd34:	68ba      	ldr	r2, [r7, #8]
   8bd36:	f043 0301 	orr.w	r3, r3, #1
   8bd3a:	6053      	str	r3, [r2, #4]
   8bd3c:	e6ef      	b.n	8bb1e <_malloc_r+0x2be>
   8bd3e:	207f      	movs	r0, #127	; 0x7f
   8bd40:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8bd44:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   8bd48:	e5ac      	b.n	8b8a4 <_malloc_r+0x44>
   8bd4a:	f104 0108 	add.w	r1, r4, #8
   8bd4e:	4628      	mov	r0, r5
   8bd50:	9300      	str	r3, [sp, #0]
   8bd52:	f7ff fa59 	bl	8b208 <_free_r>
   8bd56:	9b00      	ldr	r3, [sp, #0]
   8bd58:	6819      	ldr	r1, [r3, #0]
   8bd5a:	e6e0      	b.n	8bb1e <_malloc_r+0x2be>
   8bd5c:	2001      	movs	r0, #1
   8bd5e:	f04f 0900 	mov.w	r9, #0
   8bd62:	e6bd      	b.n	8bae0 <_malloc_r+0x280>
   8bd64:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8bd68:	d805      	bhi.n	8bd76 <_malloc_r+0x516>
   8bd6a:	0bda      	lsrs	r2, r3, #15
   8bd6c:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8bd70:	00c9      	lsls	r1, r1, #3
   8bd72:	3277      	adds	r2, #119	; 0x77
   8bd74:	e720      	b.n	8bbb8 <_malloc_r+0x358>
   8bd76:	f240 5154 	movw	r1, #1364	; 0x554
   8bd7a:	428a      	cmp	r2, r1
   8bd7c:	d805      	bhi.n	8bd8a <_malloc_r+0x52a>
   8bd7e:	0c9a      	lsrs	r2, r3, #18
   8bd80:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   8bd84:	00c9      	lsls	r1, r1, #3
   8bd86:	327c      	adds	r2, #124	; 0x7c
   8bd88:	e716      	b.n	8bbb8 <_malloc_r+0x358>
   8bd8a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8bd8e:	227e      	movs	r2, #126	; 0x7e
   8bd90:	e712      	b.n	8bbb8 <_malloc_r+0x358>
   8bd92:	687b      	ldr	r3, [r7, #4]
   8bd94:	e780      	b.n	8bc98 <_malloc_r+0x438>
   8bd96:	08f0      	lsrs	r0, r6, #3
   8bd98:	f106 0308 	add.w	r3, r6, #8
   8bd9c:	e60e      	b.n	8b9bc <_malloc_r+0x15c>
   8bd9e:	bf00      	nop
   8bda0:	20001b04 	.word	0x20001b04

0008bda4 <__ascii_mbtowc>:
   8bda4:	b082      	sub	sp, #8
   8bda6:	b149      	cbz	r1, 8bdbc <__ascii_mbtowc+0x18>
   8bda8:	b15a      	cbz	r2, 8bdc2 <__ascii_mbtowc+0x1e>
   8bdaa:	b16b      	cbz	r3, 8bdc8 <__ascii_mbtowc+0x24>
   8bdac:	7813      	ldrb	r3, [r2, #0]
   8bdae:	600b      	str	r3, [r1, #0]
   8bdb0:	7812      	ldrb	r2, [r2, #0]
   8bdb2:	1c10      	adds	r0, r2, #0
   8bdb4:	bf18      	it	ne
   8bdb6:	2001      	movne	r0, #1
   8bdb8:	b002      	add	sp, #8
   8bdba:	4770      	bx	lr
   8bdbc:	a901      	add	r1, sp, #4
   8bdbe:	2a00      	cmp	r2, #0
   8bdc0:	d1f3      	bne.n	8bdaa <__ascii_mbtowc+0x6>
   8bdc2:	4610      	mov	r0, r2
   8bdc4:	b002      	add	sp, #8
   8bdc6:	4770      	bx	lr
   8bdc8:	f06f 0001 	mvn.w	r0, #1
   8bdcc:	e7f4      	b.n	8bdb8 <__ascii_mbtowc+0x14>
   8bdce:	bf00      	nop

0008bdd0 <memchr>:
   8bdd0:	0783      	lsls	r3, r0, #30
   8bdd2:	b470      	push	{r4, r5, r6}
   8bdd4:	b2cd      	uxtb	r5, r1
   8bdd6:	d03d      	beq.n	8be54 <memchr+0x84>
   8bdd8:	1e54      	subs	r4, r2, #1
   8bdda:	b30a      	cbz	r2, 8be20 <memchr+0x50>
   8bddc:	7803      	ldrb	r3, [r0, #0]
   8bdde:	42ab      	cmp	r3, r5
   8bde0:	d01f      	beq.n	8be22 <memchr+0x52>
   8bde2:	1c43      	adds	r3, r0, #1
   8bde4:	e005      	b.n	8bdf2 <memchr+0x22>
   8bde6:	f114 34ff 	adds.w	r4, r4, #4294967295
   8bdea:	d319      	bcc.n	8be20 <memchr+0x50>
   8bdec:	7802      	ldrb	r2, [r0, #0]
   8bdee:	42aa      	cmp	r2, r5
   8bdf0:	d017      	beq.n	8be22 <memchr+0x52>
   8bdf2:	f013 0f03 	tst.w	r3, #3
   8bdf6:	4618      	mov	r0, r3
   8bdf8:	f103 0301 	add.w	r3, r3, #1
   8bdfc:	d1f3      	bne.n	8bde6 <memchr+0x16>
   8bdfe:	2c03      	cmp	r4, #3
   8be00:	d811      	bhi.n	8be26 <memchr+0x56>
   8be02:	b34c      	cbz	r4, 8be58 <memchr+0x88>
   8be04:	7803      	ldrb	r3, [r0, #0]
   8be06:	42ab      	cmp	r3, r5
   8be08:	d00b      	beq.n	8be22 <memchr+0x52>
   8be0a:	4404      	add	r4, r0
   8be0c:	1c43      	adds	r3, r0, #1
   8be0e:	e002      	b.n	8be16 <memchr+0x46>
   8be10:	7802      	ldrb	r2, [r0, #0]
   8be12:	42aa      	cmp	r2, r5
   8be14:	d005      	beq.n	8be22 <memchr+0x52>
   8be16:	429c      	cmp	r4, r3
   8be18:	4618      	mov	r0, r3
   8be1a:	f103 0301 	add.w	r3, r3, #1
   8be1e:	d1f7      	bne.n	8be10 <memchr+0x40>
   8be20:	2000      	movs	r0, #0
   8be22:	bc70      	pop	{r4, r5, r6}
   8be24:	4770      	bx	lr
   8be26:	0209      	lsls	r1, r1, #8
   8be28:	b289      	uxth	r1, r1
   8be2a:	4329      	orrs	r1, r5
   8be2c:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   8be30:	6803      	ldr	r3, [r0, #0]
   8be32:	4606      	mov	r6, r0
   8be34:	404b      	eors	r3, r1
   8be36:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   8be3a:	ea22 0303 	bic.w	r3, r2, r3
   8be3e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8be42:	f100 0004 	add.w	r0, r0, #4
   8be46:	d103      	bne.n	8be50 <memchr+0x80>
   8be48:	3c04      	subs	r4, #4
   8be4a:	2c03      	cmp	r4, #3
   8be4c:	d8f0      	bhi.n	8be30 <memchr+0x60>
   8be4e:	e7d8      	b.n	8be02 <memchr+0x32>
   8be50:	4630      	mov	r0, r6
   8be52:	e7d7      	b.n	8be04 <memchr+0x34>
   8be54:	4614      	mov	r4, r2
   8be56:	e7d2      	b.n	8bdfe <memchr+0x2e>
   8be58:	4620      	mov	r0, r4
   8be5a:	e7e2      	b.n	8be22 <memchr+0x52>

0008be5c <memmove>:
   8be5c:	4288      	cmp	r0, r1
   8be5e:	b5f0      	push	{r4, r5, r6, r7, lr}
   8be60:	d90d      	bls.n	8be7e <memmove+0x22>
   8be62:	188b      	adds	r3, r1, r2
   8be64:	4298      	cmp	r0, r3
   8be66:	d20a      	bcs.n	8be7e <memmove+0x22>
   8be68:	1884      	adds	r4, r0, r2
   8be6a:	2a00      	cmp	r2, #0
   8be6c:	d051      	beq.n	8bf12 <memmove+0xb6>
   8be6e:	4622      	mov	r2, r4
   8be70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8be74:	4299      	cmp	r1, r3
   8be76:	f802 4d01 	strb.w	r4, [r2, #-1]!
   8be7a:	d1f9      	bne.n	8be70 <memmove+0x14>
   8be7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8be7e:	2a0f      	cmp	r2, #15
   8be80:	d948      	bls.n	8bf14 <memmove+0xb8>
   8be82:	ea41 0300 	orr.w	r3, r1, r0
   8be86:	079b      	lsls	r3, r3, #30
   8be88:	d146      	bne.n	8bf18 <memmove+0xbc>
   8be8a:	4615      	mov	r5, r2
   8be8c:	f100 0410 	add.w	r4, r0, #16
   8be90:	f101 0310 	add.w	r3, r1, #16
   8be94:	f853 6c10 	ldr.w	r6, [r3, #-16]
   8be98:	3d10      	subs	r5, #16
   8be9a:	f844 6c10 	str.w	r6, [r4, #-16]
   8be9e:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   8bea2:	2d0f      	cmp	r5, #15
   8bea4:	f844 6c0c 	str.w	r6, [r4, #-12]
   8bea8:	f853 6c08 	ldr.w	r6, [r3, #-8]
   8beac:	f104 0410 	add.w	r4, r4, #16
   8beb0:	f844 6c18 	str.w	r6, [r4, #-24]
   8beb4:	f853 6c04 	ldr.w	r6, [r3, #-4]
   8beb8:	f103 0310 	add.w	r3, r3, #16
   8bebc:	f844 6c14 	str.w	r6, [r4, #-20]
   8bec0:	d8e8      	bhi.n	8be94 <memmove+0x38>
   8bec2:	f1a2 0310 	sub.w	r3, r2, #16
   8bec6:	f023 030f 	bic.w	r3, r3, #15
   8beca:	f002 0e0f 	and.w	lr, r2, #15
   8bece:	3310      	adds	r3, #16
   8bed0:	f1be 0f03 	cmp.w	lr, #3
   8bed4:	4419      	add	r1, r3
   8bed6:	4403      	add	r3, r0
   8bed8:	d921      	bls.n	8bf1e <memmove+0xc2>
   8beda:	460e      	mov	r6, r1
   8bedc:	4674      	mov	r4, lr
   8bede:	1f1d      	subs	r5, r3, #4
   8bee0:	f856 7b04 	ldr.w	r7, [r6], #4
   8bee4:	3c04      	subs	r4, #4
   8bee6:	2c03      	cmp	r4, #3
   8bee8:	f845 7f04 	str.w	r7, [r5, #4]!
   8beec:	d8f8      	bhi.n	8bee0 <memmove+0x84>
   8beee:	f1ae 0404 	sub.w	r4, lr, #4
   8bef2:	f024 0403 	bic.w	r4, r4, #3
   8bef6:	3404      	adds	r4, #4
   8bef8:	4421      	add	r1, r4
   8befa:	4423      	add	r3, r4
   8befc:	f002 0203 	and.w	r2, r2, #3
   8bf00:	b162      	cbz	r2, 8bf1c <memmove+0xc0>
   8bf02:	3b01      	subs	r3, #1
   8bf04:	440a      	add	r2, r1
   8bf06:	f811 4b01 	ldrb.w	r4, [r1], #1
   8bf0a:	428a      	cmp	r2, r1
   8bf0c:	f803 4f01 	strb.w	r4, [r3, #1]!
   8bf10:	d1f9      	bne.n	8bf06 <memmove+0xaa>
   8bf12:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8bf14:	4603      	mov	r3, r0
   8bf16:	e7f3      	b.n	8bf00 <memmove+0xa4>
   8bf18:	4603      	mov	r3, r0
   8bf1a:	e7f2      	b.n	8bf02 <memmove+0xa6>
   8bf1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8bf1e:	4672      	mov	r2, lr
   8bf20:	e7ee      	b.n	8bf00 <memmove+0xa4>
   8bf22:	bf00      	nop

0008bf24 <__malloc_lock>:
   8bf24:	4801      	ldr	r0, [pc, #4]	; (8bf2c <__malloc_lock+0x8>)
   8bf26:	f7ff bc17 	b.w	8b758 <__retarget_lock_acquire_recursive>
   8bf2a:	bf00      	nop
   8bf2c:	20002490 	.word	0x20002490

0008bf30 <__malloc_unlock>:
   8bf30:	4801      	ldr	r0, [pc, #4]	; (8bf38 <__malloc_unlock+0x8>)
   8bf32:	f7ff bc13 	b.w	8b75c <__retarget_lock_release_recursive>
   8bf36:	bf00      	nop
   8bf38:	20002490 	.word	0x20002490

0008bf3c <_Balloc>:
   8bf3c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8bf3e:	b570      	push	{r4, r5, r6, lr}
   8bf40:	4605      	mov	r5, r0
   8bf42:	460c      	mov	r4, r1
   8bf44:	b14b      	cbz	r3, 8bf5a <_Balloc+0x1e>
   8bf46:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8bf4a:	b180      	cbz	r0, 8bf6e <_Balloc+0x32>
   8bf4c:	6802      	ldr	r2, [r0, #0]
   8bf4e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   8bf52:	2300      	movs	r3, #0
   8bf54:	6103      	str	r3, [r0, #16]
   8bf56:	60c3      	str	r3, [r0, #12]
   8bf58:	bd70      	pop	{r4, r5, r6, pc}
   8bf5a:	2221      	movs	r2, #33	; 0x21
   8bf5c:	2104      	movs	r1, #4
   8bf5e:	f000 fea7 	bl	8ccb0 <_calloc_r>
   8bf62:	64e8      	str	r0, [r5, #76]	; 0x4c
   8bf64:	4603      	mov	r3, r0
   8bf66:	2800      	cmp	r0, #0
   8bf68:	d1ed      	bne.n	8bf46 <_Balloc+0xa>
   8bf6a:	2000      	movs	r0, #0
   8bf6c:	bd70      	pop	{r4, r5, r6, pc}
   8bf6e:	2101      	movs	r1, #1
   8bf70:	fa01 f604 	lsl.w	r6, r1, r4
   8bf74:	1d72      	adds	r2, r6, #5
   8bf76:	4628      	mov	r0, r5
   8bf78:	0092      	lsls	r2, r2, #2
   8bf7a:	f000 fe99 	bl	8ccb0 <_calloc_r>
   8bf7e:	2800      	cmp	r0, #0
   8bf80:	d0f3      	beq.n	8bf6a <_Balloc+0x2e>
   8bf82:	6044      	str	r4, [r0, #4]
   8bf84:	6086      	str	r6, [r0, #8]
   8bf86:	e7e4      	b.n	8bf52 <_Balloc+0x16>

0008bf88 <_Bfree>:
   8bf88:	b131      	cbz	r1, 8bf98 <_Bfree+0x10>
   8bf8a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8bf8c:	684a      	ldr	r2, [r1, #4]
   8bf8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   8bf92:	6008      	str	r0, [r1, #0]
   8bf94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   8bf98:	4770      	bx	lr
   8bf9a:	bf00      	nop

0008bf9c <__multadd>:
   8bf9c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8bf9e:	460c      	mov	r4, r1
   8bfa0:	4605      	mov	r5, r0
   8bfa2:	f04f 0e00 	mov.w	lr, #0
   8bfa6:	690e      	ldr	r6, [r1, #16]
   8bfa8:	b083      	sub	sp, #12
   8bfaa:	f101 0714 	add.w	r7, r1, #20
   8bfae:	6838      	ldr	r0, [r7, #0]
   8bfb0:	f10e 0e01 	add.w	lr, lr, #1
   8bfb4:	b281      	uxth	r1, r0
   8bfb6:	fb02 3301 	mla	r3, r2, r1, r3
   8bfba:	0c01      	lsrs	r1, r0, #16
   8bfbc:	0c18      	lsrs	r0, r3, #16
   8bfbe:	fb02 0101 	mla	r1, r2, r1, r0
   8bfc2:	b29b      	uxth	r3, r3
   8bfc4:	eb03 4301 	add.w	r3, r3, r1, lsl #16
   8bfc8:	4576      	cmp	r6, lr
   8bfca:	f847 3b04 	str.w	r3, [r7], #4
   8bfce:	ea4f 4311 	mov.w	r3, r1, lsr #16
   8bfd2:	dcec      	bgt.n	8bfae <__multadd+0x12>
   8bfd4:	b13b      	cbz	r3, 8bfe6 <__multadd+0x4a>
   8bfd6:	68a2      	ldr	r2, [r4, #8]
   8bfd8:	4296      	cmp	r6, r2
   8bfda:	da07      	bge.n	8bfec <__multadd+0x50>
   8bfdc:	eb04 0286 	add.w	r2, r4, r6, lsl #2
   8bfe0:	3601      	adds	r6, #1
   8bfe2:	6153      	str	r3, [r2, #20]
   8bfe4:	6126      	str	r6, [r4, #16]
   8bfe6:	4620      	mov	r0, r4
   8bfe8:	b003      	add	sp, #12
   8bfea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8bfec:	6861      	ldr	r1, [r4, #4]
   8bfee:	4628      	mov	r0, r5
   8bff0:	3101      	adds	r1, #1
   8bff2:	9301      	str	r3, [sp, #4]
   8bff4:	f7ff ffa2 	bl	8bf3c <_Balloc>
   8bff8:	4607      	mov	r7, r0
   8bffa:	6922      	ldr	r2, [r4, #16]
   8bffc:	f104 010c 	add.w	r1, r4, #12
   8c000:	3202      	adds	r2, #2
   8c002:	0092      	lsls	r2, r2, #2
   8c004:	300c      	adds	r0, #12
   8c006:	f7fb fbb9 	bl	8777c <memcpy>
   8c00a:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   8c00c:	6861      	ldr	r1, [r4, #4]
   8c00e:	9b01      	ldr	r3, [sp, #4]
   8c010:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   8c014:	6020      	str	r0, [r4, #0]
   8c016:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   8c01a:	463c      	mov	r4, r7
   8c01c:	e7de      	b.n	8bfdc <__multadd+0x40>
   8c01e:	bf00      	nop

0008c020 <__hi0bits>:
   8c020:	0c02      	lsrs	r2, r0, #16
   8c022:	0412      	lsls	r2, r2, #16
   8c024:	4603      	mov	r3, r0
   8c026:	b9b2      	cbnz	r2, 8c056 <__hi0bits+0x36>
   8c028:	0403      	lsls	r3, r0, #16
   8c02a:	2010      	movs	r0, #16
   8c02c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   8c030:	bf04      	itt	eq
   8c032:	021b      	lsleq	r3, r3, #8
   8c034:	3008      	addeq	r0, #8
   8c036:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   8c03a:	bf04      	itt	eq
   8c03c:	011b      	lsleq	r3, r3, #4
   8c03e:	3004      	addeq	r0, #4
   8c040:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   8c044:	bf04      	itt	eq
   8c046:	009b      	lsleq	r3, r3, #2
   8c048:	3002      	addeq	r0, #2
   8c04a:	2b00      	cmp	r3, #0
   8c04c:	db02      	blt.n	8c054 <__hi0bits+0x34>
   8c04e:	005b      	lsls	r3, r3, #1
   8c050:	d403      	bmi.n	8c05a <__hi0bits+0x3a>
   8c052:	2020      	movs	r0, #32
   8c054:	4770      	bx	lr
   8c056:	2000      	movs	r0, #0
   8c058:	e7e8      	b.n	8c02c <__hi0bits+0xc>
   8c05a:	3001      	adds	r0, #1
   8c05c:	4770      	bx	lr
   8c05e:	bf00      	nop

0008c060 <__lo0bits>:
   8c060:	6803      	ldr	r3, [r0, #0]
   8c062:	4601      	mov	r1, r0
   8c064:	f013 0207 	ands.w	r2, r3, #7
   8c068:	d007      	beq.n	8c07a <__lo0bits+0x1a>
   8c06a:	07da      	lsls	r2, r3, #31
   8c06c:	d421      	bmi.n	8c0b2 <__lo0bits+0x52>
   8c06e:	0798      	lsls	r0, r3, #30
   8c070:	d421      	bmi.n	8c0b6 <__lo0bits+0x56>
   8c072:	089b      	lsrs	r3, r3, #2
   8c074:	600b      	str	r3, [r1, #0]
   8c076:	2002      	movs	r0, #2
   8c078:	4770      	bx	lr
   8c07a:	b298      	uxth	r0, r3
   8c07c:	b198      	cbz	r0, 8c0a6 <__lo0bits+0x46>
   8c07e:	4610      	mov	r0, r2
   8c080:	f013 0fff 	tst.w	r3, #255	; 0xff
   8c084:	bf04      	itt	eq
   8c086:	0a1b      	lsreq	r3, r3, #8
   8c088:	3008      	addeq	r0, #8
   8c08a:	071a      	lsls	r2, r3, #28
   8c08c:	bf04      	itt	eq
   8c08e:	091b      	lsreq	r3, r3, #4
   8c090:	3004      	addeq	r0, #4
   8c092:	079a      	lsls	r2, r3, #30
   8c094:	bf04      	itt	eq
   8c096:	089b      	lsreq	r3, r3, #2
   8c098:	3002      	addeq	r0, #2
   8c09a:	07da      	lsls	r2, r3, #31
   8c09c:	d407      	bmi.n	8c0ae <__lo0bits+0x4e>
   8c09e:	085b      	lsrs	r3, r3, #1
   8c0a0:	d104      	bne.n	8c0ac <__lo0bits+0x4c>
   8c0a2:	2020      	movs	r0, #32
   8c0a4:	4770      	bx	lr
   8c0a6:	0c1b      	lsrs	r3, r3, #16
   8c0a8:	2010      	movs	r0, #16
   8c0aa:	e7e9      	b.n	8c080 <__lo0bits+0x20>
   8c0ac:	3001      	adds	r0, #1
   8c0ae:	600b      	str	r3, [r1, #0]
   8c0b0:	4770      	bx	lr
   8c0b2:	2000      	movs	r0, #0
   8c0b4:	4770      	bx	lr
   8c0b6:	085b      	lsrs	r3, r3, #1
   8c0b8:	600b      	str	r3, [r1, #0]
   8c0ba:	2001      	movs	r0, #1
   8c0bc:	4770      	bx	lr
   8c0be:	bf00      	nop

0008c0c0 <__i2b>:
   8c0c0:	b510      	push	{r4, lr}
   8c0c2:	460c      	mov	r4, r1
   8c0c4:	2101      	movs	r1, #1
   8c0c6:	f7ff ff39 	bl	8bf3c <_Balloc>
   8c0ca:	2201      	movs	r2, #1
   8c0cc:	6144      	str	r4, [r0, #20]
   8c0ce:	6102      	str	r2, [r0, #16]
   8c0d0:	bd10      	pop	{r4, pc}
   8c0d2:	bf00      	nop

0008c0d4 <__multiply>:
   8c0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8c0d8:	690c      	ldr	r4, [r1, #16]
   8c0da:	6915      	ldr	r5, [r2, #16]
   8c0dc:	b083      	sub	sp, #12
   8c0de:	42ac      	cmp	r4, r5
   8c0e0:	468b      	mov	fp, r1
   8c0e2:	4616      	mov	r6, r2
   8c0e4:	da04      	bge.n	8c0f0 <__multiply+0x1c>
   8c0e6:	4622      	mov	r2, r4
   8c0e8:	46b3      	mov	fp, r6
   8c0ea:	462c      	mov	r4, r5
   8c0ec:	460e      	mov	r6, r1
   8c0ee:	4615      	mov	r5, r2
   8c0f0:	f8db 3008 	ldr.w	r3, [fp, #8]
   8c0f4:	eb04 0805 	add.w	r8, r4, r5
   8c0f8:	f8db 1004 	ldr.w	r1, [fp, #4]
   8c0fc:	4598      	cmp	r8, r3
   8c0fe:	bfc8      	it	gt
   8c100:	3101      	addgt	r1, #1
   8c102:	f7ff ff1b 	bl	8bf3c <_Balloc>
   8c106:	f100 0914 	add.w	r9, r0, #20
   8c10a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
   8c10e:	45d1      	cmp	r9, sl
   8c110:	9000      	str	r0, [sp, #0]
   8c112:	d205      	bcs.n	8c120 <__multiply+0x4c>
   8c114:	464b      	mov	r3, r9
   8c116:	2100      	movs	r1, #0
   8c118:	f843 1b04 	str.w	r1, [r3], #4
   8c11c:	459a      	cmp	sl, r3
   8c11e:	d8fb      	bhi.n	8c118 <__multiply+0x44>
   8c120:	f106 0c14 	add.w	ip, r6, #20
   8c124:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
   8c128:	f10b 0b14 	add.w	fp, fp, #20
   8c12c:	459c      	cmp	ip, r3
   8c12e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
   8c132:	d24b      	bcs.n	8c1cc <__multiply+0xf8>
   8c134:	f8cd a004 	str.w	sl, [sp, #4]
   8c138:	469a      	mov	sl, r3
   8c13a:	f8dc 5000 	ldr.w	r5, [ip]
   8c13e:	b2af      	uxth	r7, r5
   8c140:	b1e7      	cbz	r7, 8c17c <__multiply+0xa8>
   8c142:	464d      	mov	r5, r9
   8c144:	465e      	mov	r6, fp
   8c146:	2100      	movs	r1, #0
   8c148:	f856 2b04 	ldr.w	r2, [r6], #4
   8c14c:	6828      	ldr	r0, [r5, #0]
   8c14e:	b293      	uxth	r3, r2
   8c150:	b284      	uxth	r4, r0
   8c152:	0c12      	lsrs	r2, r2, #16
   8c154:	fb07 4303 	mla	r3, r7, r3, r4
   8c158:	0c00      	lsrs	r0, r0, #16
   8c15a:	fb07 0202 	mla	r2, r7, r2, r0
   8c15e:	440b      	add	r3, r1
   8c160:	eb02 4113 	add.w	r1, r2, r3, lsr #16
   8c164:	b29b      	uxth	r3, r3
   8c166:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   8c16a:	45b6      	cmp	lr, r6
   8c16c:	f845 3b04 	str.w	r3, [r5], #4
   8c170:	ea4f 4111 	mov.w	r1, r1, lsr #16
   8c174:	d8e8      	bhi.n	8c148 <__multiply+0x74>
   8c176:	6029      	str	r1, [r5, #0]
   8c178:	f8dc 5000 	ldr.w	r5, [ip]
   8c17c:	0c2d      	lsrs	r5, r5, #16
   8c17e:	d01d      	beq.n	8c1bc <__multiply+0xe8>
   8c180:	f8d9 3000 	ldr.w	r3, [r9]
   8c184:	4648      	mov	r0, r9
   8c186:	461c      	mov	r4, r3
   8c188:	4659      	mov	r1, fp
   8c18a:	2200      	movs	r2, #0
   8c18c:	880e      	ldrh	r6, [r1, #0]
   8c18e:	0c24      	lsrs	r4, r4, #16
   8c190:	fb05 4406 	mla	r4, r5, r6, r4
   8c194:	b29b      	uxth	r3, r3
   8c196:	4422      	add	r2, r4
   8c198:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8c19c:	f840 3b04 	str.w	r3, [r0], #4
   8c1a0:	f851 3b04 	ldr.w	r3, [r1], #4
   8c1a4:	6804      	ldr	r4, [r0, #0]
   8c1a6:	0c1b      	lsrs	r3, r3, #16
   8c1a8:	b2a6      	uxth	r6, r4
   8c1aa:	fb05 6303 	mla	r3, r5, r3, r6
   8c1ae:	458e      	cmp	lr, r1
   8c1b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   8c1b4:	ea4f 4213 	mov.w	r2, r3, lsr #16
   8c1b8:	d8e8      	bhi.n	8c18c <__multiply+0xb8>
   8c1ba:	6003      	str	r3, [r0, #0]
   8c1bc:	f10c 0c04 	add.w	ip, ip, #4
   8c1c0:	45e2      	cmp	sl, ip
   8c1c2:	f109 0904 	add.w	r9, r9, #4
   8c1c6:	d8b8      	bhi.n	8c13a <__multiply+0x66>
   8c1c8:	f8dd a004 	ldr.w	sl, [sp, #4]
   8c1cc:	f1b8 0f00 	cmp.w	r8, #0
   8c1d0:	dd0b      	ble.n	8c1ea <__multiply+0x116>
   8c1d2:	f85a 3c04 	ldr.w	r3, [sl, #-4]
   8c1d6:	f1aa 0a04 	sub.w	sl, sl, #4
   8c1da:	b11b      	cbz	r3, 8c1e4 <__multiply+0x110>
   8c1dc:	e005      	b.n	8c1ea <__multiply+0x116>
   8c1de:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   8c1e2:	b913      	cbnz	r3, 8c1ea <__multiply+0x116>
   8c1e4:	f1b8 0801 	subs.w	r8, r8, #1
   8c1e8:	d1f9      	bne.n	8c1de <__multiply+0x10a>
   8c1ea:	9800      	ldr	r0, [sp, #0]
   8c1ec:	f8c0 8010 	str.w	r8, [r0, #16]
   8c1f0:	b003      	add	sp, #12
   8c1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c1f6:	bf00      	nop

0008c1f8 <__pow5mult>:
   8c1f8:	f012 0303 	ands.w	r3, r2, #3
   8c1fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8c200:	4614      	mov	r4, r2
   8c202:	4607      	mov	r7, r0
   8c204:	d12e      	bne.n	8c264 <__pow5mult+0x6c>
   8c206:	460d      	mov	r5, r1
   8c208:	10a4      	asrs	r4, r4, #2
   8c20a:	d01c      	beq.n	8c246 <__pow5mult+0x4e>
   8c20c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
   8c20e:	b396      	cbz	r6, 8c276 <__pow5mult+0x7e>
   8c210:	07e3      	lsls	r3, r4, #31
   8c212:	f04f 0800 	mov.w	r8, #0
   8c216:	d406      	bmi.n	8c226 <__pow5mult+0x2e>
   8c218:	1064      	asrs	r4, r4, #1
   8c21a:	d014      	beq.n	8c246 <__pow5mult+0x4e>
   8c21c:	6830      	ldr	r0, [r6, #0]
   8c21e:	b1a8      	cbz	r0, 8c24c <__pow5mult+0x54>
   8c220:	4606      	mov	r6, r0
   8c222:	07e3      	lsls	r3, r4, #31
   8c224:	d5f8      	bpl.n	8c218 <__pow5mult+0x20>
   8c226:	4632      	mov	r2, r6
   8c228:	4629      	mov	r1, r5
   8c22a:	4638      	mov	r0, r7
   8c22c:	f7ff ff52 	bl	8c0d4 <__multiply>
   8c230:	b1b5      	cbz	r5, 8c260 <__pow5mult+0x68>
   8c232:	686a      	ldr	r2, [r5, #4]
   8c234:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   8c236:	1064      	asrs	r4, r4, #1
   8c238:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   8c23c:	6029      	str	r1, [r5, #0]
   8c23e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   8c242:	4605      	mov	r5, r0
   8c244:	d1ea      	bne.n	8c21c <__pow5mult+0x24>
   8c246:	4628      	mov	r0, r5
   8c248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8c24c:	4632      	mov	r2, r6
   8c24e:	4631      	mov	r1, r6
   8c250:	4638      	mov	r0, r7
   8c252:	f7ff ff3f 	bl	8c0d4 <__multiply>
   8c256:	6030      	str	r0, [r6, #0]
   8c258:	f8c0 8000 	str.w	r8, [r0]
   8c25c:	4606      	mov	r6, r0
   8c25e:	e7e0      	b.n	8c222 <__pow5mult+0x2a>
   8c260:	4605      	mov	r5, r0
   8c262:	e7d9      	b.n	8c218 <__pow5mult+0x20>
   8c264:	4a0b      	ldr	r2, [pc, #44]	; (8c294 <__pow5mult+0x9c>)
   8c266:	3b01      	subs	r3, #1
   8c268:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   8c26c:	2300      	movs	r3, #0
   8c26e:	f7ff fe95 	bl	8bf9c <__multadd>
   8c272:	4605      	mov	r5, r0
   8c274:	e7c8      	b.n	8c208 <__pow5mult+0x10>
   8c276:	2101      	movs	r1, #1
   8c278:	4638      	mov	r0, r7
   8c27a:	f7ff fe5f 	bl	8bf3c <_Balloc>
   8c27e:	f240 2171 	movw	r1, #625	; 0x271
   8c282:	2201      	movs	r2, #1
   8c284:	2300      	movs	r3, #0
   8c286:	6141      	str	r1, [r0, #20]
   8c288:	6102      	str	r2, [r0, #16]
   8c28a:	4606      	mov	r6, r0
   8c28c:	64b8      	str	r0, [r7, #72]	; 0x48
   8c28e:	6003      	str	r3, [r0, #0]
   8c290:	e7be      	b.n	8c210 <__pow5mult+0x18>
   8c292:	bf00      	nop
   8c294:	0008dbc0 	.word	0x0008dbc0

0008c298 <__lshift>:
   8c298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8c29c:	690b      	ldr	r3, [r1, #16]
   8c29e:	1154      	asrs	r4, r2, #5
   8c2a0:	eb04 0803 	add.w	r8, r4, r3
   8c2a4:	688b      	ldr	r3, [r1, #8]
   8c2a6:	f108 0501 	add.w	r5, r8, #1
   8c2aa:	429d      	cmp	r5, r3
   8c2ac:	460e      	mov	r6, r1
   8c2ae:	4691      	mov	r9, r2
   8c2b0:	4607      	mov	r7, r0
   8c2b2:	6849      	ldr	r1, [r1, #4]
   8c2b4:	dd04      	ble.n	8c2c0 <__lshift+0x28>
   8c2b6:	005b      	lsls	r3, r3, #1
   8c2b8:	429d      	cmp	r5, r3
   8c2ba:	f101 0101 	add.w	r1, r1, #1
   8c2be:	dcfa      	bgt.n	8c2b6 <__lshift+0x1e>
   8c2c0:	4638      	mov	r0, r7
   8c2c2:	f7ff fe3b 	bl	8bf3c <_Balloc>
   8c2c6:	2c00      	cmp	r4, #0
   8c2c8:	f100 0314 	add.w	r3, r0, #20
   8c2cc:	dd06      	ble.n	8c2dc <__lshift+0x44>
   8c2ce:	2100      	movs	r1, #0
   8c2d0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
   8c2d4:	f843 1b04 	str.w	r1, [r3], #4
   8c2d8:	429a      	cmp	r2, r3
   8c2da:	d1fb      	bne.n	8c2d4 <__lshift+0x3c>
   8c2dc:	6934      	ldr	r4, [r6, #16]
   8c2de:	f106 0114 	add.w	r1, r6, #20
   8c2e2:	f019 091f 	ands.w	r9, r9, #31
   8c2e6:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
   8c2ea:	d01d      	beq.n	8c328 <__lshift+0x90>
   8c2ec:	2200      	movs	r2, #0
   8c2ee:	f1c9 0c20 	rsb	ip, r9, #32
   8c2f2:	680c      	ldr	r4, [r1, #0]
   8c2f4:	fa04 f409 	lsl.w	r4, r4, r9
   8c2f8:	4314      	orrs	r4, r2
   8c2fa:	f843 4b04 	str.w	r4, [r3], #4
   8c2fe:	f851 2b04 	ldr.w	r2, [r1], #4
   8c302:	458e      	cmp	lr, r1
   8c304:	fa22 f20c 	lsr.w	r2, r2, ip
   8c308:	d8f3      	bhi.n	8c2f2 <__lshift+0x5a>
   8c30a:	601a      	str	r2, [r3, #0]
   8c30c:	b10a      	cbz	r2, 8c312 <__lshift+0x7a>
   8c30e:	f108 0502 	add.w	r5, r8, #2
   8c312:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   8c314:	6872      	ldr	r2, [r6, #4]
   8c316:	3d01      	subs	r5, #1
   8c318:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   8c31c:	6105      	str	r5, [r0, #16]
   8c31e:	6031      	str	r1, [r6, #0]
   8c320:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   8c324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8c328:	3b04      	subs	r3, #4
   8c32a:	f851 2b04 	ldr.w	r2, [r1], #4
   8c32e:	458e      	cmp	lr, r1
   8c330:	f843 2f04 	str.w	r2, [r3, #4]!
   8c334:	d8f9      	bhi.n	8c32a <__lshift+0x92>
   8c336:	e7ec      	b.n	8c312 <__lshift+0x7a>

0008c338 <__mcmp>:
   8c338:	b430      	push	{r4, r5}
   8c33a:	690b      	ldr	r3, [r1, #16]
   8c33c:	4605      	mov	r5, r0
   8c33e:	6900      	ldr	r0, [r0, #16]
   8c340:	1ac0      	subs	r0, r0, r3
   8c342:	d10f      	bne.n	8c364 <__mcmp+0x2c>
   8c344:	009b      	lsls	r3, r3, #2
   8c346:	3514      	adds	r5, #20
   8c348:	3114      	adds	r1, #20
   8c34a:	4419      	add	r1, r3
   8c34c:	442b      	add	r3, r5
   8c34e:	e001      	b.n	8c354 <__mcmp+0x1c>
   8c350:	429d      	cmp	r5, r3
   8c352:	d207      	bcs.n	8c364 <__mcmp+0x2c>
   8c354:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   8c358:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   8c35c:	4294      	cmp	r4, r2
   8c35e:	d0f7      	beq.n	8c350 <__mcmp+0x18>
   8c360:	d302      	bcc.n	8c368 <__mcmp+0x30>
   8c362:	2001      	movs	r0, #1
   8c364:	bc30      	pop	{r4, r5}
   8c366:	4770      	bx	lr
   8c368:	f04f 30ff 	mov.w	r0, #4294967295
   8c36c:	e7fa      	b.n	8c364 <__mcmp+0x2c>
   8c36e:	bf00      	nop

0008c370 <__mdiff>:
   8c370:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8c374:	690c      	ldr	r4, [r1, #16]
   8c376:	4689      	mov	r9, r1
   8c378:	6911      	ldr	r1, [r2, #16]
   8c37a:	4692      	mov	sl, r2
   8c37c:	1a64      	subs	r4, r4, r1
   8c37e:	2c00      	cmp	r4, #0
   8c380:	d117      	bne.n	8c3b2 <__mdiff+0x42>
   8c382:	0089      	lsls	r1, r1, #2
   8c384:	f109 0714 	add.w	r7, r9, #20
   8c388:	f102 0614 	add.w	r6, r2, #20
   8c38c:	187b      	adds	r3, r7, r1
   8c38e:	4431      	add	r1, r6
   8c390:	e001      	b.n	8c396 <__mdiff+0x26>
   8c392:	429f      	cmp	r7, r3
   8c394:	d265      	bcs.n	8c462 <__mdiff+0xf2>
   8c396:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   8c39a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   8c39e:	4295      	cmp	r5, r2
   8c3a0:	d0f7      	beq.n	8c392 <__mdiff+0x22>
   8c3a2:	d267      	bcs.n	8c474 <__mdiff+0x104>
   8c3a4:	464b      	mov	r3, r9
   8c3a6:	46bb      	mov	fp, r7
   8c3a8:	46d1      	mov	r9, sl
   8c3aa:	4637      	mov	r7, r6
   8c3ac:	469a      	mov	sl, r3
   8c3ae:	2401      	movs	r4, #1
   8c3b0:	e005      	b.n	8c3be <__mdiff+0x4e>
   8c3b2:	db61      	blt.n	8c478 <__mdiff+0x108>
   8c3b4:	2400      	movs	r4, #0
   8c3b6:	f109 0714 	add.w	r7, r9, #20
   8c3ba:	f10a 0b14 	add.w	fp, sl, #20
   8c3be:	f8d9 1004 	ldr.w	r1, [r9, #4]
   8c3c2:	f7ff fdbb 	bl	8bf3c <_Balloc>
   8c3c6:	465d      	mov	r5, fp
   8c3c8:	f04f 0800 	mov.w	r8, #0
   8c3cc:	f8d9 e010 	ldr.w	lr, [r9, #16]
   8c3d0:	f8da 3010 	ldr.w	r3, [sl, #16]
   8c3d4:	463e      	mov	r6, r7
   8c3d6:	60c4      	str	r4, [r0, #12]
   8c3d8:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
   8c3dc:	eb07 078e 	add.w	r7, r7, lr, lsl #2
   8c3e0:	f100 0414 	add.w	r4, r0, #20
   8c3e4:	f856 9b04 	ldr.w	r9, [r6], #4
   8c3e8:	f855 2b04 	ldr.w	r2, [r5], #4
   8c3ec:	fa1f f389 	uxth.w	r3, r9
   8c3f0:	4443      	add	r3, r8
   8c3f2:	fa1f f882 	uxth.w	r8, r2
   8c3f6:	0c12      	lsrs	r2, r2, #16
   8c3f8:	eba3 0308 	sub.w	r3, r3, r8
   8c3fc:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
   8c400:	eb02 4223 	add.w	r2, r2, r3, asr #16
   8c404:	b29b      	uxth	r3, r3
   8c406:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8c40a:	45ac      	cmp	ip, r5
   8c40c:	f844 3b04 	str.w	r3, [r4], #4
   8c410:	ea4f 4822 	mov.w	r8, r2, asr #16
   8c414:	d8e6      	bhi.n	8c3e4 <__mdiff+0x74>
   8c416:	42b7      	cmp	r7, r6
   8c418:	d917      	bls.n	8c44a <__mdiff+0xda>
   8c41a:	46a4      	mov	ip, r4
   8c41c:	4635      	mov	r5, r6
   8c41e:	f855 3b04 	ldr.w	r3, [r5], #4
   8c422:	b299      	uxth	r1, r3
   8c424:	4441      	add	r1, r8
   8c426:	140a      	asrs	r2, r1, #16
   8c428:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   8c42c:	b289      	uxth	r1, r1
   8c42e:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   8c432:	42af      	cmp	r7, r5
   8c434:	f84c 3b04 	str.w	r3, [ip], #4
   8c438:	ea4f 4822 	mov.w	r8, r2, asr #16
   8c43c:	d8ef      	bhi.n	8c41e <__mdiff+0xae>
   8c43e:	43f6      	mvns	r6, r6
   8c440:	4437      	add	r7, r6
   8c442:	f027 0703 	bic.w	r7, r7, #3
   8c446:	3704      	adds	r7, #4
   8c448:	443c      	add	r4, r7
   8c44a:	3c04      	subs	r4, #4
   8c44c:	b92b      	cbnz	r3, 8c45a <__mdiff+0xea>
   8c44e:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   8c452:	f10e 3eff 	add.w	lr, lr, #4294967295
   8c456:	2b00      	cmp	r3, #0
   8c458:	d0f9      	beq.n	8c44e <__mdiff+0xde>
   8c45a:	f8c0 e010 	str.w	lr, [r0, #16]
   8c45e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c462:	2100      	movs	r1, #0
   8c464:	f7ff fd6a 	bl	8bf3c <_Balloc>
   8c468:	2201      	movs	r2, #1
   8c46a:	2300      	movs	r3, #0
   8c46c:	6102      	str	r2, [r0, #16]
   8c46e:	6143      	str	r3, [r0, #20]
   8c470:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c474:	46b3      	mov	fp, r6
   8c476:	e7a2      	b.n	8c3be <__mdiff+0x4e>
   8c478:	464b      	mov	r3, r9
   8c47a:	f109 0b14 	add.w	fp, r9, #20
   8c47e:	f102 0714 	add.w	r7, r2, #20
   8c482:	4691      	mov	r9, r2
   8c484:	2401      	movs	r4, #1
   8c486:	469a      	mov	sl, r3
   8c488:	e799      	b.n	8c3be <__mdiff+0x4e>
   8c48a:	bf00      	nop

0008c48c <__d2b>:
   8c48c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8c48e:	2101      	movs	r1, #1
   8c490:	b083      	sub	sp, #12
   8c492:	461c      	mov	r4, r3
   8c494:	f3c3 550a 	ubfx	r5, r3, #20, #11
   8c498:	4616      	mov	r6, r2
   8c49a:	f7ff fd4f 	bl	8bf3c <_Balloc>
   8c49e:	f3c4 0413 	ubfx	r4, r4, #0, #20
   8c4a2:	4607      	mov	r7, r0
   8c4a4:	b10d      	cbz	r5, 8c4aa <__d2b+0x1e>
   8c4a6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
   8c4aa:	9401      	str	r4, [sp, #4]
   8c4ac:	b306      	cbz	r6, 8c4f0 <__d2b+0x64>
   8c4ae:	a802      	add	r0, sp, #8
   8c4b0:	f840 6d08 	str.w	r6, [r0, #-8]!
   8c4b4:	f7ff fdd4 	bl	8c060 <__lo0bits>
   8c4b8:	2800      	cmp	r0, #0
   8c4ba:	d130      	bne.n	8c51e <__d2b+0x92>
   8c4bc:	e89d 000c 	ldmia.w	sp, {r2, r3}
   8c4c0:	617a      	str	r2, [r7, #20]
   8c4c2:	2b00      	cmp	r3, #0
   8c4c4:	bf0c      	ite	eq
   8c4c6:	2101      	moveq	r1, #1
   8c4c8:	2102      	movne	r1, #2
   8c4ca:	61bb      	str	r3, [r7, #24]
   8c4cc:	6139      	str	r1, [r7, #16]
   8c4ce:	b9d5      	cbnz	r5, 8c506 <__d2b+0x7a>
   8c4d0:	9a08      	ldr	r2, [sp, #32]
   8c4d2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   8c4d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   8c4da:	6010      	str	r0, [r2, #0]
   8c4dc:	6918      	ldr	r0, [r3, #16]
   8c4de:	f7ff fd9f 	bl	8c020 <__hi0bits>
   8c4e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8c4e4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
   8c4e8:	6018      	str	r0, [r3, #0]
   8c4ea:	4638      	mov	r0, r7
   8c4ec:	b003      	add	sp, #12
   8c4ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8c4f0:	a801      	add	r0, sp, #4
   8c4f2:	f7ff fdb5 	bl	8c060 <__lo0bits>
   8c4f6:	2201      	movs	r2, #1
   8c4f8:	9b01      	ldr	r3, [sp, #4]
   8c4fa:	4611      	mov	r1, r2
   8c4fc:	3020      	adds	r0, #32
   8c4fe:	613a      	str	r2, [r7, #16]
   8c500:	617b      	str	r3, [r7, #20]
   8c502:	2d00      	cmp	r5, #0
   8c504:	d0e4      	beq.n	8c4d0 <__d2b+0x44>
   8c506:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   8c50a:	9a08      	ldr	r2, [sp, #32]
   8c50c:	4403      	add	r3, r0
   8c50e:	6013      	str	r3, [r2, #0]
   8c510:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8c512:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   8c516:	6018      	str	r0, [r3, #0]
   8c518:	4638      	mov	r0, r7
   8c51a:	b003      	add	sp, #12
   8c51c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8c51e:	9b01      	ldr	r3, [sp, #4]
   8c520:	f1c0 0220 	rsb	r2, r0, #32
   8c524:	9900      	ldr	r1, [sp, #0]
   8c526:	fa03 f202 	lsl.w	r2, r3, r2
   8c52a:	430a      	orrs	r2, r1
   8c52c:	40c3      	lsrs	r3, r0
   8c52e:	9301      	str	r3, [sp, #4]
   8c530:	617a      	str	r2, [r7, #20]
   8c532:	e7c6      	b.n	8c4c2 <__d2b+0x36>

0008c534 <_realloc_r>:
   8c534:	2900      	cmp	r1, #0
   8c536:	f000 8094 	beq.w	8c662 <_realloc_r+0x12e>
   8c53a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8c53e:	460c      	mov	r4, r1
   8c540:	4615      	mov	r5, r2
   8c542:	b083      	sub	sp, #12
   8c544:	4680      	mov	r8, r0
   8c546:	f105 060b 	add.w	r6, r5, #11
   8c54a:	f7ff fceb 	bl	8bf24 <__malloc_lock>
   8c54e:	f854 ec04 	ldr.w	lr, [r4, #-4]
   8c552:	2e16      	cmp	r6, #22
   8c554:	f02e 0703 	bic.w	r7, lr, #3
   8c558:	f1a4 0908 	sub.w	r9, r4, #8
   8c55c:	d83c      	bhi.n	8c5d8 <_realloc_r+0xa4>
   8c55e:	2210      	movs	r2, #16
   8c560:	4616      	mov	r6, r2
   8c562:	42b5      	cmp	r5, r6
   8c564:	d83d      	bhi.n	8c5e2 <_realloc_r+0xae>
   8c566:	4297      	cmp	r7, r2
   8c568:	da43      	bge.n	8c5f2 <_realloc_r+0xbe>
   8c56a:	4bc6      	ldr	r3, [pc, #792]	; (8c884 <_realloc_r+0x350>)
   8c56c:	eb09 0007 	add.w	r0, r9, r7
   8c570:	6899      	ldr	r1, [r3, #8]
   8c572:	4288      	cmp	r0, r1
   8c574:	f000 80c3 	beq.w	8c6fe <_realloc_r+0x1ca>
   8c578:	6843      	ldr	r3, [r0, #4]
   8c57a:	f023 0101 	bic.w	r1, r3, #1
   8c57e:	4401      	add	r1, r0
   8c580:	6849      	ldr	r1, [r1, #4]
   8c582:	07c9      	lsls	r1, r1, #31
   8c584:	d54d      	bpl.n	8c622 <_realloc_r+0xee>
   8c586:	f01e 0f01 	tst.w	lr, #1
   8c58a:	f000 809b 	beq.w	8c6c4 <_realloc_r+0x190>
   8c58e:	4629      	mov	r1, r5
   8c590:	4640      	mov	r0, r8
   8c592:	f7ff f965 	bl	8b860 <_malloc_r>
   8c596:	4605      	mov	r5, r0
   8c598:	2800      	cmp	r0, #0
   8c59a:	d03b      	beq.n	8c614 <_realloc_r+0xe0>
   8c59c:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8c5a0:	f1a0 0208 	sub.w	r2, r0, #8
   8c5a4:	f023 0301 	bic.w	r3, r3, #1
   8c5a8:	444b      	add	r3, r9
   8c5aa:	429a      	cmp	r2, r3
   8c5ac:	f000 812b 	beq.w	8c806 <_realloc_r+0x2d2>
   8c5b0:	1f3a      	subs	r2, r7, #4
   8c5b2:	2a24      	cmp	r2, #36	; 0x24
   8c5b4:	f200 8118 	bhi.w	8c7e8 <_realloc_r+0x2b4>
   8c5b8:	2a13      	cmp	r2, #19
   8c5ba:	f200 80eb 	bhi.w	8c794 <_realloc_r+0x260>
   8c5be:	4603      	mov	r3, r0
   8c5c0:	4622      	mov	r2, r4
   8c5c2:	6811      	ldr	r1, [r2, #0]
   8c5c4:	6019      	str	r1, [r3, #0]
   8c5c6:	6851      	ldr	r1, [r2, #4]
   8c5c8:	6059      	str	r1, [r3, #4]
   8c5ca:	6892      	ldr	r2, [r2, #8]
   8c5cc:	609a      	str	r2, [r3, #8]
   8c5ce:	4621      	mov	r1, r4
   8c5d0:	4640      	mov	r0, r8
   8c5d2:	f7fe fe19 	bl	8b208 <_free_r>
   8c5d6:	e01d      	b.n	8c614 <_realloc_r+0xe0>
   8c5d8:	f026 0607 	bic.w	r6, r6, #7
   8c5dc:	2e00      	cmp	r6, #0
   8c5de:	4632      	mov	r2, r6
   8c5e0:	dabf      	bge.n	8c562 <_realloc_r+0x2e>
   8c5e2:	2500      	movs	r5, #0
   8c5e4:	230c      	movs	r3, #12
   8c5e6:	4628      	mov	r0, r5
   8c5e8:	f8c8 3000 	str.w	r3, [r8]
   8c5ec:	b003      	add	sp, #12
   8c5ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c5f2:	4625      	mov	r5, r4
   8c5f4:	1bbb      	subs	r3, r7, r6
   8c5f6:	2b0f      	cmp	r3, #15
   8c5f8:	f8d9 2004 	ldr.w	r2, [r9, #4]
   8c5fc:	d81d      	bhi.n	8c63a <_realloc_r+0x106>
   8c5fe:	f002 0201 	and.w	r2, r2, #1
   8c602:	433a      	orrs	r2, r7
   8c604:	eb09 0107 	add.w	r1, r9, r7
   8c608:	f8c9 2004 	str.w	r2, [r9, #4]
   8c60c:	684b      	ldr	r3, [r1, #4]
   8c60e:	f043 0301 	orr.w	r3, r3, #1
   8c612:	604b      	str	r3, [r1, #4]
   8c614:	4640      	mov	r0, r8
   8c616:	f7ff fc8b 	bl	8bf30 <__malloc_unlock>
   8c61a:	4628      	mov	r0, r5
   8c61c:	b003      	add	sp, #12
   8c61e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c622:	f023 0303 	bic.w	r3, r3, #3
   8c626:	18f9      	adds	r1, r7, r3
   8c628:	4291      	cmp	r1, r2
   8c62a:	db1d      	blt.n	8c668 <_realloc_r+0x134>
   8c62c:	68c3      	ldr	r3, [r0, #12]
   8c62e:	6882      	ldr	r2, [r0, #8]
   8c630:	4625      	mov	r5, r4
   8c632:	60d3      	str	r3, [r2, #12]
   8c634:	460f      	mov	r7, r1
   8c636:	609a      	str	r2, [r3, #8]
   8c638:	e7dc      	b.n	8c5f4 <_realloc_r+0xc0>
   8c63a:	f002 0201 	and.w	r2, r2, #1
   8c63e:	eb09 0106 	add.w	r1, r9, r6
   8c642:	f043 0301 	orr.w	r3, r3, #1
   8c646:	4332      	orrs	r2, r6
   8c648:	f8c9 2004 	str.w	r2, [r9, #4]
   8c64c:	444f      	add	r7, r9
   8c64e:	604b      	str	r3, [r1, #4]
   8c650:	687b      	ldr	r3, [r7, #4]
   8c652:	3108      	adds	r1, #8
   8c654:	f043 0301 	orr.w	r3, r3, #1
   8c658:	607b      	str	r3, [r7, #4]
   8c65a:	4640      	mov	r0, r8
   8c65c:	f7fe fdd4 	bl	8b208 <_free_r>
   8c660:	e7d8      	b.n	8c614 <_realloc_r+0xe0>
   8c662:	4611      	mov	r1, r2
   8c664:	f7ff b8fc 	b.w	8b860 <_malloc_r>
   8c668:	f01e 0f01 	tst.w	lr, #1
   8c66c:	d18f      	bne.n	8c58e <_realloc_r+0x5a>
   8c66e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8c672:	eba9 0a01 	sub.w	sl, r9, r1
   8c676:	f8da 1004 	ldr.w	r1, [sl, #4]
   8c67a:	f021 0103 	bic.w	r1, r1, #3
   8c67e:	440b      	add	r3, r1
   8c680:	443b      	add	r3, r7
   8c682:	4293      	cmp	r3, r2
   8c684:	db26      	blt.n	8c6d4 <_realloc_r+0x1a0>
   8c686:	4655      	mov	r5, sl
   8c688:	68c1      	ldr	r1, [r0, #12]
   8c68a:	6880      	ldr	r0, [r0, #8]
   8c68c:	1f3a      	subs	r2, r7, #4
   8c68e:	60c1      	str	r1, [r0, #12]
   8c690:	6088      	str	r0, [r1, #8]
   8c692:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8c696:	f8da 100c 	ldr.w	r1, [sl, #12]
   8c69a:	2a24      	cmp	r2, #36	; 0x24
   8c69c:	60c1      	str	r1, [r0, #12]
   8c69e:	6088      	str	r0, [r1, #8]
   8c6a0:	d826      	bhi.n	8c6f0 <_realloc_r+0x1bc>
   8c6a2:	2a13      	cmp	r2, #19
   8c6a4:	f240 8081 	bls.w	8c7aa <_realloc_r+0x276>
   8c6a8:	6821      	ldr	r1, [r4, #0]
   8c6aa:	2a1b      	cmp	r2, #27
   8c6ac:	f8ca 1008 	str.w	r1, [sl, #8]
   8c6b0:	6861      	ldr	r1, [r4, #4]
   8c6b2:	f8ca 100c 	str.w	r1, [sl, #12]
   8c6b6:	f200 80ad 	bhi.w	8c814 <_realloc_r+0x2e0>
   8c6ba:	f104 0008 	add.w	r0, r4, #8
   8c6be:	f10a 0210 	add.w	r2, sl, #16
   8c6c2:	e074      	b.n	8c7ae <_realloc_r+0x27a>
   8c6c4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8c6c8:	eba9 0a03 	sub.w	sl, r9, r3
   8c6cc:	f8da 1004 	ldr.w	r1, [sl, #4]
   8c6d0:	f021 0103 	bic.w	r1, r1, #3
   8c6d4:	187b      	adds	r3, r7, r1
   8c6d6:	4293      	cmp	r3, r2
   8c6d8:	f6ff af59 	blt.w	8c58e <_realloc_r+0x5a>
   8c6dc:	4655      	mov	r5, sl
   8c6de:	f8da 100c 	ldr.w	r1, [sl, #12]
   8c6e2:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8c6e6:	1f3a      	subs	r2, r7, #4
   8c6e8:	2a24      	cmp	r2, #36	; 0x24
   8c6ea:	60c1      	str	r1, [r0, #12]
   8c6ec:	6088      	str	r0, [r1, #8]
   8c6ee:	d9d8      	bls.n	8c6a2 <_realloc_r+0x16e>
   8c6f0:	4621      	mov	r1, r4
   8c6f2:	4628      	mov	r0, r5
   8c6f4:	461f      	mov	r7, r3
   8c6f6:	46d1      	mov	r9, sl
   8c6f8:	f7ff fbb0 	bl	8be5c <memmove>
   8c6fc:	e77a      	b.n	8c5f4 <_realloc_r+0xc0>
   8c6fe:	6841      	ldr	r1, [r0, #4]
   8c700:	f106 0010 	add.w	r0, r6, #16
   8c704:	f021 0b03 	bic.w	fp, r1, #3
   8c708:	44bb      	add	fp, r7
   8c70a:	4583      	cmp	fp, r0
   8c70c:	da58      	bge.n	8c7c0 <_realloc_r+0x28c>
   8c70e:	f01e 0f01 	tst.w	lr, #1
   8c712:	f47f af3c 	bne.w	8c58e <_realloc_r+0x5a>
   8c716:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8c71a:	eba9 0a01 	sub.w	sl, r9, r1
   8c71e:	f8da 1004 	ldr.w	r1, [sl, #4]
   8c722:	f021 0103 	bic.w	r1, r1, #3
   8c726:	448b      	add	fp, r1
   8c728:	4558      	cmp	r0, fp
   8c72a:	dcd3      	bgt.n	8c6d4 <_realloc_r+0x1a0>
   8c72c:	4655      	mov	r5, sl
   8c72e:	f8da 100c 	ldr.w	r1, [sl, #12]
   8c732:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8c736:	1f3a      	subs	r2, r7, #4
   8c738:	2a24      	cmp	r2, #36	; 0x24
   8c73a:	60c1      	str	r1, [r0, #12]
   8c73c:	6088      	str	r0, [r1, #8]
   8c73e:	f200 808d 	bhi.w	8c85c <_realloc_r+0x328>
   8c742:	2a13      	cmp	r2, #19
   8c744:	f240 8087 	bls.w	8c856 <_realloc_r+0x322>
   8c748:	6821      	ldr	r1, [r4, #0]
   8c74a:	2a1b      	cmp	r2, #27
   8c74c:	f8ca 1008 	str.w	r1, [sl, #8]
   8c750:	6861      	ldr	r1, [r4, #4]
   8c752:	f8ca 100c 	str.w	r1, [sl, #12]
   8c756:	f200 8088 	bhi.w	8c86a <_realloc_r+0x336>
   8c75a:	f104 0108 	add.w	r1, r4, #8
   8c75e:	f10a 0210 	add.w	r2, sl, #16
   8c762:	6808      	ldr	r0, [r1, #0]
   8c764:	6010      	str	r0, [r2, #0]
   8c766:	6848      	ldr	r0, [r1, #4]
   8c768:	6050      	str	r0, [r2, #4]
   8c76a:	6889      	ldr	r1, [r1, #8]
   8c76c:	6091      	str	r1, [r2, #8]
   8c76e:	ebab 0206 	sub.w	r2, fp, r6
   8c772:	eb0a 0106 	add.w	r1, sl, r6
   8c776:	f042 0201 	orr.w	r2, r2, #1
   8c77a:	6099      	str	r1, [r3, #8]
   8c77c:	604a      	str	r2, [r1, #4]
   8c77e:	f8da 3004 	ldr.w	r3, [sl, #4]
   8c782:	4640      	mov	r0, r8
   8c784:	f003 0301 	and.w	r3, r3, #1
   8c788:	431e      	orrs	r6, r3
   8c78a:	f8ca 6004 	str.w	r6, [sl, #4]
   8c78e:	f7ff fbcf 	bl	8bf30 <__malloc_unlock>
   8c792:	e742      	b.n	8c61a <_realloc_r+0xe6>
   8c794:	6823      	ldr	r3, [r4, #0]
   8c796:	2a1b      	cmp	r2, #27
   8c798:	6003      	str	r3, [r0, #0]
   8c79a:	6863      	ldr	r3, [r4, #4]
   8c79c:	6043      	str	r3, [r0, #4]
   8c79e:	d827      	bhi.n	8c7f0 <_realloc_r+0x2bc>
   8c7a0:	f100 0308 	add.w	r3, r0, #8
   8c7a4:	f104 0208 	add.w	r2, r4, #8
   8c7a8:	e70b      	b.n	8c5c2 <_realloc_r+0x8e>
   8c7aa:	4620      	mov	r0, r4
   8c7ac:	462a      	mov	r2, r5
   8c7ae:	6801      	ldr	r1, [r0, #0]
   8c7b0:	461f      	mov	r7, r3
   8c7b2:	6011      	str	r1, [r2, #0]
   8c7b4:	6841      	ldr	r1, [r0, #4]
   8c7b6:	46d1      	mov	r9, sl
   8c7b8:	6051      	str	r1, [r2, #4]
   8c7ba:	6883      	ldr	r3, [r0, #8]
   8c7bc:	6093      	str	r3, [r2, #8]
   8c7be:	e719      	b.n	8c5f4 <_realloc_r+0xc0>
   8c7c0:	ebab 0b06 	sub.w	fp, fp, r6
   8c7c4:	eb09 0106 	add.w	r1, r9, r6
   8c7c8:	f04b 0201 	orr.w	r2, fp, #1
   8c7cc:	6099      	str	r1, [r3, #8]
   8c7ce:	604a      	str	r2, [r1, #4]
   8c7d0:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8c7d4:	4640      	mov	r0, r8
   8c7d6:	f003 0301 	and.w	r3, r3, #1
   8c7da:	431e      	orrs	r6, r3
   8c7dc:	f844 6c04 	str.w	r6, [r4, #-4]
   8c7e0:	f7ff fba6 	bl	8bf30 <__malloc_unlock>
   8c7e4:	4625      	mov	r5, r4
   8c7e6:	e718      	b.n	8c61a <_realloc_r+0xe6>
   8c7e8:	4621      	mov	r1, r4
   8c7ea:	f7ff fb37 	bl	8be5c <memmove>
   8c7ee:	e6ee      	b.n	8c5ce <_realloc_r+0x9a>
   8c7f0:	68a3      	ldr	r3, [r4, #8]
   8c7f2:	2a24      	cmp	r2, #36	; 0x24
   8c7f4:	6083      	str	r3, [r0, #8]
   8c7f6:	68e3      	ldr	r3, [r4, #12]
   8c7f8:	60c3      	str	r3, [r0, #12]
   8c7fa:	d018      	beq.n	8c82e <_realloc_r+0x2fa>
   8c7fc:	f100 0310 	add.w	r3, r0, #16
   8c800:	f104 0210 	add.w	r2, r4, #16
   8c804:	e6dd      	b.n	8c5c2 <_realloc_r+0x8e>
   8c806:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8c80a:	4625      	mov	r5, r4
   8c80c:	f023 0303 	bic.w	r3, r3, #3
   8c810:	441f      	add	r7, r3
   8c812:	e6ef      	b.n	8c5f4 <_realloc_r+0xc0>
   8c814:	68a1      	ldr	r1, [r4, #8]
   8c816:	2a24      	cmp	r2, #36	; 0x24
   8c818:	f8ca 1010 	str.w	r1, [sl, #16]
   8c81c:	68e1      	ldr	r1, [r4, #12]
   8c81e:	f8ca 1014 	str.w	r1, [sl, #20]
   8c822:	d00d      	beq.n	8c840 <_realloc_r+0x30c>
   8c824:	f104 0010 	add.w	r0, r4, #16
   8c828:	f10a 0218 	add.w	r2, sl, #24
   8c82c:	e7bf      	b.n	8c7ae <_realloc_r+0x27a>
   8c82e:	6922      	ldr	r2, [r4, #16]
   8c830:	f100 0318 	add.w	r3, r0, #24
   8c834:	6102      	str	r2, [r0, #16]
   8c836:	6961      	ldr	r1, [r4, #20]
   8c838:	f104 0218 	add.w	r2, r4, #24
   8c83c:	6141      	str	r1, [r0, #20]
   8c83e:	e6c0      	b.n	8c5c2 <_realloc_r+0x8e>
   8c840:	6922      	ldr	r2, [r4, #16]
   8c842:	f104 0018 	add.w	r0, r4, #24
   8c846:	f8ca 2018 	str.w	r2, [sl, #24]
   8c84a:	6961      	ldr	r1, [r4, #20]
   8c84c:	f10a 0220 	add.w	r2, sl, #32
   8c850:	f8ca 101c 	str.w	r1, [sl, #28]
   8c854:	e7ab      	b.n	8c7ae <_realloc_r+0x27a>
   8c856:	4621      	mov	r1, r4
   8c858:	462a      	mov	r2, r5
   8c85a:	e782      	b.n	8c762 <_realloc_r+0x22e>
   8c85c:	4621      	mov	r1, r4
   8c85e:	4628      	mov	r0, r5
   8c860:	9301      	str	r3, [sp, #4]
   8c862:	f7ff fafb 	bl	8be5c <memmove>
   8c866:	9b01      	ldr	r3, [sp, #4]
   8c868:	e781      	b.n	8c76e <_realloc_r+0x23a>
   8c86a:	68a1      	ldr	r1, [r4, #8]
   8c86c:	2a24      	cmp	r2, #36	; 0x24
   8c86e:	f8ca 1010 	str.w	r1, [sl, #16]
   8c872:	68e1      	ldr	r1, [r4, #12]
   8c874:	f8ca 1014 	str.w	r1, [sl, #20]
   8c878:	d006      	beq.n	8c888 <_realloc_r+0x354>
   8c87a:	f104 0110 	add.w	r1, r4, #16
   8c87e:	f10a 0218 	add.w	r2, sl, #24
   8c882:	e76e      	b.n	8c762 <_realloc_r+0x22e>
   8c884:	20000c80 	.word	0x20000c80
   8c888:	6922      	ldr	r2, [r4, #16]
   8c88a:	f104 0118 	add.w	r1, r4, #24
   8c88e:	f8ca 2018 	str.w	r2, [sl, #24]
   8c892:	6960      	ldr	r0, [r4, #20]
   8c894:	f10a 0220 	add.w	r2, sl, #32
   8c898:	f8ca 001c 	str.w	r0, [sl, #28]
   8c89c:	e761      	b.n	8c762 <_realloc_r+0x22e>
   8c89e:	bf00      	nop

0008c8a0 <_sbrk_r>:
   8c8a0:	b538      	push	{r3, r4, r5, lr}
   8c8a2:	2300      	movs	r3, #0
   8c8a4:	4c06      	ldr	r4, [pc, #24]	; (8c8c0 <_sbrk_r+0x20>)
   8c8a6:	4605      	mov	r5, r0
   8c8a8:	4608      	mov	r0, r1
   8c8aa:	6023      	str	r3, [r4, #0]
   8c8ac:	f7fa fb7c 	bl	86fa8 <_sbrk>
   8c8b0:	1c43      	adds	r3, r0, #1
   8c8b2:	d000      	beq.n	8c8b6 <_sbrk_r+0x16>
   8c8b4:	bd38      	pop	{r3, r4, r5, pc}
   8c8b6:	6823      	ldr	r3, [r4, #0]
   8c8b8:	2b00      	cmp	r3, #0
   8c8ba:	d0fb      	beq.n	8c8b4 <_sbrk_r+0x14>
   8c8bc:	602b      	str	r3, [r5, #0]
   8c8be:	bd38      	pop	{r3, r4, r5, pc}
   8c8c0:	200024a4 	.word	0x200024a4

0008c8c4 <__sread>:
   8c8c4:	b510      	push	{r4, lr}
   8c8c6:	460c      	mov	r4, r1
   8c8c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8c8cc:	f000 fad0 	bl	8ce70 <_read_r>
   8c8d0:	2800      	cmp	r0, #0
   8c8d2:	db03      	blt.n	8c8dc <__sread+0x18>
   8c8d4:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8c8d6:	4403      	add	r3, r0
   8c8d8:	6523      	str	r3, [r4, #80]	; 0x50
   8c8da:	bd10      	pop	{r4, pc}
   8c8dc:	89a3      	ldrh	r3, [r4, #12]
   8c8de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8c8e2:	81a3      	strh	r3, [r4, #12]
   8c8e4:	bd10      	pop	{r4, pc}
   8c8e6:	bf00      	nop

0008c8e8 <__swrite>:
   8c8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8c8ec:	460c      	mov	r4, r1
   8c8ee:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   8c8f2:	461f      	mov	r7, r3
   8c8f4:	05cb      	lsls	r3, r1, #23
   8c8f6:	4616      	mov	r6, r2
   8c8f8:	4605      	mov	r5, r0
   8c8fa:	d507      	bpl.n	8c90c <__swrite+0x24>
   8c8fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8c900:	2302      	movs	r3, #2
   8c902:	2200      	movs	r2, #0
   8c904:	f000 fa9e 	bl	8ce44 <_lseek_r>
   8c908:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   8c90c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8c910:	81a1      	strh	r1, [r4, #12]
   8c912:	463b      	mov	r3, r7
   8c914:	4632      	mov	r2, r6
   8c916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8c91a:	4628      	mov	r0, r5
   8c91c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8c920:	f000 b94e 	b.w	8cbc0 <_write_r>

0008c924 <__sseek>:
   8c924:	b510      	push	{r4, lr}
   8c926:	460c      	mov	r4, r1
   8c928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8c92c:	f000 fa8a 	bl	8ce44 <_lseek_r>
   8c930:	89a3      	ldrh	r3, [r4, #12]
   8c932:	1c42      	adds	r2, r0, #1
   8c934:	bf0e      	itee	eq
   8c936:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8c93a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8c93e:	6520      	strne	r0, [r4, #80]	; 0x50
   8c940:	81a3      	strh	r3, [r4, #12]
   8c942:	bd10      	pop	{r4, pc}

0008c944 <__sclose>:
   8c944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8c948:	f000 b9e2 	b.w	8cd10 <_close_r>

0008c94c <strlen>:
   8c94c:	f020 0103 	bic.w	r1, r0, #3
   8c950:	f010 0003 	ands.w	r0, r0, #3
   8c954:	f1c0 0000 	rsb	r0, r0, #0
   8c958:	f851 3b04 	ldr.w	r3, [r1], #4
   8c95c:	f100 0c04 	add.w	ip, r0, #4
   8c960:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8c964:	f06f 0200 	mvn.w	r2, #0
   8c968:	bf1c      	itt	ne
   8c96a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8c96e:	4313      	orrne	r3, r2
   8c970:	f04f 0c01 	mov.w	ip, #1
   8c974:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8c978:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8c97c:	eba3 020c 	sub.w	r2, r3, ip
   8c980:	ea22 0203 	bic.w	r2, r2, r3
   8c984:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8c988:	bf04      	itt	eq
   8c98a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8c98e:	3004      	addeq	r0, #4
   8c990:	d0f4      	beq.n	8c97c <strlen+0x30>
   8c992:	f1c2 0100 	rsb	r1, r2, #0
   8c996:	ea02 0201 	and.w	r2, r2, r1
   8c99a:	fab2 f282 	clz	r2, r2
   8c99e:	f1c2 021f 	rsb	r2, r2, #31
   8c9a2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   8c9a6:	4770      	bx	lr

0008c9a8 <__ssprint_r>:
   8c9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8c9ac:	6893      	ldr	r3, [r2, #8]
   8c9ae:	b083      	sub	sp, #12
   8c9b0:	4690      	mov	r8, r2
   8c9b2:	2b00      	cmp	r3, #0
   8c9b4:	d070      	beq.n	8ca98 <__ssprint_r+0xf0>
   8c9b6:	4682      	mov	sl, r0
   8c9b8:	460c      	mov	r4, r1
   8c9ba:	6817      	ldr	r7, [r2, #0]
   8c9bc:	688d      	ldr	r5, [r1, #8]
   8c9be:	6808      	ldr	r0, [r1, #0]
   8c9c0:	e042      	b.n	8ca48 <__ssprint_r+0xa0>
   8c9c2:	89a3      	ldrh	r3, [r4, #12]
   8c9c4:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8c9c8:	d02e      	beq.n	8ca28 <__ssprint_r+0x80>
   8c9ca:	6965      	ldr	r5, [r4, #20]
   8c9cc:	6921      	ldr	r1, [r4, #16]
   8c9ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   8c9d2:	eba0 0b01 	sub.w	fp, r0, r1
   8c9d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   8c9da:	f10b 0001 	add.w	r0, fp, #1
   8c9de:	106d      	asrs	r5, r5, #1
   8c9e0:	4430      	add	r0, r6
   8c9e2:	42a8      	cmp	r0, r5
   8c9e4:	462a      	mov	r2, r5
   8c9e6:	bf84      	itt	hi
   8c9e8:	4605      	movhi	r5, r0
   8c9ea:	462a      	movhi	r2, r5
   8c9ec:	055b      	lsls	r3, r3, #21
   8c9ee:	d538      	bpl.n	8ca62 <__ssprint_r+0xba>
   8c9f0:	4611      	mov	r1, r2
   8c9f2:	4650      	mov	r0, sl
   8c9f4:	f7fe ff34 	bl	8b860 <_malloc_r>
   8c9f8:	2800      	cmp	r0, #0
   8c9fa:	d03c      	beq.n	8ca76 <__ssprint_r+0xce>
   8c9fc:	465a      	mov	r2, fp
   8c9fe:	6921      	ldr	r1, [r4, #16]
   8ca00:	9001      	str	r0, [sp, #4]
   8ca02:	f7fa febb 	bl	8777c <memcpy>
   8ca06:	89a2      	ldrh	r2, [r4, #12]
   8ca08:	9b01      	ldr	r3, [sp, #4]
   8ca0a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   8ca0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8ca12:	81a2      	strh	r2, [r4, #12]
   8ca14:	eba5 020b 	sub.w	r2, r5, fp
   8ca18:	eb03 000b 	add.w	r0, r3, fp
   8ca1c:	6165      	str	r5, [r4, #20]
   8ca1e:	46b3      	mov	fp, r6
   8ca20:	4635      	mov	r5, r6
   8ca22:	6123      	str	r3, [r4, #16]
   8ca24:	6020      	str	r0, [r4, #0]
   8ca26:	60a2      	str	r2, [r4, #8]
   8ca28:	465a      	mov	r2, fp
   8ca2a:	4649      	mov	r1, r9
   8ca2c:	f7ff fa16 	bl	8be5c <memmove>
   8ca30:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8ca34:	68a2      	ldr	r2, [r4, #8]
   8ca36:	6820      	ldr	r0, [r4, #0]
   8ca38:	1b55      	subs	r5, r2, r5
   8ca3a:	4458      	add	r0, fp
   8ca3c:	1b9e      	subs	r6, r3, r6
   8ca3e:	60a5      	str	r5, [r4, #8]
   8ca40:	6020      	str	r0, [r4, #0]
   8ca42:	f8c8 6008 	str.w	r6, [r8, #8]
   8ca46:	b33e      	cbz	r6, 8ca98 <__ssprint_r+0xf0>
   8ca48:	687e      	ldr	r6, [r7, #4]
   8ca4a:	463b      	mov	r3, r7
   8ca4c:	3708      	adds	r7, #8
   8ca4e:	2e00      	cmp	r6, #0
   8ca50:	d0fa      	beq.n	8ca48 <__ssprint_r+0xa0>
   8ca52:	42ae      	cmp	r6, r5
   8ca54:	f8d3 9000 	ldr.w	r9, [r3]
   8ca58:	46ab      	mov	fp, r5
   8ca5a:	d2b2      	bcs.n	8c9c2 <__ssprint_r+0x1a>
   8ca5c:	4635      	mov	r5, r6
   8ca5e:	46b3      	mov	fp, r6
   8ca60:	e7e2      	b.n	8ca28 <__ssprint_r+0x80>
   8ca62:	4650      	mov	r0, sl
   8ca64:	f7ff fd66 	bl	8c534 <_realloc_r>
   8ca68:	4603      	mov	r3, r0
   8ca6a:	2800      	cmp	r0, #0
   8ca6c:	d1d2      	bne.n	8ca14 <__ssprint_r+0x6c>
   8ca6e:	6921      	ldr	r1, [r4, #16]
   8ca70:	4650      	mov	r0, sl
   8ca72:	f7fe fbc9 	bl	8b208 <_free_r>
   8ca76:	230c      	movs	r3, #12
   8ca78:	2200      	movs	r2, #0
   8ca7a:	f04f 30ff 	mov.w	r0, #4294967295
   8ca7e:	f8ca 3000 	str.w	r3, [sl]
   8ca82:	89a3      	ldrh	r3, [r4, #12]
   8ca84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8ca88:	81a3      	strh	r3, [r4, #12]
   8ca8a:	f8c8 2008 	str.w	r2, [r8, #8]
   8ca8e:	f8c8 2004 	str.w	r2, [r8, #4]
   8ca92:	b003      	add	sp, #12
   8ca94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8ca98:	2000      	movs	r0, #0
   8ca9a:	f8c8 0004 	str.w	r0, [r8, #4]
   8ca9e:	b003      	add	sp, #12
   8caa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0008caa4 <__swbuf_r>:
   8caa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8caa6:	460d      	mov	r5, r1
   8caa8:	4614      	mov	r4, r2
   8caaa:	4606      	mov	r6, r0
   8caac:	b110      	cbz	r0, 8cab4 <__swbuf_r+0x10>
   8caae:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8cab0:	2b00      	cmp	r3, #0
   8cab2:	d04b      	beq.n	8cb4c <__swbuf_r+0xa8>
   8cab4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8cab8:	69a3      	ldr	r3, [r4, #24]
   8caba:	b291      	uxth	r1, r2
   8cabc:	0708      	lsls	r0, r1, #28
   8cabe:	60a3      	str	r3, [r4, #8]
   8cac0:	d539      	bpl.n	8cb36 <__swbuf_r+0x92>
   8cac2:	6923      	ldr	r3, [r4, #16]
   8cac4:	2b00      	cmp	r3, #0
   8cac6:	d036      	beq.n	8cb36 <__swbuf_r+0x92>
   8cac8:	b2ed      	uxtb	r5, r5
   8caca:	0489      	lsls	r1, r1, #18
   8cacc:	462f      	mov	r7, r5
   8cace:	d515      	bpl.n	8cafc <__swbuf_r+0x58>
   8cad0:	6822      	ldr	r2, [r4, #0]
   8cad2:	6961      	ldr	r1, [r4, #20]
   8cad4:	1ad3      	subs	r3, r2, r3
   8cad6:	428b      	cmp	r3, r1
   8cad8:	da1c      	bge.n	8cb14 <__swbuf_r+0x70>
   8cada:	3301      	adds	r3, #1
   8cadc:	68a1      	ldr	r1, [r4, #8]
   8cade:	1c50      	adds	r0, r2, #1
   8cae0:	3901      	subs	r1, #1
   8cae2:	60a1      	str	r1, [r4, #8]
   8cae4:	6020      	str	r0, [r4, #0]
   8cae6:	7015      	strb	r5, [r2, #0]
   8cae8:	6962      	ldr	r2, [r4, #20]
   8caea:	429a      	cmp	r2, r3
   8caec:	d01a      	beq.n	8cb24 <__swbuf_r+0x80>
   8caee:	89a3      	ldrh	r3, [r4, #12]
   8caf0:	07db      	lsls	r3, r3, #31
   8caf2:	d501      	bpl.n	8caf8 <__swbuf_r+0x54>
   8caf4:	2d0a      	cmp	r5, #10
   8caf6:	d015      	beq.n	8cb24 <__swbuf_r+0x80>
   8caf8:	4638      	mov	r0, r7
   8cafa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8cafc:	6e61      	ldr	r1, [r4, #100]	; 0x64
   8cafe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8cb02:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   8cb06:	81a2      	strh	r2, [r4, #12]
   8cb08:	6822      	ldr	r2, [r4, #0]
   8cb0a:	6661      	str	r1, [r4, #100]	; 0x64
   8cb0c:	6961      	ldr	r1, [r4, #20]
   8cb0e:	1ad3      	subs	r3, r2, r3
   8cb10:	428b      	cmp	r3, r1
   8cb12:	dbe2      	blt.n	8cada <__swbuf_r+0x36>
   8cb14:	4621      	mov	r1, r4
   8cb16:	4630      	mov	r0, r6
   8cb18:	f7fe f9f8 	bl	8af0c <_fflush_r>
   8cb1c:	b940      	cbnz	r0, 8cb30 <__swbuf_r+0x8c>
   8cb1e:	2301      	movs	r3, #1
   8cb20:	6822      	ldr	r2, [r4, #0]
   8cb22:	e7db      	b.n	8cadc <__swbuf_r+0x38>
   8cb24:	4621      	mov	r1, r4
   8cb26:	4630      	mov	r0, r6
   8cb28:	f7fe f9f0 	bl	8af0c <_fflush_r>
   8cb2c:	2800      	cmp	r0, #0
   8cb2e:	d0e3      	beq.n	8caf8 <__swbuf_r+0x54>
   8cb30:	f04f 37ff 	mov.w	r7, #4294967295
   8cb34:	e7e0      	b.n	8caf8 <__swbuf_r+0x54>
   8cb36:	4621      	mov	r1, r4
   8cb38:	4630      	mov	r0, r6
   8cb3a:	f7fd f921 	bl	89d80 <__swsetup_r>
   8cb3e:	2800      	cmp	r0, #0
   8cb40:	d1f6      	bne.n	8cb30 <__swbuf_r+0x8c>
   8cb42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8cb46:	6923      	ldr	r3, [r4, #16]
   8cb48:	b291      	uxth	r1, r2
   8cb4a:	e7bd      	b.n	8cac8 <__swbuf_r+0x24>
   8cb4c:	f7fe fa36 	bl	8afbc <__sinit>
   8cb50:	e7b0      	b.n	8cab4 <__swbuf_r+0x10>
   8cb52:	bf00      	nop

0008cb54 <_wcrtomb_r>:
   8cb54:	b5f0      	push	{r4, r5, r6, r7, lr}
   8cb56:	4606      	mov	r6, r0
   8cb58:	b085      	sub	sp, #20
   8cb5a:	461f      	mov	r7, r3
   8cb5c:	b189      	cbz	r1, 8cb82 <_wcrtomb_r+0x2e>
   8cb5e:	4c10      	ldr	r4, [pc, #64]	; (8cba0 <_wcrtomb_r+0x4c>)
   8cb60:	4d10      	ldr	r5, [pc, #64]	; (8cba4 <_wcrtomb_r+0x50>)
   8cb62:	6824      	ldr	r4, [r4, #0]
   8cb64:	6b64      	ldr	r4, [r4, #52]	; 0x34
   8cb66:	2c00      	cmp	r4, #0
   8cb68:	bf08      	it	eq
   8cb6a:	462c      	moveq	r4, r5
   8cb6c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   8cb70:	47a0      	blx	r4
   8cb72:	1c43      	adds	r3, r0, #1
   8cb74:	d103      	bne.n	8cb7e <_wcrtomb_r+0x2a>
   8cb76:	2200      	movs	r2, #0
   8cb78:	238a      	movs	r3, #138	; 0x8a
   8cb7a:	603a      	str	r2, [r7, #0]
   8cb7c:	6033      	str	r3, [r6, #0]
   8cb7e:	b005      	add	sp, #20
   8cb80:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8cb82:	460c      	mov	r4, r1
   8cb84:	4a06      	ldr	r2, [pc, #24]	; (8cba0 <_wcrtomb_r+0x4c>)
   8cb86:	4d07      	ldr	r5, [pc, #28]	; (8cba4 <_wcrtomb_r+0x50>)
   8cb88:	6811      	ldr	r1, [r2, #0]
   8cb8a:	4622      	mov	r2, r4
   8cb8c:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   8cb8e:	a901      	add	r1, sp, #4
   8cb90:	2c00      	cmp	r4, #0
   8cb92:	bf08      	it	eq
   8cb94:	462c      	moveq	r4, r5
   8cb96:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   8cb9a:	47a0      	blx	r4
   8cb9c:	e7e9      	b.n	8cb72 <_wcrtomb_r+0x1e>
   8cb9e:	bf00      	nop
   8cba0:	200006e0 	.word	0x200006e0
   8cba4:	20000b14 	.word	0x20000b14

0008cba8 <__ascii_wctomb>:
   8cba8:	b119      	cbz	r1, 8cbb2 <__ascii_wctomb+0xa>
   8cbaa:	2aff      	cmp	r2, #255	; 0xff
   8cbac:	d803      	bhi.n	8cbb6 <__ascii_wctomb+0xe>
   8cbae:	700a      	strb	r2, [r1, #0]
   8cbb0:	2101      	movs	r1, #1
   8cbb2:	4608      	mov	r0, r1
   8cbb4:	4770      	bx	lr
   8cbb6:	238a      	movs	r3, #138	; 0x8a
   8cbb8:	f04f 31ff 	mov.w	r1, #4294967295
   8cbbc:	6003      	str	r3, [r0, #0]
   8cbbe:	e7f8      	b.n	8cbb2 <__ascii_wctomb+0xa>

0008cbc0 <_write_r>:
   8cbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8cbc2:	460e      	mov	r6, r1
   8cbc4:	2500      	movs	r5, #0
   8cbc6:	4c08      	ldr	r4, [pc, #32]	; (8cbe8 <_write_r+0x28>)
   8cbc8:	4611      	mov	r1, r2
   8cbca:	4607      	mov	r7, r0
   8cbcc:	461a      	mov	r2, r3
   8cbce:	4630      	mov	r0, r6
   8cbd0:	6025      	str	r5, [r4, #0]
   8cbd2:	f7f8 f857 	bl	84c84 <_write>
   8cbd6:	1c43      	adds	r3, r0, #1
   8cbd8:	d000      	beq.n	8cbdc <_write_r+0x1c>
   8cbda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8cbdc:	6823      	ldr	r3, [r4, #0]
   8cbde:	2b00      	cmp	r3, #0
   8cbe0:	d0fb      	beq.n	8cbda <_write_r+0x1a>
   8cbe2:	603b      	str	r3, [r7, #0]
   8cbe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8cbe6:	bf00      	nop
   8cbe8:	200024a4 	.word	0x200024a4

0008cbec <__register_exitproc>:
   8cbec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8cbf0:	4d2c      	ldr	r5, [pc, #176]	; (8cca4 <__register_exitproc+0xb8>)
   8cbf2:	4606      	mov	r6, r0
   8cbf4:	6828      	ldr	r0, [r5, #0]
   8cbf6:	4698      	mov	r8, r3
   8cbf8:	460f      	mov	r7, r1
   8cbfa:	4691      	mov	r9, r2
   8cbfc:	f7fe fdac 	bl	8b758 <__retarget_lock_acquire_recursive>
   8cc00:	4b29      	ldr	r3, [pc, #164]	; (8cca8 <__register_exitproc+0xbc>)
   8cc02:	681c      	ldr	r4, [r3, #0]
   8cc04:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   8cc08:	2b00      	cmp	r3, #0
   8cc0a:	d03e      	beq.n	8cc8a <__register_exitproc+0x9e>
   8cc0c:	685a      	ldr	r2, [r3, #4]
   8cc0e:	2a1f      	cmp	r2, #31
   8cc10:	dc1c      	bgt.n	8cc4c <__register_exitproc+0x60>
   8cc12:	f102 0e01 	add.w	lr, r2, #1
   8cc16:	b176      	cbz	r6, 8cc36 <__register_exitproc+0x4a>
   8cc18:	2101      	movs	r1, #1
   8cc1a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8cc1e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8cc22:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8cc26:	4091      	lsls	r1, r2
   8cc28:	4308      	orrs	r0, r1
   8cc2a:	2e02      	cmp	r6, #2
   8cc2c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8cc30:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   8cc34:	d023      	beq.n	8cc7e <__register_exitproc+0x92>
   8cc36:	3202      	adds	r2, #2
   8cc38:	f8c3 e004 	str.w	lr, [r3, #4]
   8cc3c:	6828      	ldr	r0, [r5, #0]
   8cc3e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8cc42:	f7fe fd8b 	bl	8b75c <__retarget_lock_release_recursive>
   8cc46:	2000      	movs	r0, #0
   8cc48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8cc4c:	4b17      	ldr	r3, [pc, #92]	; (8ccac <__register_exitproc+0xc0>)
   8cc4e:	b30b      	cbz	r3, 8cc94 <__register_exitproc+0xa8>
   8cc50:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8cc54:	f7fe fdfc 	bl	8b850 <malloc>
   8cc58:	4603      	mov	r3, r0
   8cc5a:	b1d8      	cbz	r0, 8cc94 <__register_exitproc+0xa8>
   8cc5c:	2000      	movs	r0, #0
   8cc5e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8cc62:	f04f 0e01 	mov.w	lr, #1
   8cc66:	6058      	str	r0, [r3, #4]
   8cc68:	6019      	str	r1, [r3, #0]
   8cc6a:	4602      	mov	r2, r0
   8cc6c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8cc70:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8cc74:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8cc78:	2e00      	cmp	r6, #0
   8cc7a:	d0dc      	beq.n	8cc36 <__register_exitproc+0x4a>
   8cc7c:	e7cc      	b.n	8cc18 <__register_exitproc+0x2c>
   8cc7e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8cc82:	4301      	orrs	r1, r0
   8cc84:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   8cc88:	e7d5      	b.n	8cc36 <__register_exitproc+0x4a>
   8cc8a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   8cc8e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8cc92:	e7bb      	b.n	8cc0c <__register_exitproc+0x20>
   8cc94:	6828      	ldr	r0, [r5, #0]
   8cc96:	f7fe fd61 	bl	8b75c <__retarget_lock_release_recursive>
   8cc9a:	f04f 30ff 	mov.w	r0, #4294967295
   8cc9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8cca2:	bf00      	nop
   8cca4:	20000b10 	.word	0x20000b10
   8cca8:	0008da24 	.word	0x0008da24
   8ccac:	0008b851 	.word	0x0008b851

0008ccb0 <_calloc_r>:
   8ccb0:	b510      	push	{r4, lr}
   8ccb2:	fb02 f101 	mul.w	r1, r2, r1
   8ccb6:	f7fe fdd3 	bl	8b860 <_malloc_r>
   8ccba:	4604      	mov	r4, r0
   8ccbc:	b1d8      	cbz	r0, 8ccf6 <_calloc_r+0x46>
   8ccbe:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8ccc2:	f022 0203 	bic.w	r2, r2, #3
   8ccc6:	3a04      	subs	r2, #4
   8ccc8:	2a24      	cmp	r2, #36	; 0x24
   8ccca:	d818      	bhi.n	8ccfe <_calloc_r+0x4e>
   8cccc:	2a13      	cmp	r2, #19
   8ccce:	d914      	bls.n	8ccfa <_calloc_r+0x4a>
   8ccd0:	2300      	movs	r3, #0
   8ccd2:	2a1b      	cmp	r2, #27
   8ccd4:	6003      	str	r3, [r0, #0]
   8ccd6:	6043      	str	r3, [r0, #4]
   8ccd8:	d916      	bls.n	8cd08 <_calloc_r+0x58>
   8ccda:	2a24      	cmp	r2, #36	; 0x24
   8ccdc:	6083      	str	r3, [r0, #8]
   8ccde:	60c3      	str	r3, [r0, #12]
   8cce0:	bf11      	iteee	ne
   8cce2:	f100 0210 	addne.w	r2, r0, #16
   8cce6:	6103      	streq	r3, [r0, #16]
   8cce8:	6143      	streq	r3, [r0, #20]
   8ccea:	f100 0218 	addeq.w	r2, r0, #24
   8ccee:	2300      	movs	r3, #0
   8ccf0:	6013      	str	r3, [r2, #0]
   8ccf2:	6053      	str	r3, [r2, #4]
   8ccf4:	6093      	str	r3, [r2, #8]
   8ccf6:	4620      	mov	r0, r4
   8ccf8:	bd10      	pop	{r4, pc}
   8ccfa:	4602      	mov	r2, r0
   8ccfc:	e7f7      	b.n	8ccee <_calloc_r+0x3e>
   8ccfe:	2100      	movs	r1, #0
   8cd00:	f7fa fdb2 	bl	87868 <memset>
   8cd04:	4620      	mov	r0, r4
   8cd06:	bd10      	pop	{r4, pc}
   8cd08:	f100 0208 	add.w	r2, r0, #8
   8cd0c:	e7ef      	b.n	8ccee <_calloc_r+0x3e>
   8cd0e:	bf00      	nop

0008cd10 <_close_r>:
   8cd10:	b538      	push	{r3, r4, r5, lr}
   8cd12:	2300      	movs	r3, #0
   8cd14:	4c06      	ldr	r4, [pc, #24]	; (8cd30 <_close_r+0x20>)
   8cd16:	4605      	mov	r5, r0
   8cd18:	4608      	mov	r0, r1
   8cd1a:	6023      	str	r3, [r4, #0]
   8cd1c:	f7fa f960 	bl	86fe0 <_close>
   8cd20:	1c43      	adds	r3, r0, #1
   8cd22:	d000      	beq.n	8cd26 <_close_r+0x16>
   8cd24:	bd38      	pop	{r3, r4, r5, pc}
   8cd26:	6823      	ldr	r3, [r4, #0]
   8cd28:	2b00      	cmp	r3, #0
   8cd2a:	d0fb      	beq.n	8cd24 <_close_r+0x14>
   8cd2c:	602b      	str	r3, [r5, #0]
   8cd2e:	bd38      	pop	{r3, r4, r5, pc}
   8cd30:	200024a4 	.word	0x200024a4

0008cd34 <_fclose_r>:
   8cd34:	b570      	push	{r4, r5, r6, lr}
   8cd36:	b159      	cbz	r1, 8cd50 <_fclose_r+0x1c>
   8cd38:	4605      	mov	r5, r0
   8cd3a:	460c      	mov	r4, r1
   8cd3c:	b110      	cbz	r0, 8cd44 <_fclose_r+0x10>
   8cd3e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8cd40:	2b00      	cmp	r3, #0
   8cd42:	d03c      	beq.n	8cdbe <_fclose_r+0x8a>
   8cd44:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8cd46:	07d8      	lsls	r0, r3, #31
   8cd48:	d505      	bpl.n	8cd56 <_fclose_r+0x22>
   8cd4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8cd4e:	b92b      	cbnz	r3, 8cd5c <_fclose_r+0x28>
   8cd50:	2600      	movs	r6, #0
   8cd52:	4630      	mov	r0, r6
   8cd54:	bd70      	pop	{r4, r5, r6, pc}
   8cd56:	89a3      	ldrh	r3, [r4, #12]
   8cd58:	0599      	lsls	r1, r3, #22
   8cd5a:	d53c      	bpl.n	8cdd6 <_fclose_r+0xa2>
   8cd5c:	4621      	mov	r1, r4
   8cd5e:	4628      	mov	r0, r5
   8cd60:	f7fe f838 	bl	8add4 <__sflush_r>
   8cd64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8cd66:	4606      	mov	r6, r0
   8cd68:	b133      	cbz	r3, 8cd78 <_fclose_r+0x44>
   8cd6a:	69e1      	ldr	r1, [r4, #28]
   8cd6c:	4628      	mov	r0, r5
   8cd6e:	4798      	blx	r3
   8cd70:	2800      	cmp	r0, #0
   8cd72:	bfb8      	it	lt
   8cd74:	f04f 36ff 	movlt.w	r6, #4294967295
   8cd78:	89a3      	ldrh	r3, [r4, #12]
   8cd7a:	061a      	lsls	r2, r3, #24
   8cd7c:	d422      	bmi.n	8cdc4 <_fclose_r+0x90>
   8cd7e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8cd80:	b141      	cbz	r1, 8cd94 <_fclose_r+0x60>
   8cd82:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8cd86:	4299      	cmp	r1, r3
   8cd88:	d002      	beq.n	8cd90 <_fclose_r+0x5c>
   8cd8a:	4628      	mov	r0, r5
   8cd8c:	f7fe fa3c 	bl	8b208 <_free_r>
   8cd90:	2300      	movs	r3, #0
   8cd92:	6323      	str	r3, [r4, #48]	; 0x30
   8cd94:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8cd96:	b121      	cbz	r1, 8cda2 <_fclose_r+0x6e>
   8cd98:	4628      	mov	r0, r5
   8cd9a:	f7fe fa35 	bl	8b208 <_free_r>
   8cd9e:	2300      	movs	r3, #0
   8cda0:	6463      	str	r3, [r4, #68]	; 0x44
   8cda2:	f7fe f93b 	bl	8b01c <__sfp_lock_acquire>
   8cda6:	2200      	movs	r2, #0
   8cda8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8cdaa:	81a2      	strh	r2, [r4, #12]
   8cdac:	07db      	lsls	r3, r3, #31
   8cdae:	d50e      	bpl.n	8cdce <_fclose_r+0x9a>
   8cdb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8cdb2:	f7fe fccf 	bl	8b754 <__retarget_lock_close_recursive>
   8cdb6:	f7fe f937 	bl	8b028 <__sfp_lock_release>
   8cdba:	4630      	mov	r0, r6
   8cdbc:	bd70      	pop	{r4, r5, r6, pc}
   8cdbe:	f7fe f8fd 	bl	8afbc <__sinit>
   8cdc2:	e7bf      	b.n	8cd44 <_fclose_r+0x10>
   8cdc4:	6921      	ldr	r1, [r4, #16]
   8cdc6:	4628      	mov	r0, r5
   8cdc8:	f7fe fa1e 	bl	8b208 <_free_r>
   8cdcc:	e7d7      	b.n	8cd7e <_fclose_r+0x4a>
   8cdce:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8cdd0:	f7fe fcc4 	bl	8b75c <__retarget_lock_release_recursive>
   8cdd4:	e7ec      	b.n	8cdb0 <_fclose_r+0x7c>
   8cdd6:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8cdd8:	f7fe fcbe 	bl	8b758 <__retarget_lock_acquire_recursive>
   8cddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8cde0:	2b00      	cmp	r3, #0
   8cde2:	d1bb      	bne.n	8cd5c <_fclose_r+0x28>
   8cde4:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8cde6:	f016 0601 	ands.w	r6, r6, #1
   8cdea:	d1b1      	bne.n	8cd50 <_fclose_r+0x1c>
   8cdec:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8cdee:	f7fe fcb5 	bl	8b75c <__retarget_lock_release_recursive>
   8cdf2:	4630      	mov	r0, r6
   8cdf4:	bd70      	pop	{r4, r5, r6, pc}
   8cdf6:	bf00      	nop

0008cdf8 <_fstat_r>:
   8cdf8:	b570      	push	{r4, r5, r6, lr}
   8cdfa:	460d      	mov	r5, r1
   8cdfc:	2300      	movs	r3, #0
   8cdfe:	4c07      	ldr	r4, [pc, #28]	; (8ce1c <_fstat_r+0x24>)
   8ce00:	4606      	mov	r6, r0
   8ce02:	4611      	mov	r1, r2
   8ce04:	4628      	mov	r0, r5
   8ce06:	6023      	str	r3, [r4, #0]
   8ce08:	f7fa f8ed 	bl	86fe6 <_fstat>
   8ce0c:	1c43      	adds	r3, r0, #1
   8ce0e:	d000      	beq.n	8ce12 <_fstat_r+0x1a>
   8ce10:	bd70      	pop	{r4, r5, r6, pc}
   8ce12:	6823      	ldr	r3, [r4, #0]
   8ce14:	2b00      	cmp	r3, #0
   8ce16:	d0fb      	beq.n	8ce10 <_fstat_r+0x18>
   8ce18:	6033      	str	r3, [r6, #0]
   8ce1a:	bd70      	pop	{r4, r5, r6, pc}
   8ce1c:	200024a4 	.word	0x200024a4

0008ce20 <_isatty_r>:
   8ce20:	b538      	push	{r3, r4, r5, lr}
   8ce22:	2300      	movs	r3, #0
   8ce24:	4c06      	ldr	r4, [pc, #24]	; (8ce40 <_isatty_r+0x20>)
   8ce26:	4605      	mov	r5, r0
   8ce28:	4608      	mov	r0, r1
   8ce2a:	6023      	str	r3, [r4, #0]
   8ce2c:	f7fa f8e0 	bl	86ff0 <_isatty>
   8ce30:	1c43      	adds	r3, r0, #1
   8ce32:	d000      	beq.n	8ce36 <_isatty_r+0x16>
   8ce34:	bd38      	pop	{r3, r4, r5, pc}
   8ce36:	6823      	ldr	r3, [r4, #0]
   8ce38:	2b00      	cmp	r3, #0
   8ce3a:	d0fb      	beq.n	8ce34 <_isatty_r+0x14>
   8ce3c:	602b      	str	r3, [r5, #0]
   8ce3e:	bd38      	pop	{r3, r4, r5, pc}
   8ce40:	200024a4 	.word	0x200024a4

0008ce44 <_lseek_r>:
   8ce44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ce46:	460e      	mov	r6, r1
   8ce48:	2500      	movs	r5, #0
   8ce4a:	4c08      	ldr	r4, [pc, #32]	; (8ce6c <_lseek_r+0x28>)
   8ce4c:	4611      	mov	r1, r2
   8ce4e:	4607      	mov	r7, r0
   8ce50:	461a      	mov	r2, r3
   8ce52:	4630      	mov	r0, r6
   8ce54:	6025      	str	r5, [r4, #0]
   8ce56:	f7fa f8cd 	bl	86ff4 <_lseek>
   8ce5a:	1c43      	adds	r3, r0, #1
   8ce5c:	d000      	beq.n	8ce60 <_lseek_r+0x1c>
   8ce5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8ce60:	6823      	ldr	r3, [r4, #0]
   8ce62:	2b00      	cmp	r3, #0
   8ce64:	d0fb      	beq.n	8ce5e <_lseek_r+0x1a>
   8ce66:	603b      	str	r3, [r7, #0]
   8ce68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8ce6a:	bf00      	nop
   8ce6c:	200024a4 	.word	0x200024a4

0008ce70 <_read_r>:
   8ce70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ce72:	460e      	mov	r6, r1
   8ce74:	2500      	movs	r5, #0
   8ce76:	4c08      	ldr	r4, [pc, #32]	; (8ce98 <_read_r+0x28>)
   8ce78:	4611      	mov	r1, r2
   8ce7a:	4607      	mov	r7, r0
   8ce7c:	461a      	mov	r2, r3
   8ce7e:	4630      	mov	r0, r6
   8ce80:	6025      	str	r5, [r4, #0]
   8ce82:	f7f7 fee1 	bl	84c48 <_read>
   8ce86:	1c43      	adds	r3, r0, #1
   8ce88:	d000      	beq.n	8ce8c <_read_r+0x1c>
   8ce8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8ce8c:	6823      	ldr	r3, [r4, #0]
   8ce8e:	2b00      	cmp	r3, #0
   8ce90:	d0fb      	beq.n	8ce8a <_read_r+0x1a>
   8ce92:	603b      	str	r3, [r7, #0]
   8ce94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8ce96:	bf00      	nop
   8ce98:	200024a4 	.word	0x200024a4

0008ce9c <__aeabi_drsub>:
   8ce9c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8cea0:	e002      	b.n	8cea8 <__adddf3>
   8cea2:	bf00      	nop

0008cea4 <__aeabi_dsub>:
   8cea4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008cea8 <__adddf3>:
   8cea8:	b530      	push	{r4, r5, lr}
   8ceaa:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8ceae:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8ceb2:	ea94 0f05 	teq	r4, r5
   8ceb6:	bf08      	it	eq
   8ceb8:	ea90 0f02 	teqeq	r0, r2
   8cebc:	bf1f      	itttt	ne
   8cebe:	ea54 0c00 	orrsne.w	ip, r4, r0
   8cec2:	ea55 0c02 	orrsne.w	ip, r5, r2
   8cec6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8ceca:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8cece:	f000 80e2 	beq.w	8d096 <__adddf3+0x1ee>
   8ced2:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8ced6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8ceda:	bfb8      	it	lt
   8cedc:	426d      	neglt	r5, r5
   8cede:	dd0c      	ble.n	8cefa <__adddf3+0x52>
   8cee0:	442c      	add	r4, r5
   8cee2:	ea80 0202 	eor.w	r2, r0, r2
   8cee6:	ea81 0303 	eor.w	r3, r1, r3
   8ceea:	ea82 0000 	eor.w	r0, r2, r0
   8ceee:	ea83 0101 	eor.w	r1, r3, r1
   8cef2:	ea80 0202 	eor.w	r2, r0, r2
   8cef6:	ea81 0303 	eor.w	r3, r1, r3
   8cefa:	2d36      	cmp	r5, #54	; 0x36
   8cefc:	bf88      	it	hi
   8cefe:	bd30      	pophi	{r4, r5, pc}
   8cf00:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8cf04:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8cf08:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   8cf0c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8cf10:	d002      	beq.n	8cf18 <__adddf3+0x70>
   8cf12:	4240      	negs	r0, r0
   8cf14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8cf18:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   8cf1c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8cf20:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8cf24:	d002      	beq.n	8cf2c <__adddf3+0x84>
   8cf26:	4252      	negs	r2, r2
   8cf28:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8cf2c:	ea94 0f05 	teq	r4, r5
   8cf30:	f000 80a7 	beq.w	8d082 <__adddf3+0x1da>
   8cf34:	f1a4 0401 	sub.w	r4, r4, #1
   8cf38:	f1d5 0e20 	rsbs	lr, r5, #32
   8cf3c:	db0d      	blt.n	8cf5a <__adddf3+0xb2>
   8cf3e:	fa02 fc0e 	lsl.w	ip, r2, lr
   8cf42:	fa22 f205 	lsr.w	r2, r2, r5
   8cf46:	1880      	adds	r0, r0, r2
   8cf48:	f141 0100 	adc.w	r1, r1, #0
   8cf4c:	fa03 f20e 	lsl.w	r2, r3, lr
   8cf50:	1880      	adds	r0, r0, r2
   8cf52:	fa43 f305 	asr.w	r3, r3, r5
   8cf56:	4159      	adcs	r1, r3
   8cf58:	e00e      	b.n	8cf78 <__adddf3+0xd0>
   8cf5a:	f1a5 0520 	sub.w	r5, r5, #32
   8cf5e:	f10e 0e20 	add.w	lr, lr, #32
   8cf62:	2a01      	cmp	r2, #1
   8cf64:	fa03 fc0e 	lsl.w	ip, r3, lr
   8cf68:	bf28      	it	cs
   8cf6a:	f04c 0c02 	orrcs.w	ip, ip, #2
   8cf6e:	fa43 f305 	asr.w	r3, r3, r5
   8cf72:	18c0      	adds	r0, r0, r3
   8cf74:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8cf78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8cf7c:	d507      	bpl.n	8cf8e <__adddf3+0xe6>
   8cf7e:	f04f 0e00 	mov.w	lr, #0
   8cf82:	f1dc 0c00 	rsbs	ip, ip, #0
   8cf86:	eb7e 0000 	sbcs.w	r0, lr, r0
   8cf8a:	eb6e 0101 	sbc.w	r1, lr, r1
   8cf8e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8cf92:	d31b      	bcc.n	8cfcc <__adddf3+0x124>
   8cf94:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8cf98:	d30c      	bcc.n	8cfb4 <__adddf3+0x10c>
   8cf9a:	0849      	lsrs	r1, r1, #1
   8cf9c:	ea5f 0030 	movs.w	r0, r0, rrx
   8cfa0:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8cfa4:	f104 0401 	add.w	r4, r4, #1
   8cfa8:	ea4f 5244 	mov.w	r2, r4, lsl #21
   8cfac:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8cfb0:	f080 809a 	bcs.w	8d0e8 <__adddf3+0x240>
   8cfb4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8cfb8:	bf08      	it	eq
   8cfba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8cfbe:	f150 0000 	adcs.w	r0, r0, #0
   8cfc2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8cfc6:	ea41 0105 	orr.w	r1, r1, r5
   8cfca:	bd30      	pop	{r4, r5, pc}
   8cfcc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8cfd0:	4140      	adcs	r0, r0
   8cfd2:	eb41 0101 	adc.w	r1, r1, r1
   8cfd6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8cfda:	f1a4 0401 	sub.w	r4, r4, #1
   8cfde:	d1e9      	bne.n	8cfb4 <__adddf3+0x10c>
   8cfe0:	f091 0f00 	teq	r1, #0
   8cfe4:	bf04      	itt	eq
   8cfe6:	4601      	moveq	r1, r0
   8cfe8:	2000      	moveq	r0, #0
   8cfea:	fab1 f381 	clz	r3, r1
   8cfee:	bf08      	it	eq
   8cff0:	3320      	addeq	r3, #32
   8cff2:	f1a3 030b 	sub.w	r3, r3, #11
   8cff6:	f1b3 0220 	subs.w	r2, r3, #32
   8cffa:	da0c      	bge.n	8d016 <__adddf3+0x16e>
   8cffc:	320c      	adds	r2, #12
   8cffe:	dd08      	ble.n	8d012 <__adddf3+0x16a>
   8d000:	f102 0c14 	add.w	ip, r2, #20
   8d004:	f1c2 020c 	rsb	r2, r2, #12
   8d008:	fa01 f00c 	lsl.w	r0, r1, ip
   8d00c:	fa21 f102 	lsr.w	r1, r1, r2
   8d010:	e00c      	b.n	8d02c <__adddf3+0x184>
   8d012:	f102 0214 	add.w	r2, r2, #20
   8d016:	bfd8      	it	le
   8d018:	f1c2 0c20 	rsble	ip, r2, #32
   8d01c:	fa01 f102 	lsl.w	r1, r1, r2
   8d020:	fa20 fc0c 	lsr.w	ip, r0, ip
   8d024:	bfdc      	itt	le
   8d026:	ea41 010c 	orrle.w	r1, r1, ip
   8d02a:	4090      	lslle	r0, r2
   8d02c:	1ae4      	subs	r4, r4, r3
   8d02e:	bfa2      	ittt	ge
   8d030:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8d034:	4329      	orrge	r1, r5
   8d036:	bd30      	popge	{r4, r5, pc}
   8d038:	ea6f 0404 	mvn.w	r4, r4
   8d03c:	3c1f      	subs	r4, #31
   8d03e:	da1c      	bge.n	8d07a <__adddf3+0x1d2>
   8d040:	340c      	adds	r4, #12
   8d042:	dc0e      	bgt.n	8d062 <__adddf3+0x1ba>
   8d044:	f104 0414 	add.w	r4, r4, #20
   8d048:	f1c4 0220 	rsb	r2, r4, #32
   8d04c:	fa20 f004 	lsr.w	r0, r0, r4
   8d050:	fa01 f302 	lsl.w	r3, r1, r2
   8d054:	ea40 0003 	orr.w	r0, r0, r3
   8d058:	fa21 f304 	lsr.w	r3, r1, r4
   8d05c:	ea45 0103 	orr.w	r1, r5, r3
   8d060:	bd30      	pop	{r4, r5, pc}
   8d062:	f1c4 040c 	rsb	r4, r4, #12
   8d066:	f1c4 0220 	rsb	r2, r4, #32
   8d06a:	fa20 f002 	lsr.w	r0, r0, r2
   8d06e:	fa01 f304 	lsl.w	r3, r1, r4
   8d072:	ea40 0003 	orr.w	r0, r0, r3
   8d076:	4629      	mov	r1, r5
   8d078:	bd30      	pop	{r4, r5, pc}
   8d07a:	fa21 f004 	lsr.w	r0, r1, r4
   8d07e:	4629      	mov	r1, r5
   8d080:	bd30      	pop	{r4, r5, pc}
   8d082:	f094 0f00 	teq	r4, #0
   8d086:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8d08a:	bf06      	itte	eq
   8d08c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8d090:	3401      	addeq	r4, #1
   8d092:	3d01      	subne	r5, #1
   8d094:	e74e      	b.n	8cf34 <__adddf3+0x8c>
   8d096:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8d09a:	bf18      	it	ne
   8d09c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8d0a0:	d029      	beq.n	8d0f6 <__adddf3+0x24e>
   8d0a2:	ea94 0f05 	teq	r4, r5
   8d0a6:	bf08      	it	eq
   8d0a8:	ea90 0f02 	teqeq	r0, r2
   8d0ac:	d005      	beq.n	8d0ba <__adddf3+0x212>
   8d0ae:	ea54 0c00 	orrs.w	ip, r4, r0
   8d0b2:	bf04      	itt	eq
   8d0b4:	4619      	moveq	r1, r3
   8d0b6:	4610      	moveq	r0, r2
   8d0b8:	bd30      	pop	{r4, r5, pc}
   8d0ba:	ea91 0f03 	teq	r1, r3
   8d0be:	bf1e      	ittt	ne
   8d0c0:	2100      	movne	r1, #0
   8d0c2:	2000      	movne	r0, #0
   8d0c4:	bd30      	popne	{r4, r5, pc}
   8d0c6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8d0ca:	d105      	bne.n	8d0d8 <__adddf3+0x230>
   8d0cc:	0040      	lsls	r0, r0, #1
   8d0ce:	4149      	adcs	r1, r1
   8d0d0:	bf28      	it	cs
   8d0d2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8d0d6:	bd30      	pop	{r4, r5, pc}
   8d0d8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8d0dc:	bf3c      	itt	cc
   8d0de:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8d0e2:	bd30      	popcc	{r4, r5, pc}
   8d0e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8d0e8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8d0ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8d0f0:	f04f 0000 	mov.w	r0, #0
   8d0f4:	bd30      	pop	{r4, r5, pc}
   8d0f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8d0fa:	bf1a      	itte	ne
   8d0fc:	4619      	movne	r1, r3
   8d0fe:	4610      	movne	r0, r2
   8d100:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8d104:	bf1c      	itt	ne
   8d106:	460b      	movne	r3, r1
   8d108:	4602      	movne	r2, r0
   8d10a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8d10e:	bf06      	itte	eq
   8d110:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8d114:	ea91 0f03 	teqeq	r1, r3
   8d118:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8d11c:	bd30      	pop	{r4, r5, pc}
   8d11e:	bf00      	nop

0008d120 <__aeabi_ui2d>:
   8d120:	f090 0f00 	teq	r0, #0
   8d124:	bf04      	itt	eq
   8d126:	2100      	moveq	r1, #0
   8d128:	4770      	bxeq	lr
   8d12a:	b530      	push	{r4, r5, lr}
   8d12c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8d130:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8d134:	f04f 0500 	mov.w	r5, #0
   8d138:	f04f 0100 	mov.w	r1, #0
   8d13c:	e750      	b.n	8cfe0 <__adddf3+0x138>
   8d13e:	bf00      	nop

0008d140 <__aeabi_i2d>:
   8d140:	f090 0f00 	teq	r0, #0
   8d144:	bf04      	itt	eq
   8d146:	2100      	moveq	r1, #0
   8d148:	4770      	bxeq	lr
   8d14a:	b530      	push	{r4, r5, lr}
   8d14c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8d150:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8d154:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8d158:	bf48      	it	mi
   8d15a:	4240      	negmi	r0, r0
   8d15c:	f04f 0100 	mov.w	r1, #0
   8d160:	e73e      	b.n	8cfe0 <__adddf3+0x138>
   8d162:	bf00      	nop

0008d164 <__aeabi_f2d>:
   8d164:	0042      	lsls	r2, r0, #1
   8d166:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8d16a:	ea4f 0131 	mov.w	r1, r1, rrx
   8d16e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8d172:	bf1f      	itttt	ne
   8d174:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8d178:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8d17c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8d180:	4770      	bxne	lr
   8d182:	f092 0f00 	teq	r2, #0
   8d186:	bf14      	ite	ne
   8d188:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8d18c:	4770      	bxeq	lr
   8d18e:	b530      	push	{r4, r5, lr}
   8d190:	f44f 7460 	mov.w	r4, #896	; 0x380
   8d194:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8d198:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8d19c:	e720      	b.n	8cfe0 <__adddf3+0x138>
   8d19e:	bf00      	nop

0008d1a0 <__aeabi_ul2d>:
   8d1a0:	ea50 0201 	orrs.w	r2, r0, r1
   8d1a4:	bf08      	it	eq
   8d1a6:	4770      	bxeq	lr
   8d1a8:	b530      	push	{r4, r5, lr}
   8d1aa:	f04f 0500 	mov.w	r5, #0
   8d1ae:	e00a      	b.n	8d1c6 <__aeabi_l2d+0x16>

0008d1b0 <__aeabi_l2d>:
   8d1b0:	ea50 0201 	orrs.w	r2, r0, r1
   8d1b4:	bf08      	it	eq
   8d1b6:	4770      	bxeq	lr
   8d1b8:	b530      	push	{r4, r5, lr}
   8d1ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8d1be:	d502      	bpl.n	8d1c6 <__aeabi_l2d+0x16>
   8d1c0:	4240      	negs	r0, r0
   8d1c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8d1c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8d1ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8d1ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8d1d2:	f43f aedc 	beq.w	8cf8e <__adddf3+0xe6>
   8d1d6:	f04f 0203 	mov.w	r2, #3
   8d1da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8d1de:	bf18      	it	ne
   8d1e0:	3203      	addne	r2, #3
   8d1e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8d1e6:	bf18      	it	ne
   8d1e8:	3203      	addne	r2, #3
   8d1ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8d1ee:	f1c2 0320 	rsb	r3, r2, #32
   8d1f2:	fa00 fc03 	lsl.w	ip, r0, r3
   8d1f6:	fa20 f002 	lsr.w	r0, r0, r2
   8d1fa:	fa01 fe03 	lsl.w	lr, r1, r3
   8d1fe:	ea40 000e 	orr.w	r0, r0, lr
   8d202:	fa21 f102 	lsr.w	r1, r1, r2
   8d206:	4414      	add	r4, r2
   8d208:	e6c1      	b.n	8cf8e <__adddf3+0xe6>
   8d20a:	bf00      	nop

0008d20c <__aeabi_dmul>:
   8d20c:	b570      	push	{r4, r5, r6, lr}
   8d20e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8d212:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8d216:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8d21a:	bf1d      	ittte	ne
   8d21c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8d220:	ea94 0f0c 	teqne	r4, ip
   8d224:	ea95 0f0c 	teqne	r5, ip
   8d228:	f000 f8de 	bleq	8d3e8 <__aeabi_dmul+0x1dc>
   8d22c:	442c      	add	r4, r5
   8d22e:	ea81 0603 	eor.w	r6, r1, r3
   8d232:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8d236:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8d23a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8d23e:	bf18      	it	ne
   8d240:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8d244:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8d248:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8d24c:	d038      	beq.n	8d2c0 <__aeabi_dmul+0xb4>
   8d24e:	fba0 ce02 	umull	ip, lr, r0, r2
   8d252:	f04f 0500 	mov.w	r5, #0
   8d256:	fbe1 e502 	umlal	lr, r5, r1, r2
   8d25a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8d25e:	fbe0 e503 	umlal	lr, r5, r0, r3
   8d262:	f04f 0600 	mov.w	r6, #0
   8d266:	fbe1 5603 	umlal	r5, r6, r1, r3
   8d26a:	f09c 0f00 	teq	ip, #0
   8d26e:	bf18      	it	ne
   8d270:	f04e 0e01 	orrne.w	lr, lr, #1
   8d274:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8d278:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   8d27c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8d280:	d204      	bcs.n	8d28c <__aeabi_dmul+0x80>
   8d282:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8d286:	416d      	adcs	r5, r5
   8d288:	eb46 0606 	adc.w	r6, r6, r6
   8d28c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8d290:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8d294:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8d298:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   8d29c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8d2a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8d2a4:	bf88      	it	hi
   8d2a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8d2aa:	d81e      	bhi.n	8d2ea <__aeabi_dmul+0xde>
   8d2ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8d2b0:	bf08      	it	eq
   8d2b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8d2b6:	f150 0000 	adcs.w	r0, r0, #0
   8d2ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8d2be:	bd70      	pop	{r4, r5, r6, pc}
   8d2c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8d2c4:	ea46 0101 	orr.w	r1, r6, r1
   8d2c8:	ea40 0002 	orr.w	r0, r0, r2
   8d2cc:	ea81 0103 	eor.w	r1, r1, r3
   8d2d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8d2d4:	bfc2      	ittt	gt
   8d2d6:	ebd4 050c 	rsbsgt	r5, r4, ip
   8d2da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8d2de:	bd70      	popgt	{r4, r5, r6, pc}
   8d2e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8d2e4:	f04f 0e00 	mov.w	lr, #0
   8d2e8:	3c01      	subs	r4, #1
   8d2ea:	f300 80ab 	bgt.w	8d444 <__aeabi_dmul+0x238>
   8d2ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8d2f2:	bfde      	ittt	le
   8d2f4:	2000      	movle	r0, #0
   8d2f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8d2fa:	bd70      	pople	{r4, r5, r6, pc}
   8d2fc:	f1c4 0400 	rsb	r4, r4, #0
   8d300:	3c20      	subs	r4, #32
   8d302:	da35      	bge.n	8d370 <__aeabi_dmul+0x164>
   8d304:	340c      	adds	r4, #12
   8d306:	dc1b      	bgt.n	8d340 <__aeabi_dmul+0x134>
   8d308:	f104 0414 	add.w	r4, r4, #20
   8d30c:	f1c4 0520 	rsb	r5, r4, #32
   8d310:	fa00 f305 	lsl.w	r3, r0, r5
   8d314:	fa20 f004 	lsr.w	r0, r0, r4
   8d318:	fa01 f205 	lsl.w	r2, r1, r5
   8d31c:	ea40 0002 	orr.w	r0, r0, r2
   8d320:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8d324:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8d328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8d32c:	fa21 f604 	lsr.w	r6, r1, r4
   8d330:	eb42 0106 	adc.w	r1, r2, r6
   8d334:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8d338:	bf08      	it	eq
   8d33a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8d33e:	bd70      	pop	{r4, r5, r6, pc}
   8d340:	f1c4 040c 	rsb	r4, r4, #12
   8d344:	f1c4 0520 	rsb	r5, r4, #32
   8d348:	fa00 f304 	lsl.w	r3, r0, r4
   8d34c:	fa20 f005 	lsr.w	r0, r0, r5
   8d350:	fa01 f204 	lsl.w	r2, r1, r4
   8d354:	ea40 0002 	orr.w	r0, r0, r2
   8d358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8d35c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8d360:	f141 0100 	adc.w	r1, r1, #0
   8d364:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8d368:	bf08      	it	eq
   8d36a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8d36e:	bd70      	pop	{r4, r5, r6, pc}
   8d370:	f1c4 0520 	rsb	r5, r4, #32
   8d374:	fa00 f205 	lsl.w	r2, r0, r5
   8d378:	ea4e 0e02 	orr.w	lr, lr, r2
   8d37c:	fa20 f304 	lsr.w	r3, r0, r4
   8d380:	fa01 f205 	lsl.w	r2, r1, r5
   8d384:	ea43 0302 	orr.w	r3, r3, r2
   8d388:	fa21 f004 	lsr.w	r0, r1, r4
   8d38c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8d390:	fa21 f204 	lsr.w	r2, r1, r4
   8d394:	ea20 0002 	bic.w	r0, r0, r2
   8d398:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8d39c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8d3a0:	bf08      	it	eq
   8d3a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8d3a6:	bd70      	pop	{r4, r5, r6, pc}
   8d3a8:	f094 0f00 	teq	r4, #0
   8d3ac:	d10f      	bne.n	8d3ce <__aeabi_dmul+0x1c2>
   8d3ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8d3b2:	0040      	lsls	r0, r0, #1
   8d3b4:	eb41 0101 	adc.w	r1, r1, r1
   8d3b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8d3bc:	bf08      	it	eq
   8d3be:	3c01      	subeq	r4, #1
   8d3c0:	d0f7      	beq.n	8d3b2 <__aeabi_dmul+0x1a6>
   8d3c2:	ea41 0106 	orr.w	r1, r1, r6
   8d3c6:	f095 0f00 	teq	r5, #0
   8d3ca:	bf18      	it	ne
   8d3cc:	4770      	bxne	lr
   8d3ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8d3d2:	0052      	lsls	r2, r2, #1
   8d3d4:	eb43 0303 	adc.w	r3, r3, r3
   8d3d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8d3dc:	bf08      	it	eq
   8d3de:	3d01      	subeq	r5, #1
   8d3e0:	d0f7      	beq.n	8d3d2 <__aeabi_dmul+0x1c6>
   8d3e2:	ea43 0306 	orr.w	r3, r3, r6
   8d3e6:	4770      	bx	lr
   8d3e8:	ea94 0f0c 	teq	r4, ip
   8d3ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8d3f0:	bf18      	it	ne
   8d3f2:	ea95 0f0c 	teqne	r5, ip
   8d3f6:	d00c      	beq.n	8d412 <__aeabi_dmul+0x206>
   8d3f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8d3fc:	bf18      	it	ne
   8d3fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8d402:	d1d1      	bne.n	8d3a8 <__aeabi_dmul+0x19c>
   8d404:	ea81 0103 	eor.w	r1, r1, r3
   8d408:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8d40c:	f04f 0000 	mov.w	r0, #0
   8d410:	bd70      	pop	{r4, r5, r6, pc}
   8d412:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8d416:	bf06      	itte	eq
   8d418:	4610      	moveq	r0, r2
   8d41a:	4619      	moveq	r1, r3
   8d41c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8d420:	d019      	beq.n	8d456 <__aeabi_dmul+0x24a>
   8d422:	ea94 0f0c 	teq	r4, ip
   8d426:	d102      	bne.n	8d42e <__aeabi_dmul+0x222>
   8d428:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8d42c:	d113      	bne.n	8d456 <__aeabi_dmul+0x24a>
   8d42e:	ea95 0f0c 	teq	r5, ip
   8d432:	d105      	bne.n	8d440 <__aeabi_dmul+0x234>
   8d434:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8d438:	bf1c      	itt	ne
   8d43a:	4610      	movne	r0, r2
   8d43c:	4619      	movne	r1, r3
   8d43e:	d10a      	bne.n	8d456 <__aeabi_dmul+0x24a>
   8d440:	ea81 0103 	eor.w	r1, r1, r3
   8d444:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8d448:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8d44c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8d450:	f04f 0000 	mov.w	r0, #0
   8d454:	bd70      	pop	{r4, r5, r6, pc}
   8d456:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8d45a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8d45e:	bd70      	pop	{r4, r5, r6, pc}

0008d460 <__aeabi_ddiv>:
   8d460:	b570      	push	{r4, r5, r6, lr}
   8d462:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8d466:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8d46a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8d46e:	bf1d      	ittte	ne
   8d470:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8d474:	ea94 0f0c 	teqne	r4, ip
   8d478:	ea95 0f0c 	teqne	r5, ip
   8d47c:	f000 f8a7 	bleq	8d5ce <__aeabi_ddiv+0x16e>
   8d480:	eba4 0405 	sub.w	r4, r4, r5
   8d484:	ea81 0e03 	eor.w	lr, r1, r3
   8d488:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8d48c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8d490:	f000 8088 	beq.w	8d5a4 <__aeabi_ddiv+0x144>
   8d494:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8d498:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8d49c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8d4a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8d4a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8d4a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8d4ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8d4b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8d4b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8d4b8:	429d      	cmp	r5, r3
   8d4ba:	bf08      	it	eq
   8d4bc:	4296      	cmpeq	r6, r2
   8d4be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8d4c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8d4c6:	d202      	bcs.n	8d4ce <__aeabi_ddiv+0x6e>
   8d4c8:	085b      	lsrs	r3, r3, #1
   8d4ca:	ea4f 0232 	mov.w	r2, r2, rrx
   8d4ce:	1ab6      	subs	r6, r6, r2
   8d4d0:	eb65 0503 	sbc.w	r5, r5, r3
   8d4d4:	085b      	lsrs	r3, r3, #1
   8d4d6:	ea4f 0232 	mov.w	r2, r2, rrx
   8d4da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8d4de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8d4e2:	ebb6 0e02 	subs.w	lr, r6, r2
   8d4e6:	eb75 0e03 	sbcs.w	lr, r5, r3
   8d4ea:	bf22      	ittt	cs
   8d4ec:	1ab6      	subcs	r6, r6, r2
   8d4ee:	4675      	movcs	r5, lr
   8d4f0:	ea40 000c 	orrcs.w	r0, r0, ip
   8d4f4:	085b      	lsrs	r3, r3, #1
   8d4f6:	ea4f 0232 	mov.w	r2, r2, rrx
   8d4fa:	ebb6 0e02 	subs.w	lr, r6, r2
   8d4fe:	eb75 0e03 	sbcs.w	lr, r5, r3
   8d502:	bf22      	ittt	cs
   8d504:	1ab6      	subcs	r6, r6, r2
   8d506:	4675      	movcs	r5, lr
   8d508:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8d50c:	085b      	lsrs	r3, r3, #1
   8d50e:	ea4f 0232 	mov.w	r2, r2, rrx
   8d512:	ebb6 0e02 	subs.w	lr, r6, r2
   8d516:	eb75 0e03 	sbcs.w	lr, r5, r3
   8d51a:	bf22      	ittt	cs
   8d51c:	1ab6      	subcs	r6, r6, r2
   8d51e:	4675      	movcs	r5, lr
   8d520:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8d524:	085b      	lsrs	r3, r3, #1
   8d526:	ea4f 0232 	mov.w	r2, r2, rrx
   8d52a:	ebb6 0e02 	subs.w	lr, r6, r2
   8d52e:	eb75 0e03 	sbcs.w	lr, r5, r3
   8d532:	bf22      	ittt	cs
   8d534:	1ab6      	subcs	r6, r6, r2
   8d536:	4675      	movcs	r5, lr
   8d538:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8d53c:	ea55 0e06 	orrs.w	lr, r5, r6
   8d540:	d018      	beq.n	8d574 <__aeabi_ddiv+0x114>
   8d542:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8d546:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8d54a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8d54e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8d552:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8d556:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8d55a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8d55e:	d1c0      	bne.n	8d4e2 <__aeabi_ddiv+0x82>
   8d560:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8d564:	d10b      	bne.n	8d57e <__aeabi_ddiv+0x11e>
   8d566:	ea41 0100 	orr.w	r1, r1, r0
   8d56a:	f04f 0000 	mov.w	r0, #0
   8d56e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8d572:	e7b6      	b.n	8d4e2 <__aeabi_ddiv+0x82>
   8d574:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8d578:	bf04      	itt	eq
   8d57a:	4301      	orreq	r1, r0
   8d57c:	2000      	moveq	r0, #0
   8d57e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8d582:	bf88      	it	hi
   8d584:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8d588:	f63f aeaf 	bhi.w	8d2ea <__aeabi_dmul+0xde>
   8d58c:	ebb5 0c03 	subs.w	ip, r5, r3
   8d590:	bf04      	itt	eq
   8d592:	ebb6 0c02 	subseq.w	ip, r6, r2
   8d596:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8d59a:	f150 0000 	adcs.w	r0, r0, #0
   8d59e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8d5a2:	bd70      	pop	{r4, r5, r6, pc}
   8d5a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8d5a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8d5ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8d5b0:	bfc2      	ittt	gt
   8d5b2:	ebd4 050c 	rsbsgt	r5, r4, ip
   8d5b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8d5ba:	bd70      	popgt	{r4, r5, r6, pc}
   8d5bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8d5c0:	f04f 0e00 	mov.w	lr, #0
   8d5c4:	3c01      	subs	r4, #1
   8d5c6:	e690      	b.n	8d2ea <__aeabi_dmul+0xde>
   8d5c8:	ea45 0e06 	orr.w	lr, r5, r6
   8d5cc:	e68d      	b.n	8d2ea <__aeabi_dmul+0xde>
   8d5ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8d5d2:	ea94 0f0c 	teq	r4, ip
   8d5d6:	bf08      	it	eq
   8d5d8:	ea95 0f0c 	teqeq	r5, ip
   8d5dc:	f43f af3b 	beq.w	8d456 <__aeabi_dmul+0x24a>
   8d5e0:	ea94 0f0c 	teq	r4, ip
   8d5e4:	d10a      	bne.n	8d5fc <__aeabi_ddiv+0x19c>
   8d5e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8d5ea:	f47f af34 	bne.w	8d456 <__aeabi_dmul+0x24a>
   8d5ee:	ea95 0f0c 	teq	r5, ip
   8d5f2:	f47f af25 	bne.w	8d440 <__aeabi_dmul+0x234>
   8d5f6:	4610      	mov	r0, r2
   8d5f8:	4619      	mov	r1, r3
   8d5fa:	e72c      	b.n	8d456 <__aeabi_dmul+0x24a>
   8d5fc:	ea95 0f0c 	teq	r5, ip
   8d600:	d106      	bne.n	8d610 <__aeabi_ddiv+0x1b0>
   8d602:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8d606:	f43f aefd 	beq.w	8d404 <__aeabi_dmul+0x1f8>
   8d60a:	4610      	mov	r0, r2
   8d60c:	4619      	mov	r1, r3
   8d60e:	e722      	b.n	8d456 <__aeabi_dmul+0x24a>
   8d610:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8d614:	bf18      	it	ne
   8d616:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8d61a:	f47f aec5 	bne.w	8d3a8 <__aeabi_dmul+0x19c>
   8d61e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8d622:	f47f af0d 	bne.w	8d440 <__aeabi_dmul+0x234>
   8d626:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8d62a:	f47f aeeb 	bne.w	8d404 <__aeabi_dmul+0x1f8>
   8d62e:	e712      	b.n	8d456 <__aeabi_dmul+0x24a>

0008d630 <__gedf2>:
   8d630:	f04f 3cff 	mov.w	ip, #4294967295
   8d634:	e006      	b.n	8d644 <__cmpdf2+0x4>
   8d636:	bf00      	nop

0008d638 <__ledf2>:
   8d638:	f04f 0c01 	mov.w	ip, #1
   8d63c:	e002      	b.n	8d644 <__cmpdf2+0x4>
   8d63e:	bf00      	nop

0008d640 <__cmpdf2>:
   8d640:	f04f 0c01 	mov.w	ip, #1
   8d644:	f84d cd04 	str.w	ip, [sp, #-4]!
   8d648:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8d64c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8d650:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8d654:	bf18      	it	ne
   8d656:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8d65a:	d01b      	beq.n	8d694 <__cmpdf2+0x54>
   8d65c:	b001      	add	sp, #4
   8d65e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8d662:	bf0c      	ite	eq
   8d664:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8d668:	ea91 0f03 	teqne	r1, r3
   8d66c:	bf02      	ittt	eq
   8d66e:	ea90 0f02 	teqeq	r0, r2
   8d672:	2000      	moveq	r0, #0
   8d674:	4770      	bxeq	lr
   8d676:	f110 0f00 	cmn.w	r0, #0
   8d67a:	ea91 0f03 	teq	r1, r3
   8d67e:	bf58      	it	pl
   8d680:	4299      	cmppl	r1, r3
   8d682:	bf08      	it	eq
   8d684:	4290      	cmpeq	r0, r2
   8d686:	bf2c      	ite	cs
   8d688:	17d8      	asrcs	r0, r3, #31
   8d68a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8d68e:	f040 0001 	orr.w	r0, r0, #1
   8d692:	4770      	bx	lr
   8d694:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8d698:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8d69c:	d102      	bne.n	8d6a4 <__cmpdf2+0x64>
   8d69e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8d6a2:	d107      	bne.n	8d6b4 <__cmpdf2+0x74>
   8d6a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8d6a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8d6ac:	d1d6      	bne.n	8d65c <__cmpdf2+0x1c>
   8d6ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8d6b2:	d0d3      	beq.n	8d65c <__cmpdf2+0x1c>
   8d6b4:	f85d 0b04 	ldr.w	r0, [sp], #4
   8d6b8:	4770      	bx	lr
   8d6ba:	bf00      	nop

0008d6bc <__aeabi_cdrcmple>:
   8d6bc:	4684      	mov	ip, r0
   8d6be:	4610      	mov	r0, r2
   8d6c0:	4662      	mov	r2, ip
   8d6c2:	468c      	mov	ip, r1
   8d6c4:	4619      	mov	r1, r3
   8d6c6:	4663      	mov	r3, ip
   8d6c8:	e000      	b.n	8d6cc <__aeabi_cdcmpeq>
   8d6ca:	bf00      	nop

0008d6cc <__aeabi_cdcmpeq>:
   8d6cc:	b501      	push	{r0, lr}
   8d6ce:	f7ff ffb7 	bl	8d640 <__cmpdf2>
   8d6d2:	2800      	cmp	r0, #0
   8d6d4:	bf48      	it	mi
   8d6d6:	f110 0f00 	cmnmi.w	r0, #0
   8d6da:	bd01      	pop	{r0, pc}

0008d6dc <__aeabi_dcmpeq>:
   8d6dc:	f84d ed08 	str.w	lr, [sp, #-8]!
   8d6e0:	f7ff fff4 	bl	8d6cc <__aeabi_cdcmpeq>
   8d6e4:	bf0c      	ite	eq
   8d6e6:	2001      	moveq	r0, #1
   8d6e8:	2000      	movne	r0, #0
   8d6ea:	f85d fb08 	ldr.w	pc, [sp], #8
   8d6ee:	bf00      	nop

0008d6f0 <__aeabi_dcmplt>:
   8d6f0:	f84d ed08 	str.w	lr, [sp, #-8]!
   8d6f4:	f7ff ffea 	bl	8d6cc <__aeabi_cdcmpeq>
   8d6f8:	bf34      	ite	cc
   8d6fa:	2001      	movcc	r0, #1
   8d6fc:	2000      	movcs	r0, #0
   8d6fe:	f85d fb08 	ldr.w	pc, [sp], #8
   8d702:	bf00      	nop

0008d704 <__aeabi_dcmple>:
   8d704:	f84d ed08 	str.w	lr, [sp, #-8]!
   8d708:	f7ff ffe0 	bl	8d6cc <__aeabi_cdcmpeq>
   8d70c:	bf94      	ite	ls
   8d70e:	2001      	movls	r0, #1
   8d710:	2000      	movhi	r0, #0
   8d712:	f85d fb08 	ldr.w	pc, [sp], #8
   8d716:	bf00      	nop

0008d718 <__aeabi_dcmpge>:
   8d718:	f84d ed08 	str.w	lr, [sp, #-8]!
   8d71c:	f7ff ffce 	bl	8d6bc <__aeabi_cdrcmple>
   8d720:	bf94      	ite	ls
   8d722:	2001      	movls	r0, #1
   8d724:	2000      	movhi	r0, #0
   8d726:	f85d fb08 	ldr.w	pc, [sp], #8
   8d72a:	bf00      	nop

0008d72c <__aeabi_dcmpgt>:
   8d72c:	f84d ed08 	str.w	lr, [sp, #-8]!
   8d730:	f7ff ffc4 	bl	8d6bc <__aeabi_cdrcmple>
   8d734:	bf34      	ite	cc
   8d736:	2001      	movcc	r0, #1
   8d738:	2000      	movcs	r0, #0
   8d73a:	f85d fb08 	ldr.w	pc, [sp], #8
   8d73e:	bf00      	nop

0008d740 <__aeabi_dcmpun>:
   8d740:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8d744:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8d748:	d102      	bne.n	8d750 <__aeabi_dcmpun+0x10>
   8d74a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8d74e:	d10a      	bne.n	8d766 <__aeabi_dcmpun+0x26>
   8d750:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8d754:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8d758:	d102      	bne.n	8d760 <__aeabi_dcmpun+0x20>
   8d75a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8d75e:	d102      	bne.n	8d766 <__aeabi_dcmpun+0x26>
   8d760:	f04f 0000 	mov.w	r0, #0
   8d764:	4770      	bx	lr
   8d766:	f04f 0001 	mov.w	r0, #1
   8d76a:	4770      	bx	lr

0008d76c <__aeabi_d2iz>:
   8d76c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8d770:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8d774:	d215      	bcs.n	8d7a2 <__aeabi_d2iz+0x36>
   8d776:	d511      	bpl.n	8d79c <__aeabi_d2iz+0x30>
   8d778:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8d77c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8d780:	d912      	bls.n	8d7a8 <__aeabi_d2iz+0x3c>
   8d782:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8d786:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8d78a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8d78e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8d792:	fa23 f002 	lsr.w	r0, r3, r2
   8d796:	bf18      	it	ne
   8d798:	4240      	negne	r0, r0
   8d79a:	4770      	bx	lr
   8d79c:	f04f 0000 	mov.w	r0, #0
   8d7a0:	4770      	bx	lr
   8d7a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8d7a6:	d105      	bne.n	8d7b4 <__aeabi_d2iz+0x48>
   8d7a8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8d7ac:	bf08      	it	eq
   8d7ae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8d7b2:	4770      	bx	lr
   8d7b4:	f04f 0000 	mov.w	r0, #0
   8d7b8:	4770      	bx	lr
   8d7ba:	bf00      	nop
   8d7bc:	0000ffff 	.word	0x0000ffff
   8d7c0:	706d696c 	.word	0x706d696c
   8d7c4:	006e696b 	.word	0x006e696b
   8d7c8:	00000000 	.word	0x00000000
   8d7cc:	00000174 	.word	0x00000174
   8d7d0:	0000022e 	.word	0x0000022e
   8d7d4:	000002e8 	.word	0x000002e8
   8d7d8:	0000045c 	.word	0x0000045c
   8d7dc:	000005d0 	.word	0x000005d0
   8d7e0:	00000744 	.word	0x00000744
	...
   8d7ec:	00000200 	.word	0x00000200
   8d7f0:	00000300 	.word	0x00000300
   8d7f4:	00000400 	.word	0x00000400
   8d7f8:	00000600 	.word	0x00000600
   8d7fc:	00000800 	.word	0x00000800
	...
   8d80c:	00000001 	.word	0x00000001
   8d810:	00000002 	.word	0x00000002
   8d814:	00000004 	.word	0x00000004
   8d818:	00000008 	.word	0x00000008
   8d81c:	00000010 	.word	0x00000010
   8d820:	00000020 	.word	0x00000020
   8d824:	00000040 	.word	0x00000040
   8d828:	0000000c 	.word	0x0000000c
   8d82c:	00000014 	.word	0x00000014
   8d830:	000a7825 	.word	0x000a7825
   8d834:	20525441 	.word	0x20525441
   8d838:	20642528 	.word	0x20642528
   8d83c:	296e656c 	.word	0x296e656c
   8d840:	0000203a 	.word	0x0000203a
   8d844:	78323025 	.word	0x78323025
   8d848:	00000020 	.word	0x00000020
   8d84c:	50525641 	.word	0x50525641
   8d850:	3a474f52 	.word	0x3a474f52
   8d854:	61724520 	.word	0x61724520
   8d858:	203a6573 	.word	0x203a6573
   8d85c:	6c796150 	.word	0x6c796150
   8d860:	2064616f 	.word	0x2064616f
   8d864:	657a6973 	.word	0x657a6973
   8d868:	25203d20 	.word	0x25203d20
   8d86c:	65202c64 	.word	0x65202c64
   8d870:	726f7272 	.word	0x726f7272
   8d874:	000a3f21 	.word	0x000a3f21
   8d878:	50525641 	.word	0x50525641
   8d87c:	3a474f52 	.word	0x3a474f52
   8d880:	746e4520 	.word	0x746e4520
   8d884:	49207265 	.word	0x49207265
   8d888:	4d205053 	.word	0x4d205053
   8d88c:	3a65646f 	.word	0x3a65646f
   8d890:	0a782520 	.word	0x0a782520
   8d894:	00000000 	.word	0x00000000
   8d898:	50525641 	.word	0x50525641
   8d89c:	3a474f52 	.word	0x3a474f52
   8d8a0:	79615020 	.word	0x79615020
   8d8a4:	64616f6c 	.word	0x64616f6c
   8d8a8:	7a697320 	.word	0x7a697320
   8d8ac:	203d2065 	.word	0x203d2065
   8d8b0:	202c6425 	.word	0x202c6425
   8d8b4:	6f727265 	.word	0x6f727265
   8d8b8:	0a3f2172 	.word	0x0a3f2172
   8d8bc:	00000000 	.word	0x00000000
   8d8c0:	494c5743 	.word	0x494c5743
   8d8c4:	415f4554 	.word	0x415f4554
   8d8c8:	53495256 	.word	0x53495256
   8d8cc:	00000050 	.word	0x00000050
   8d8d0:	50525641 	.word	0x50525641
   8d8d4:	3a474f52 	.word	0x3a474f52
   8d8d8:	64644120 	.word	0x64644120
   8d8dc:	73736572 	.word	0x73736572
   8d8e0:	25203d20 	.word	0x25203d20
   8d8e4:	0a783230 	.word	0x0a783230
   8d8e8:	00000000 	.word	0x00000000
   8d8ec:	62616e45 	.word	0x62616e45
   8d8f0:	676e696c 	.word	0x676e696c
   8d8f4:	41535520 	.word	0x41535520
   8d8f8:	0a305452 	.word	0x0a305452
   8d8fc:	00000000 	.word	0x00000000
   8d900:	3a525245 	.word	0x3a525245
   8d904:	766e4920 	.word	0x766e4920
   8d908:	64696c61 	.word	0x64696c61
   8d90c:	41535520 	.word	0x41535520
   8d910:	43205452 	.word	0x43205452
   8d914:	69666e6f 	.word	0x69666e6f
   8d918:	61727567 	.word	0x61727567
   8d91c:	6e6f6974 	.word	0x6e6f6974
   8d920:	63617020 	.word	0x63617020
   8d924:	3f74656b 	.word	0x3f74656b
   8d928:	0000000a 	.word	0x0000000a

0008d92c <BOS_DESC>:
   8d92c:	00210f05 05101c01 dd60df00 c74589d8     ..!.......`...E.
   8d93c:	65d29c4c 8a649e9d 0300009f 0100f806     L..e..d.........
   8d94c:	00000000 694c5743 55206574 54524153     ....CWLite USART
   8d95c:	00000000 694c5743 6c206574 73756269     ....CWLite libus
   8d96c:	49206b62 7265746e 65636166 00000000     bk Interface....
   8d97c:	78383025 00000000 20626546 32203532     %08x....Feb 25 2
   8d98c:	00313230 313a3232 31303a30 00000000     021.22:10:01....
   8d99c:	70696843 73696857 65726570 694c2d72     ChipWhisperer-Li
   8d9ac:	4f206574 6e696c6e 46202e65 776d7269     te Online. Firmw
   8d9bc:	20657261 6c697562 25203a64 73252f73     are build: %s/%s
   8d9cc:	0000000a 69726553 6e206c61 65626d75     ....Serial numbe
   8d9dc:	25203a72 00000a73 74746553 20676e69     r: %s...Setting 
   8d9ec:	46207075 20414750 6d6d6f43 63696e75     up FPGA Communic
   8d9fc:	6f697461 00000a6e 6e657645 6f4c2074     ation...Event Lo
   8da0c:	4520706f 7265746e 202c6465 74696177     op Entered, wait
   8da1c:	2e676e69 000a2e2e                       ing.....

0008da24 <_global_impure_ptr>:
   8da24:	200006e8 00464e49 00666e69 004e414e     ... INF.inf.NAN.
   8da34:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   8da44:	46454443 00000000 33323130 37363534     CDEF....01234567
   8da54:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   8da64:	0000296c 00000030                       l)..0...

0008da6c <blanks.7223>:
   8da6c:	20202020 20202020 20202020 20202020                     

0008da7c <zeroes.7224>:
   8da7c:	30303030 30303030 30303030 30303030     0000000000000000

0008da8c <blanks.7217>:
   8da8c:	20202020 20202020 20202020 20202020                     

0008da9c <zeroes.7218>:
   8da9c:	30303030 30303030 30303030 30303030     0000000000000000
   8daac:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   8dabc:	00000043 49534f50 00000058 0000002e     C...POSIX.......
   8dacc:	00000000                                ....

0008dad0 <__mprec_bigtens>:
   8dad0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   8dae0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   8daf0:	7f73bf3c 75154fdd                       <.s..O.u

0008daf8 <__mprec_tens>:
   8daf8:	00000000 3ff00000 00000000 40240000     .......?......$@
   8db08:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   8db18:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   8db28:	00000000 412e8480 00000000 416312d0     .......A......cA
   8db38:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   8db48:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   8db58:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   8db68:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   8db78:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   8db88:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   8db98:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   8dba8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   8dbb8:	79d99db4 44ea7843                       ...yCx.D

0008dbc0 <p05.6055>:
   8dbc0:	00000005 00000019 0000007d              ........}...

0008dbcc <_ctype_>:
   8dbcc:	20202000 20202020 28282020 20282828     .         ((((( 
   8dbdc:	20202020 20202020 20202020 20202020                     
   8dbec:	10108820 10101010 10101010 10101010      ...............
   8dbfc:	04040410 04040404 10040404 10101010     ................
   8dc0c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8dc1c:	01010101 01010101 01010101 10101010     ................
   8dc2c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8dc3c:	02020202 02020202 02020202 10101010     ................
   8dc4c:	00000020 00000000 00000000 00000000      ...............
	...

0008dcd0 <_init>:
   8dcd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8dcd2:	bf00      	nop
   8dcd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8dcd6:	bc08      	pop	{r3}
   8dcd8:	469e      	mov	lr, r3
   8dcda:	4770      	bx	lr

0008dcdc <__init_array_start>:
   8dcdc:	00089e49 	.word	0x00089e49

0008dce0 <__frame_dummy_init_array_entry>:
   8dce0:	000800e1                                ....

0008dce4 <_fini>:
   8dce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8dce6:	bf00      	nop
   8dce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8dcea:	bc08      	pop	{r3}
   8dcec:	469e      	mov	lr, r3
   8dcee:	4770      	bx	lr

0008dcf0 <__fini_array_start>:
   8dcf0:	000800bd 	.word	0x000800bd

Disassembly of section .relocate:

20000000 <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
20000000:	b430      	push	{r4, r5}
20000002:	b082      	sub	sp, #8
20000004:	9d04      	ldr	r5, [sp, #16]
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000006:	b35b      	cbz	r3, 20000060 <efc_perform_read_sequence+0x60>
20000008:	461c      	mov	r4, r3
		return EFC_RC_INVALID;
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000000a:	6803      	ldr	r3, [r0, #0]
2000000c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
20000010:	6003      	str	r3, [r0, #0]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
#else
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000012:	b2c9      	uxtb	r1, r1
20000014:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
20000018:	6041      	str	r1, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000001a:	6883      	ldr	r3, [r0, #8]
2000001c:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
2000001e:	9b01      	ldr	r3, [sp, #4]
20000020:	f013 0f01 	tst.w	r3, #1
20000024:	d1f9      	bne.n	2000001a <efc_perform_read_sequence+0x1a>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000026:	b14d      	cbz	r5, 2000003c <efc_perform_read_sequence+0x3c>
20000028:	4621      	mov	r1, r4
2000002a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
2000002e:	4c0d      	ldr	r4, [pc, #52]	; (20000064 <efc_perform_read_sequence+0x64>)
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
20000030:	f854 5f04 	ldr.w	r5, [r4, #4]!
20000034:	f841 5b04 	str.w	r5, [r1], #4
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000038:	4299      	cmp	r1, r3
2000003a:	d1f9      	bne.n	20000030 <efc_perform_read_sequence+0x30>
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
#else
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000003c:	b2d2      	uxtb	r2, r2
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
2000003e:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR =
20000042:	6042      	str	r2, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000044:	6883      	ldr	r3, [r0, #8]
20000046:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000048:	9b01      	ldr	r3, [sp, #4]
2000004a:	f013 0f01 	tst.w	r3, #1
2000004e:	d0f9      	beq.n	20000044 <efc_perform_read_sequence+0x44>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
20000050:	6803      	ldr	r3, [r0, #0]
20000052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
20000056:	6003      	str	r3, [r0, #0]

	return EFC_RC_OK;
20000058:	2000      	movs	r0, #0
}
2000005a:	b002      	add	sp, #8
2000005c:	bc30      	pop	{r4, r5}
2000005e:	4770      	bx	lr
		return EFC_RC_INVALID;
20000060:	2002      	movs	r0, #2
20000062:	e7fa      	b.n	2000005a <efc_perform_read_sequence+0x5a>
20000064:	0007fffc 	.word	0x0007fffc

20000068 <efc_write_fmr>:
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
	p_efc->EEFC_FMR = ul_fmr;
20000068:	6001      	str	r1, [r0, #0]
2000006a:	4770      	bx	lr

2000006c <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
2000006c:	b082      	sub	sp, #8
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
2000006e:	6041      	str	r1, [r0, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
20000070:	6883      	ldr	r3, [r0, #8]
20000072:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000074:	9b01      	ldr	r3, [sp, #4]
20000076:	f013 0f01 	tst.w	r3, #1
2000007a:	d0f9      	beq.n	20000070 <efc_perform_fcr+0x4>

	return (ul_status & EEFC_ERROR_FLAGS);
2000007c:	9801      	ldr	r0, [sp, #4]
}
2000007e:	f000 0006 	and.w	r0, r0, #6
20000082:	b002      	add	sp, #8
20000084:	4770      	bx	lr
20000086:	bf00      	nop

20000088 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000088:	f3bf 8f5f 	dmb	sy
2000008c:	3801      	subs	r0, #1
2000008e:	d1fb      	bne.n	20000088 <portable_delay_cycles>
20000090:	4770      	bx	lr
	...

20000094 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000094:	f44f 6380 	mov.w	r3, #1024	; 0x400
20000098:	4a21      	ldr	r2, [pc, #132]	; (20000120 <SystemInit+0x8c>)
2000009a:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2000009c:	f502 7200 	add.w	r2, r2, #512	; 0x200
200000a0:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
200000a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
200000a6:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
200000aa:	6a1b      	ldr	r3, [r3, #32]
200000ac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
200000b0:	d107      	bne.n	200000c2 <SystemInit+0x2e>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
200000b2:	4a1c      	ldr	r2, [pc, #112]	; (20000124 <SystemInit+0x90>)
200000b4:	4b1c      	ldr	r3, [pc, #112]	; (20000128 <SystemInit+0x94>)
200000b6:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
200000b8:	461a      	mov	r2, r3
200000ba:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000bc:	f013 0f01 	tst.w	r3, #1
200000c0:	d0fb      	beq.n	200000ba <SystemInit+0x26>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
200000c2:	4a1a      	ldr	r2, [pc, #104]	; (2000012c <SystemInit+0x98>)
200000c4:	4b18      	ldr	r3, [pc, #96]	; (20000128 <SystemInit+0x94>)
200000c6:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
200000c8:	461a      	mov	r2, r3
200000ca:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000cc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
200000d0:	d0fb      	beq.n	200000ca <SystemInit+0x36>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
200000d2:	4a15      	ldr	r2, [pc, #84]	; (20000128 <SystemInit+0x94>)
200000d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
200000d6:	f023 0303 	bic.w	r3, r3, #3
200000da:	f043 0301 	orr.w	r3, r3, #1
200000de:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
200000e0:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000e2:	f013 0f08 	tst.w	r3, #8
200000e6:	d0fb      	beq.n	200000e0 <SystemInit+0x4c>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
200000e8:	4a11      	ldr	r2, [pc, #68]	; (20000130 <SystemInit+0x9c>)
200000ea:	4b0f      	ldr	r3, [pc, #60]	; (20000128 <SystemInit+0x94>)
200000ec:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
200000ee:	461a      	mov	r2, r3
200000f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000f2:	f013 0f02 	tst.w	r3, #2
200000f6:	d0fb      	beq.n	200000f0 <SystemInit+0x5c>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
200000f8:	2211      	movs	r2, #17
200000fa:	4b0b      	ldr	r3, [pc, #44]	; (20000128 <SystemInit+0x94>)
200000fc:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
200000fe:	461a      	mov	r2, r3
20000100:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000102:	f013 0f08 	tst.w	r3, #8
20000106:	d0fb      	beq.n	20000100 <SystemInit+0x6c>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000108:	2212      	movs	r2, #18
2000010a:	4b07      	ldr	r3, [pc, #28]	; (20000128 <SystemInit+0x94>)
2000010c:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000010e:	461a      	mov	r2, r3
20000110:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000112:	f013 0f08 	tst.w	r3, #8
20000116:	d0fb      	beq.n	20000110 <SystemInit+0x7c>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20000118:	4a06      	ldr	r2, [pc, #24]	; (20000134 <SystemInit+0xa0>)
2000011a:	4b07      	ldr	r3, [pc, #28]	; (20000138 <SystemInit+0xa4>)
2000011c:	601a      	str	r2, [r3, #0]
2000011e:	4770      	bx	lr
20000120:	400e0800 	.word	0x400e0800
20000124:	00370809 	.word	0x00370809
20000128:	400e0400 	.word	0x400e0400
2000012c:	01370809 	.word	0x01370809
20000130:	200f3f01 	.word	0x200f3f01
20000134:	05b8d800 	.word	0x05b8d800
20000138:	200006b8 	.word	0x200006b8

2000013c <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
2000013c:	4b16      	ldr	r3, [pc, #88]	; (20000198 <system_init_flash+0x5c>)
2000013e:	4298      	cmp	r0, r3
20000140:	d912      	bls.n	20000168 <system_init_flash+0x2c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
20000142:	4b16      	ldr	r3, [pc, #88]	; (2000019c <system_init_flash+0x60>)
20000144:	4298      	cmp	r0, r3
20000146:	d916      	bls.n	20000176 <system_init_flash+0x3a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20000148:	4b15      	ldr	r3, [pc, #84]	; (200001a0 <system_init_flash+0x64>)
2000014a:	4298      	cmp	r0, r3
2000014c:	d91b      	bls.n	20000186 <system_init_flash+0x4a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
2000014e:	4b15      	ldr	r3, [pc, #84]	; (200001a4 <system_init_flash+0x68>)
20000150:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20000152:	bf94      	ite	ls
20000154:	f44f 7340 	movls.w	r3, #768	; 0x300
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000158:	f44f 6380 	movhi.w	r3, #1024	; 0x400
2000015c:	4a12      	ldr	r2, [pc, #72]	; (200001a8 <system_init_flash+0x6c>)
2000015e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20000160:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000164:	6013      	str	r3, [r2, #0]
20000166:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
20000168:	2300      	movs	r3, #0
2000016a:	4a0f      	ldr	r2, [pc, #60]	; (200001a8 <system_init_flash+0x6c>)
2000016c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
2000016e:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000172:	6013      	str	r3, [r2, #0]
20000174:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
20000176:	f44f 7380 	mov.w	r3, #256	; 0x100
2000017a:	4a0b      	ldr	r2, [pc, #44]	; (200001a8 <system_init_flash+0x6c>)
2000017c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
2000017e:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000182:	6013      	str	r3, [r2, #0]
20000184:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20000186:	f44f 7300 	mov.w	r3, #512	; 0x200
2000018a:	4a07      	ldr	r2, [pc, #28]	; (200001a8 <system_init_flash+0x6c>)
2000018c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
2000018e:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000192:	6013      	str	r3, [r2, #0]
20000194:	4770      	bx	lr
20000196:	bf00      	nop
20000198:	016e35ff 	.word	0x016e35ff
2000019c:	026259ff 	.word	0x026259ff
200001a0:	044aa1ff 	.word	0x044aa1ff
200001a4:	0501bcff 	.word	0x0501bcff
200001a8:	400e0800 	.word	0x400e0800

200001ac <udi_api_cdc_comm>:
200001ac:	000801c9 00080129 00080141 0008013d     ....)...A...=...
200001bc:	00000000                                ....

200001c0 <udi_api_cdc_data>:
200001c0:	000804e9 000803a9 00080139 0008013d     ........9...=...
200001d0:	00080399                                ....

200001d4 <udc_config>:
200001d4:	2000024c 200001e0 00000000              L.. ... ....

200001e0 <udc_config_lsfs>:
200001e0:	200001e8 20000260                       ... `.. 

200001e8 <udc_desc_fs>:
200001e8:	00620209 80000103 000409fa ffff0200     ..b.............
200001f8:	050710ff 00400281 02050700 00004002     ......@......@..
20000208:	02010b08 00010202 00010409 01020201     ................
20000218:	00240511 24040110 24050202 05020106     ..$....$...$....
20000228:	02030124 03830507 09100040 02000204     $.......@.......
20000238:	0000000a 02850507 07000040 40020605     ........@......@
20000248:	00000000                                ....

2000024c <udc_device_desc>:
2000024c:	02000112 40000000 ace22b3e 02010100     .......@>+......
2000025c:	00000103                                ....

20000260 <udi_apis>:
20000260:	20000534 200001ac 200001c0              4.. ... ... 

2000026c <gs_uc_state>:
2000026c:	00000201                                         .

2000026d <scard_protocol_version.8875>:
2000026d:	00000002                                         ...

20000270 <xram>:
20000270:	60000000                                ...`

20000274 <avrispmkIIfreqs>:
20000274:	007a1200 003d0900 001e8480 000f4240     ..z...=.....@B..
20000284:	0007a120 0003d090 0001e848 00017882      .......H....x..
20000294:	00015f20 000148f3 00013568 0001240f      _...H..h5...$..
200002a4:	0001148d 0001069b 0000fa00 0000ee8d     ................
200002b4:	0000e41b 0000da89 0000c99d 0000c21a     ................
200002c4:	0000bb21 0000b4a3 0000a8ec 0000a39d     !...............
200002d4:	000099f1 00009586 00008d68 0000861f     ........h.......
200002e4:	00007f8e 00007999 0000742c 00006f36     .....y..,t..6o..
200002f4:	00006aa8 0000647c 000060c0 00005ba5     .j..|d...`...[..
20000304:	0000570d 000052e5 00004f1e 00004bab     .W...R...O...K..
20000314:	00004882 000044af 00004212 00003ee1     .H...D...B...>..
20000324:	00003bfc 000038b8 0000365a 000033a8     .;...8..Z6...3..
20000334:	00003137 00002eff 00002cf7 00002ac0     71.......,...*..
20000344:	000028bf 000026eb 000024fc 00002379     .(...&...$..y#..
20000354:	000021a4 0000202f 00001eab 00001d4a     .!../ ......J...
20000364:	00001be1 00001a99 0000194e 00001822     ........N..."...
20000374:	000016f7 000015e7 000014ef 000013e5     ................
20000384:	00001306 00001219 00001142 00001071     ........B...q...
20000394:	00000fb3 00000eef 00000e3d 00000d92     ........=.......
200003a4:	00000cee 00000c59 00000bc3 00000b35     ....Y.......5...
200003b4:	00000aae 00000a33 000009b4 00000941     ....3.......A...
200003c4:	000008d1 00000868 00000804 000007a4     ....h...........
200003d4:	0000074a 000006f3 0000069f 0000064f     J...........O...
200003e4:	00000603 000005bc 00000576 00000535     ........v...5...
200003f4:	000004f7 000004bc 00000483 0000044d     ............M...
20000404:	00000419 000003e8 000003b9 0000038d     ................
20000414:	00000362 0000033a 00000313 000002ee     b...:...........
20000424:	000002cb 000002aa 0000028a 0000026b     ............k...
20000434:	0000024e 00000233 00000218 000001ff     N...3...........
20000444:	000001e7 000001d1 000001bb 000001a6     ................
20000454:	00000192 00000180 0000016e 0000015d     ........n...]...
20000464:	0000014c 0000013d 0000012e 00000120     L...=....... ...
20000474:	00000112 00000105 000000f9 000000ee     ................
20000484:	000000e2 000000d8 000000ce 000000c4     ................
20000494:	000000bb 000000b2 000000aa 000000a2     ................
200004a4:	0000009a 00000093 0000008c 00000086     ................
200004b4:	00000080 0000007a 00000074 0000006f     ....z...t...o...
200004c4:	00000069 00000064 0000005f 0000005b     i...d..._...[...
200004d4:	00000057 00000053 0000004f 0000004b     W...S...O...K...
200004e4:	00000047 00000044 00000041 0000003e     G...D...A...>...
200004f4:	0000003b 00000038 00000036 00000033     ;...8...6...3...

20000504 <ParameterTable>:
20000504:	81000180 01900001 01019100 94170192     ................
20000514:	03982101 01039e06 a40001a1 00010003              .!............

20000522 <main_b_vendor_enable>:
20000522:	01f40001                                         ..

20000524 <defaultTimeoutTicks>:
20000524:	000001f4                                ....

20000528 <XPROG_Param_EEPageSize>:
20000528:	00000020                                 ...

2000052c <XPROG_Param_NVMBase>:
2000052c:	010001c0                                ....

20000530 <XPROG_Param_NVMCMDRegAddr>:
20000530:	00003233                                         3

20000531 <XPROG_Param_NVMCSRRegAddr>:
20000531:	45000032                                         2..

20000534 <udi_api_vendor>:
20000534:	00084445 00084469 00084481 00084439     ED..iD...D..9D..
20000544:	00000000                                ....

20000548 <udc_string_desc>:
20000548:	00000300 00000000 00000000 00000000     ................
	...

2000058c <udc_string_desc_languageid>:
2000058c:	04090304                                ....

20000590 <udc_string_manufacturer_name>:
20000590:	4177654e 65542045 6f6e6863 79676f6c     NewAE Technology
200005a0:	636e4920 0000002e                        Inc....

200005a8 <udc_string_product_name>:
200005a8:	70696843 73696857 65726570 694c2072     ChipWhisperer Li
200005b8:	00006574                                te..

200005bc <winusb_20_desc>:
200005bc:	0000000a 06030000 000800f8 00000002     ................
200005cc:	001400ee 494c0003 42535542 0000004b     ......LIBUSBK...
200005dc:	00000000 00d20000 00070004 0044002a     ............*.D.
200005ec:	00760065 00630069 00490065 0074006e     e.v.i.c.e.I.n.t.
200005fc:	00720065 00610066 00650063 00550047     e.r.f.a.c.e.G.U.
2000060c:	00440049 00000073 007b009e 00610063     I.D.s.....{.c.a.
2000061c:	00350066 00610061 00630031 0061002d     f.5.a.a.1.c.-.a.
2000062c:	00390036 002d0061 00390034 00350039     6.9.a.-.4.9.9.5.
2000063c:	0061002d 00630062 002d0032 00610032     -.a.b.c.2.-.2.a.
2000064c:	00350065 00610037 00310035 00640061     e.5.7.a.5.1.a.d.
2000065c:	00390065 0000007d 0061007b 00650063     e.9.}...{.a.c.e.
2000066c:	00610063 00310061 002d0063 00360061     c.a.a.1.c.-.a.6.
2000067c:	00660039 0034002d 00390039 002d0035     9.f.-.4.9.9.5.-.
2000068c:	00340061 00320063 0032002d 00650061     a.4.c.2.-.2.a.e.
2000069c:	00370035 00350061 00610031 00650064     5.7.a.5.1.a.d.e.
200006ac:	007d0039 00000000                       9.}.....

200006b4 <g_interrupt_enabled>:
200006b4:	00000001                                ....

200006b8 <SystemCoreClock>:
200006b8:	003d0900                                ..=.

200006bc <usb_serial_number>:
200006bc:	30303030 30303030 30303030 44414544     000000000000DEAD
200006cc:	46454542 00000000 00000000 00000000     BEEF............
200006dc:	00000000                                ....

200006e0 <_impure_ptr>:
200006e0:	200006e8 00000000                       ... ....

200006e8 <impure_data>:
200006e8:	00000000 200009d4 20000a3c 20000aa4     ....... <.. ... 
	...
20000790:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200007a0:	0005deec 0000000b 00000000 00000000     ................
	...

20000b10 <__atexit_recursive_mutex>:
20000b10:	20002480                                .$. 

20000b14 <__global_locale>:
20000b14:	00000043 00000000 00000000 00000000     C...............
	...
20000b34:	00000043 00000000 00000000 00000000     C...............
	...
20000b54:	00000043 00000000 00000000 00000000     C...............
	...
20000b74:	00000043 00000000 00000000 00000000     C...............
	...
20000b94:	00000043 00000000 00000000 00000000     C...............
	...
20000bb4:	00000043 00000000 00000000 00000000     C...............
	...
20000bd4:	00000043 00000000 00000000 00000000     C...............
	...
20000bf4:	0008cba9 0008bda5 00000000 0008dbcc     ................
20000c04:	0008dac8 0008d8fc 0008d8fc 0008d8fc     ................
20000c14:	0008d8fc 0008d8fc 0008d8fc 0008d8fc     ................
20000c24:	0008d8fc 0008d8fc ffffffff ffffffff     ................
20000c34:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000c5c:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20000c80 <__malloc_av_>:
	...
20000c88:	20000c80 20000c80 20000c88 20000c88     ... ... ... ... 
20000c98:	20000c90 20000c90 20000c98 20000c98     ... ... ... ... 
20000ca8:	20000ca0 20000ca0 20000ca8 20000ca8     ... ... ... ... 
20000cb8:	20000cb0 20000cb0 20000cb8 20000cb8     ... ... ... ... 
20000cc8:	20000cc0 20000cc0 20000cc8 20000cc8     ... ... ... ... 
20000cd8:	20000cd0 20000cd0 20000cd8 20000cd8     ... ... ... ... 
20000ce8:	20000ce0 20000ce0 20000ce8 20000ce8     ... ... ... ... 
20000cf8:	20000cf0 20000cf0 20000cf8 20000cf8     ... ... ... ... 
20000d08:	20000d00 20000d00 20000d08 20000d08     ... ... ... ... 
20000d18:	20000d10 20000d10 20000d18 20000d18     ... ... ... ... 
20000d28:	20000d20 20000d20 20000d28 20000d28      ..  .. (.. (.. 
20000d38:	20000d30 20000d30 20000d38 20000d38     0.. 0.. 8.. 8.. 
20000d48:	20000d40 20000d40 20000d48 20000d48     @.. @.. H.. H.. 
20000d58:	20000d50 20000d50 20000d58 20000d58     P.. P.. X.. X.. 
20000d68:	20000d60 20000d60 20000d68 20000d68     `.. `.. h.. h.. 
20000d78:	20000d70 20000d70 20000d78 20000d78     p.. p.. x.. x.. 
20000d88:	20000d80 20000d80 20000d88 20000d88     ... ... ... ... 
20000d98:	20000d90 20000d90 20000d98 20000d98     ... ... ... ... 
20000da8:	20000da0 20000da0 20000da8 20000da8     ... ... ... ... 
20000db8:	20000db0 20000db0 20000db8 20000db8     ... ... ... ... 
20000dc8:	20000dc0 20000dc0 20000dc8 20000dc8     ... ... ... ... 
20000dd8:	20000dd0 20000dd0 20000dd8 20000dd8     ... ... ... ... 
20000de8:	20000de0 20000de0 20000de8 20000de8     ... ... ... ... 
20000df8:	20000df0 20000df0 20000df8 20000df8     ... ... ... ... 
20000e08:	20000e00 20000e00 20000e08 20000e08     ... ... ... ... 
20000e18:	20000e10 20000e10 20000e18 20000e18     ... ... ... ... 
20000e28:	20000e20 20000e20 20000e28 20000e28      ..  .. (.. (.. 
20000e38:	20000e30 20000e30 20000e38 20000e38     0.. 0.. 8.. 8.. 
20000e48:	20000e40 20000e40 20000e48 20000e48     @.. @.. H.. H.. 
20000e58:	20000e50 20000e50 20000e58 20000e58     P.. P.. X.. X.. 
20000e68:	20000e60 20000e60 20000e68 20000e68     `.. `.. h.. h.. 
20000e78:	20000e70 20000e70 20000e78 20000e78     p.. p.. x.. x.. 
20000e88:	20000e80 20000e80 20000e88 20000e88     ... ... ... ... 
20000e98:	20000e90 20000e90 20000e98 20000e98     ... ... ... ... 
20000ea8:	20000ea0 20000ea0 20000ea8 20000ea8     ... ... ... ... 
20000eb8:	20000eb0 20000eb0 20000eb8 20000eb8     ... ... ... ... 
20000ec8:	20000ec0 20000ec0 20000ec8 20000ec8     ... ... ... ... 
20000ed8:	20000ed0 20000ed0 20000ed8 20000ed8     ... ... ... ... 
20000ee8:	20000ee0 20000ee0 20000ee8 20000ee8     ... ... ... ... 
20000ef8:	20000ef0 20000ef0 20000ef8 20000ef8     ... ... ... ... 
20000f08:	20000f00 20000f00 20000f08 20000f08     ... ... ... ... 
20000f18:	20000f10 20000f10 20000f18 20000f18     ... ... ... ... 
20000f28:	20000f20 20000f20 20000f28 20000f28      ..  .. (.. (.. 
20000f38:	20000f30 20000f30 20000f38 20000f38     0.. 0.. 8.. 8.. 
20000f48:	20000f40 20000f40 20000f48 20000f48     @.. @.. H.. H.. 
20000f58:	20000f50 20000f50 20000f58 20000f58     P.. P.. X.. X.. 
20000f68:	20000f60 20000f60 20000f68 20000f68     `.. `.. h.. h.. 
20000f78:	20000f70 20000f70 20000f78 20000f78     p.. p.. x.. x.. 
20000f88:	20000f80 20000f80 20000f88 20000f88     ... ... ... ... 
20000f98:	20000f90 20000f90 20000f98 20000f98     ... ... ... ... 
20000fa8:	20000fa0 20000fa0 20000fa8 20000fa8     ... ... ... ... 
20000fb8:	20000fb0 20000fb0 20000fb8 20000fb8     ... ... ... ... 
20000fc8:	20000fc0 20000fc0 20000fc8 20000fc8     ... ... ... ... 
20000fd8:	20000fd0 20000fd0 20000fd8 20000fd8     ... ... ... ... 
20000fe8:	20000fe0 20000fe0 20000fe8 20000fe8     ... ... ... ... 
20000ff8:	20000ff0 20000ff0 20000ff8 20000ff8     ... ... ... ... 
20001008:	20001000 20001000 20001008 20001008     ... ... ... ... 
20001018:	20001010 20001010 20001018 20001018     ... ... ... ... 
20001028:	20001020 20001020 20001028 20001028      ..  .. (.. (.. 
20001038:	20001030 20001030 20001038 20001038     0.. 0.. 8.. 8.. 
20001048:	20001040 20001040 20001048 20001048     @.. @.. H.. H.. 
20001058:	20001050 20001050 20001058 20001058     P.. P.. X.. X.. 
20001068:	20001060 20001060 20001068 20001068     `.. `.. h.. h.. 
20001078:	20001070 20001070 20001078 20001078     p.. p.. x.. x.. 

20001088 <__malloc_sbrk_base>:
20001088:	ffffffff                                ....

2000108c <__malloc_trim_threshold>:
2000108c:	00020000                                ....
