#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Sat Nov 15 15:12:17 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/12_HDMI_picture_display/constraint/12_HDMI_picture_display.fdc(line number: 9)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/12_HDMI_picture_display/constraint/12_HDMI_picture_display.fdc(line number: 27)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_pll_0/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT1
Executing : get_pins u_pll_0/u_gpll:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_0/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT0
Executing : get_pins u_pll_0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_1/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_0/u_gpll:CLKOUT0
Executing : get_pins u_pll_0/u_gpll:CLKOUT0 successfully.
Executing : get_pins u_pll_1/u_gpll:CLKOUT0
Executing : get_pins u_pll_1/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT0] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT0] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} -add successfully.
Start pre-mapping.
I: Constant propagation done on sync_vg/N99 (bmsWIDEMUX).
I: Constant propagation done on sync_vg/N110 (bmsWIDEMUX).
I: Constant propagation done on sync_vg/N112 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.105s wall, 0.094s user + 0.047s system = 0.141s CPU (134.6%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_q that is stuck at constant 0.
I: Constant propagation done on u_dvi_transmitter/encoder_g/c0_q (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_q that is stuck at constant 0.
I: Constant propagation done on u_dvi_transmitter/encoder_g/c1_q (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_q that is stuck at constant 0.
I: Constant propagation done on u_dvi_transmitter/encoder_r/c0_q (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_q that is stuck at constant 0.
I: Constant propagation done on u_dvi_transmitter/encoder_r/c1_q (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_reg that is stuck at constant 0.
I: Constant propagation done on u_dvi_transmitter/encoder_g/c0_reg (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_reg that is stuck at constant 0.
I: Constant propagation done on u_dvi_transmitter/encoder_g/c1_reg (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_reg that is stuck at constant 0.
I: Constant propagation done on u_dvi_transmitter/encoder_r/c0_reg (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_reg that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
W: Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst sync_vg/v_count[11:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.186s wall, 0.188s user + 0.047s system = 0.234s CPU (125.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.479s wall, 0.422s user + 0.062s system = 0.484s CPU (101.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'rstn_1ms[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/y_act[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/y_act[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/v_count[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1q_m[0] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1q_m[0] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1q_m[0] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[0]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (125.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.413s wall, 0.438s user + 0.125s system = 0.562s CPU (136.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.089s wall, 0.109s user + 0.078s system = 0.188s CPU (211.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.067s wall, 0.062s user + 0.000s system = 0.062s CPU (92.9%)

W: prevent name conflict by renaming net sync_vg/N0 to sync_vg/N0_rnmt

Cell Usage:
GTP_DFF                     104 uses
GTP_DFF_C                    50 uses
GTP_DFF_CE                   16 uses
GTP_DFF_P                    21 uses
GTP_DFF_R                    34 uses
GTP_DFF_RE                   11 uses
GTP_DRM36K_E1                48 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_LUT2                      2 uses
GTP_LUT3                     14 uses
GTP_LUT4                     31 uses
GTP_LUT5                     40 uses
GTP_LUT6                    124 uses
GTP_LUT6CARRY                93 uses
GTP_LUT6D                    50 uses
GTP_OSERDES_E2                8 uses

I/O ports: 5
GTP_INBUF                   1 use
GTP_OUTBUFDS                4 uses

Mapping Summary:
Total LUTs: 354 of 17800 (1.99%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 354
Total Registers: 236 of 35600 (0.66%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 48.0 of 55 (87.27%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 9 of 150 (6.00%)


Overview of Control Sets:

Number of unique control sets : 10

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 1                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 1                 3
--------------------------------------------------------------
  The maximum fanout: 104
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 104
  NO              NO                YES                71
  NO              YES               NO                 34
  YES             NO                NO                 0
  YES             NO                YES                16
  YES             YES               NO                 11
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hdmi_picture_display' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_picture_display_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:11s
Action synthesize: CPU time elapsed is 0h:0m:9s
Action synthesize: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Nov 15 15:12:27 2025
Action synthesize: Peak memory pool usage is 322 MB
