Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar  1 02:43:21 2024
| Host         : yihongliu-SER running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       203         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (203)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (488)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (10)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (203)
--------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: clk_div_1/internal_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (488)
--------------------------------------------------
 There are 488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (10)
-------------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.452        0.000                      0                 2176        0.098        0.000                      0                 2176        2.000        0.000                       0                  1090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         46.549        0.000                      0                   19        0.222        0.000                      0                   19       24.500        0.000                       0                    12  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                   12.452        0.000                      0                 2157        0.098        0.000                      0                 2157        9.020        0.000                       0                  1074  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       46.551        0.000                      0                   19        0.222        0.000                      0                   19       24.500        0.000                       0                    12  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         46.549        0.000                      0                   19        0.129        0.000                      0                   19  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       46.549        0.000                      0                   19        0.129        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_fpga_0                                  
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.549ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.681ns (20.110%)  route 2.705ns (79.890%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.111     2.543    clk_div_1/out_clk_BUFG
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     2.667 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.667    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.029    49.216    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.216    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                 46.549    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.886ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.358     1.849    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 46.886    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.355%)  route 0.144ns (43.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.144    -0.247    clk_div_1/counter_reg[5]
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.202 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    clk_div_1/p_0_in[6]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092    -0.424    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.134    -0.257    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.531%)  route 0.130ns (36.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.273    clk_div_1/counter_reg[8]
    SLICE_X22Y47         LUT6 (Prop_lut6_I3_O)        0.099    -0.174 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.250    -0.516    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.091    -0.425    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I1_O)        0.043    -0.163 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.042    -0.153 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT5 (Prop_lut5_I0_O)        0.042    -0.152 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[8]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.149 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    clk_div_1/p_0_in[7]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.230ns (42.269%)  route 0.314ns (57.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.272    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.102    -0.170 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.182     0.013    clk_div_1/p_0_in[4]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.003    -0.516    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y48     clk_div_1/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y48     clk_div_1/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_wiz_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.452ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 2.207ns (32.364%)  route 4.612ns (67.636%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[14])
                                                      1.447     5.254 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[14]
                         net (fo=1, routed)           1.333     6.587    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[14]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.711 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, routed)           0.831     7.542    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.694 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, routed)           0.579     8.273    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.605 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0/O
                         net (fo=8, routed)           1.471    10.076    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0_n_0
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.152    10.228 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[2]_i_1/O
                         net (fo=2, routed)           0.398    10.626    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][2]
    SLICE_X11Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.509    23.267    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.283    23.078    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[2]
  -------------------------------------------------------------------
                         required time                         23.078    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 12.452    

Slack (MET) :             12.470ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.207ns (32.368%)  route 4.611ns (67.632%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[14])
                                                      1.447     5.254 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[14]
                         net (fo=1, routed)           1.333     6.587    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[14]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.711 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, routed)           0.831     7.542    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.694 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, routed)           0.579     8.273    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.605 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0/O
                         net (fo=8, routed)           1.470    10.075    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0_n_0
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.152    10.227 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[4]_i_2/O
                         net (fo=2, routed)           0.398    10.626    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][4]
    SLICE_X11Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.509    23.267    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.266    23.095    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[4]
  -------------------------------------------------------------------
                         required time                         23.095    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 12.470    

Slack (MET) :             12.521ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 2.179ns (31.252%)  route 4.793ns (68.748%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[14])
                                                      1.447     5.254 f  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[14]
                         net (fo=1, routed)           1.333     6.587    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[14]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.711 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, routed)           0.831     7.542    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.694 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, routed)           0.579     8.273    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.605 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0/O
                         net (fo=8, routed)           1.470    10.075    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0_n_0
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[3]_i_1/O
                         net (fo=2, routed)           0.580    10.779    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/p_awuser[sc_route][3]
    SLICE_X11Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.509    23.267    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X11Y42         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.061    23.300    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i_reg[3]
  -------------------------------------------------------------------
                         required time                         23.300    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 12.521    

Slack (MET) :             12.539ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 2.207ns (32.605%)  route 4.562ns (67.395%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[14])
                                                      1.447     5.254 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[14]
                         net (fo=1, routed)           1.333     6.587    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[14]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.711 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, routed)           0.831     7.542    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.694 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, routed)           0.579     8.273    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.605 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0/O
                         net (fo=8, routed)           1.471    10.076    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0_n_0
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.152    10.228 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[2]_i_1/O
                         net (fo=2, routed)           0.348    10.576    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[1]
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510    23.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.247    23.115    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         23.115    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 12.539    

Slack (MET) :             12.550ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 2.207ns (32.604%)  route 4.562ns (67.396%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[14])
                                                      1.447     5.254 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[14]
                         net (fo=1, routed)           1.333     6.587    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[14]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.711 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, routed)           0.831     7.542    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.694 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, routed)           0.579     8.273    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.605 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0/O
                         net (fo=8, routed)           1.470    10.075    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0_n_0
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.152    10.227 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[4]_i_2/O
                         net (fo=2, routed)           0.349    10.576    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[3]
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510    23.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.236    23.126    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         23.126    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 12.550    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.430ns (21.512%)  route 5.218ns (78.488%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.683     3.722    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y41         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.969     5.148    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     5.272 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, routed)           0.575     5.847    d1/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.971 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.649     6.620    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/s_axi_wvalid
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.744 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.658     7.402    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wvalid
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.526 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          1.030     8.556    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I3_O)        0.152     8.708 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.433     9.141    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.326     9.467 r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.902    10.370    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.540    23.297    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.694    
                         clock uncertainty           -0.302    23.392    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.949    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.654ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.179ns (31.702%)  route 4.694ns (68.298%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[14])
                                                      1.447     5.254 f  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[14]
                         net (fo=1, routed)           1.333     6.587    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[14]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.711 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, routed)           0.831     7.542    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.694 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, routed)           0.579     8.273    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.605 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0/O
                         net (fo=8, routed)           1.470    10.075    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0_n_0
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.199 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[3]_i_1/O
                         net (fo=2, routed)           0.481    10.681    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[2]
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510    23.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.028    23.334    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                 12.654    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.974ns (15.539%)  route 5.294ns (84.461%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.681     3.720    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X9Y38          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     4.176 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[146]/Q
                         net (fo=2, routed)           0.659     4.836    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[146]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.960 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, routed)           0.858     5.818    d1/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.942 f  d1/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.946     6.888    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.012 f  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          2.082     9.094    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.146     9.240 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[1]_INST_0/O
                         net (fo=1, routed)           0.748     9.988    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[1]
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.540    23.297    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.694    
                         clock uncertainty           -0.302    23.392    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.736    22.656    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.656    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.430ns (21.817%)  route 5.125ns (78.183%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 23.302 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.683     3.722    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y41         FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     4.178 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.969     5.148    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     5.272 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[2]_INST_0/O
                         net (fo=1, routed)           0.575     5.847    d1/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.971 r  d1/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.649     6.620    d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/s_axi_wvalid
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.744 r  d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.658     7.402    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_wvalid
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.526 f  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          1.030     8.556    d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I3_O)        0.152     8.708 r  d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.433     9.141    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.326     9.467 r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.809    10.277    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.545    23.302    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.699    
                         clock uncertainty           -0.302    23.397    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.954    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.954    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.800ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.179ns (32.405%)  route 4.545ns (67.595%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[14])
                                                      1.447     5.254 f  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[14]
                         net (fo=1, routed)           1.333     6.587    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[14]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.711 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_7/O
                         net (fo=3, routed)           0.831     7.542    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[14]
    SLICE_X1Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.694 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4/O
                         net (fo=2, routed)           0.579     8.273    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_4_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.605 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0/O
                         net (fo=8, routed)           1.471    10.076    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[4]_i_2__0_n_0
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.200 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_wroute_reg.wroute_i[1]_i_1/O
                         net (fo=2, routed)           0.331    10.531    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]_0[0]
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.510    23.268    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X10Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.031    23.331    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         23.331    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                 12.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.766%)  route 0.230ns (64.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.588     1.418    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X2Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/Q
                         net (fo=2, routed)           0.230     1.776    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[2]
    SLICE_X0Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.849     1.797    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X0Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)        -0.002     1.677    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.669%)  route 0.319ns (69.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.582     1.412    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X1Y37          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/Q
                         net (fo=3, routed)           0.319     1.872    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.876     1.825    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.473    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.769    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.581     1.411    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X1Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.552 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/Q
                         net (fo=3, routed)           0.323     1.875    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.876     1.825    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.473    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.769    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.581     1.411    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.552 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/Q
                         net (fo=1, routed)           0.054     1.606    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.651 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.651    d1/design_1_i/axi_gpio_1/U0/ip2bus_data[26]
    SLICE_X0Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.847     1.795    d1/design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X0Y34          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.371     1.424    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.121     1.545    d1/design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.901%)  route 0.271ns (56.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.588     1.418    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X4Y48          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/Q
                         net (fo=31, routed)          0.271     1.853    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.048     1.901 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1035]_i_1/O
                         net (fo=1, routed)           0.000     1.901    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1035]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.851     1.799    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X2Y51          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.107     1.788    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.973%)  route 0.329ns (70.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.582     1.412    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X1Y37          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[26]/Q
                         net (fo=3, routed)           0.329     1.882    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.876     1.825    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.473    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.769    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.213ns (43.927%)  route 0.272ns (56.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.588     1.418    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X4Y48          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg/Q
                         net (fo=31, routed)          0.272     1.854    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.049     1.903 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1037]_i_1/O
                         net (fo=1, routed)           0.000     1.903    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1037]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.851     1.799    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X2Y51          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.107     1.788    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.591%)  route 0.335ns (70.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.581     1.411    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X1Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.552 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/Q
                         net (fo=3, routed)           0.335     1.887    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.876     1.825    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.473    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.769    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.561     1.391    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.532 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.588    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.384     1.391    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.075     1.466    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDCE (Prop_fdce_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.589    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X19Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.829     1.777    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.385     1.392    
    SLICE_X19Y37         FDCE (Hold_fdce_C_D)         0.075     1.467    d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X10Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y35    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y36    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y44    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y44    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y31     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y31     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y42    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y42    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y44    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y44    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y31     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y31     d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y42    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y42    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X10Y38    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.551ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.681ns (20.110%)  route 2.705ns (79.890%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.111     2.543    clk_div_1/out_clk_BUFG
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     2.667 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.667    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.029    49.218    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.218    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                 46.551    

Slack (MET) :             46.650ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.091    49.164    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.735    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.735    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.650    

Slack (MET) :             46.650ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.091    49.164    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.735    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.735    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.650    

Slack (MET) :             46.650ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.091    49.164    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.735    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.735    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.650    

Slack (MET) :             46.889ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.358     1.849    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.091    49.167    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.738    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 46.889    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.906    

Slack (MET) :             46.906ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.091    49.189    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.760    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.760    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.355%)  route 0.144ns (43.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.144    -0.247    clk_div_1/counter_reg[5]
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.202 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    clk_div_1/p_0_in[6]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092    -0.424    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.134    -0.257    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.531%)  route 0.130ns (36.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.273    clk_div_1/counter_reg[8]
    SLICE_X22Y47         LUT6 (Prop_lut6_I3_O)        0.099    -0.174 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.250    -0.516    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.091    -0.425    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I1_O)        0.043    -0.163 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.042    -0.153 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT5 (Prop_lut5_I0_O)        0.042    -0.152 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[8]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.107    -0.425    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.440    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.149 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    clk_div_1/p_0_in[7]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.091    -0.441    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.230ns (42.269%)  route 0.314ns (57.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.272    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.102    -0.170 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.182     0.013    clk_div_1/p_0_in[4]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.003    -0.516    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y49     clk_div_1/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y48     clk_div_1/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y48     clk_div_1/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y49     clk_div_1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X23Y49     clk_div_1/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_wiz_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.549ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.681ns (20.110%)  route 2.705ns (79.890%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.111     2.543    clk_div_1/out_clk_BUFG
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     2.667 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.667    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.029    49.216    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.216    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                 46.549    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.886ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.358     1.849    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 46.886    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.355%)  route 0.144ns (43.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.144    -0.247    clk_div_1/counter_reg[5]
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.202 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    clk_div_1/p_0_in[6]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.093    -0.422    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092    -0.330    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.134    -0.257    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.531%)  route 0.130ns (36.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.273    clk_div_1/counter_reg[8]
    SLICE_X22Y47         LUT6 (Prop_lut6_I3_O)        0.099    -0.174 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.093    -0.422    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.091    -0.331    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I1_O)        0.043    -0.163 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.042    -0.153 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT5 (Prop_lut5_I0_O)        0.042    -0.152 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[8]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.149 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    clk_div_1/p_0_in[7]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.230ns (42.269%)  route 0.314ns (57.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.272    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.102    -0.170 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.182     0.013    clk_div_1/p_0_in[4]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.093    -0.425    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.003    -0.422    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.549ns  (required time - arrival time)
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.681ns (20.110%)  route 2.705ns (79.890%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.111     2.543    clk_div_1/out_clk_BUFG
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     2.667 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000     2.667    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.029    49.216    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         49.216    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                 46.549    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.648ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.704ns (25.103%)  route 2.100ns (74.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.593     2.085    clk_div_1/clear
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.622    49.255    
                         clock uncertainty           -0.093    49.162    
    SLICE_X22Y48         FDRE (Setup_fdre_C_R)       -0.429    48.733    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                 46.648    

Slack (MET) :             46.886ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.358     1.849    clk_div_1/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.625    49.258    
                         clock uncertainty           -0.093    49.165    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    48.736    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 46.886    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.355%)  route 1.870ns (72.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 48.633 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.834     0.570    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.124     0.694 f  clk_div_1/internal_clk_i_2/O
                         net (fo=5, routed)           0.673     1.367    clk_div_1/internal_clk_i_2_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  clk_div_1/counter[8]_i_1/O
                         net (fo=9, routed)           0.363     1.854    clk_div_1/clear
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    H16                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    51.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    45.444 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    47.043    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.134 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.499    48.633    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.647    49.280    
                         clock uncertainty           -0.093    49.187    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    48.758    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 46.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.355%)  route 0.144ns (43.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.144    -0.247    clk_div_1/counter_reg[5]
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.202 r  clk_div_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    clk_div_1/p_0_in[6]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[6]/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.093    -0.422    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092    -0.330    clk_div_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[5]/Q
                         net (fo=6, routed)           0.134    -0.257    clk_div_1/counter_reg[5]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  clk_div_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    clk_div_1/p_0_in[5]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[5]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.531%)  route 0.130ns (36.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.273    clk_div_1/counter_reg[8]
    SLICE_X22Y47         LUT6 (Prop_lut6_I3_O)        0.099    -0.174 r  clk_div_1/internal_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clk_div_1/internal_clk_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.093    -0.422    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.091    -0.331    clk_div_1/internal_clk_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I1_O)        0.043    -0.163 r  clk_div_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    clk_div_1/p_0_in[3]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.042    -0.153 r  clk_div_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_div_1/p_0_in[1]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[1]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT5 (Prop_lut5_I0_O)        0.042    -0.152 r  clk_div_1/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.152    clk_div_1/p_0_in[8]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[8]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.107    -0.331    clk_div_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.206    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 r  clk_div_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    clk_div_1/p_0_in[2]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[2]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.346    clk_div_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  clk_div_1/counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.195    clk_div_1/counter_reg[0]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  clk_div_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clk_div_1/p_0_in[0]
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[0]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/counter_reg[7]/Q
                         net (fo=4, routed)           0.197    -0.194    clk_div_1/counter_reg[7]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.149 r  clk_div_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    clk_div_1/p_0_in[7]
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X22Y48         FDRE                                         r  clk_div_1/counter_reg[7]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.093    -0.438    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.091    -0.347    clk_div_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 clk_div_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.230ns (42.269%)  route 0.314ns (57.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y49         FDRE                                         r  clk_div_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  clk_div_1/counter_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.272    clk_div_1/counter_reg[3]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.102    -0.170 r  clk_div_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.182     0.013    clk_div_1/p_0_in[4]
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.831    -0.766    clk_div_1/in_clk
    SLICE_X23Y49         FDRE                                         r  clk_div_1/counter_reg[4]/C
                         clock pessimism              0.247    -0.519    
                         clock uncertainty            0.093    -0.425    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.003    -0.422    clk_div_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.435    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.124ns (5.067%)  route 2.323ns (94.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.740     1.740    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.864 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.583     2.447    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X21Y41         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.501     3.259    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X21Y41         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.175ns  (logic 0.518ns (44.080%)  route 0.657ns (55.920%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/Q
                         net (fo=3, routed)           0.657     1.175    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.500     3.258    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.505%)  route 0.251ns (60.495%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/recv_done_reg/Q
                         net (fo=3, routed)           0.251     0.415    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.827     1.775    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y31          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.380%)  route 0.982ns (95.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.759     0.759    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.223     1.027    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X21Y41         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.831     1.779    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X21Y41         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 0.609ns (14.274%)  route 3.658ns (85.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.766     6.938    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.153     7.091 f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.892     7.983    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y37         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.500     3.258    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 0.609ns (14.274%)  route 3.658ns (85.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.766     6.938    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.153     7.091 f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.892     7.983    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y37         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.500     3.258    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 0.609ns (14.274%)  route 3.658ns (85.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.766     6.938    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.153     7.091 f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.892     7.983    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y37         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.500     3.258    d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 0.580ns (13.899%)  route 3.593ns (86.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.829     7.001    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.764     7.889    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.502     3.260    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 0.580ns (13.899%)  route 3.593ns (86.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.829     7.001    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.764     7.889    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.502     3.260    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 0.580ns (13.899%)  route 3.593ns (86.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.829     7.001    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.764     7.889    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.502     3.260    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 0.606ns (14.873%)  route 3.468ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.829     7.001    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.150     7.151 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.640     7.791    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y34         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.496     3.254    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 0.606ns (14.873%)  route 3.468ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.829     7.001    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.150     7.151 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.640     7.791    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y34         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.496     3.254    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 0.606ns (14.873%)  route 3.468ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.829     7.001    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.150     7.151 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.640     7.791    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y34         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.496     3.254    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y34         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 0.580ns (14.488%)  route 3.423ns (85.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.677     3.716    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.766     6.938    d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.062 f  d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.658     7.720    d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y37         FDCE                                         f  d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.506     3.264    d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y37         FDCE                                         r  d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.173%)  route 0.343ns (64.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.223     1.759    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.120     1.924    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.173%)  route 0.343ns (64.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.223     1.759    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.120     1.924    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.173%)  route 0.343ns (64.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.223     1.759    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.120     1.924    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y43         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y43         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.192ns (29.663%)  route 0.455ns (70.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.223     1.759    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.051     1.810 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.233     2.042    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.832     1.780    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.192ns (29.663%)  route 0.455ns (70.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.223     1.759    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.051     1.810 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.233     2.042    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.832     1.780    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.192ns (29.663%)  route 0.455ns (70.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.223     1.759    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.051     1.810 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.233     2.042    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.832     1.780    d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.600%)  route 0.474ns (69.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.567     1.397    d1/design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X12Y41         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.561 f  d1/design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.474     2.035    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.080 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.080    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X16Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.833     1.781    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X16Y43         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.190ns (24.030%)  route 0.601ns (75.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.424     1.960    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.049     2.009 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.186    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.835     1.783    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.190ns (24.030%)  route 0.601ns (75.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.424     1.960    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.049     2.009 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.186    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.835     1.783    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.190ns (24.030%)  route 0.601ns (75.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.565     1.395    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y44         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.424     1.960    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.049     2.009 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.186    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y42         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.835     1.783    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y42         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           506 Endpoints
Min Delay           506 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.981ns  (logic 4.619ns (38.553%)  route 7.362ns (61.447%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[5]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.422     0.422 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[5]/Q
                         net (fo=2, routed)           0.870     1.292    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[6]
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.299     1.591 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_6/O
                         net (fo=1, routed)           0.956     2.547    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_6_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1/O
                         net (fo=3, routed)           1.062     3.733    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.857 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.393     5.251    tl/tl_impl/SCK
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.375 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           3.081     8.455    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    11.981 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.981    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 4.708ns (40.771%)  route 6.839ns (59.229%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[5]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.422     0.422 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[5]/Q
                         net (fo=2, routed)           0.870     1.292    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[6]
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.299     1.591 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_6/O
                         net (fo=1, routed)           0.956     2.547    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_6_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1/O
                         net (fo=3, routed)           1.062     3.733    d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0_i_1_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.857 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.391     5.248    tl/tl_impl/SCK
    SLICE_X22Y30         LUT2 (Prop_lut2_I0_O)        0.124     5.372 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           2.560     7.932    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    11.547 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000    11.547    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/run_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.871ns  (logic 4.580ns (46.394%)  route 5.292ns (53.606%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/run_reg/C
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.422     0.422 f  d1/design_1_i/output_manager_0/inst/spi/run_reg/Q
                         net (fo=24, routed)          1.089     1.511    d1/design_1_i/output_manager_0/inst/spi/run
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.299     1.810 r  d1/design_1_i/output_manager_0/inst/spi/LD_INST_0/O
                         net (fo=1, routed)           1.162     2.972    tl/LD
    SLICE_X22Y30         LUT2 (Prop_lut2_I1_O)        0.149     3.121 r  tl/en_a_INST_0/O
                         net (fo=2, routed)           3.041     6.162    ck_io7_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.710     9.871 r  ck_io6_OBUF_inst/O
                         net (fo=0)                   0.000     9.871    ck_io6
    R17                                                               r  ck_io6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/run_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 4.645ns (48.974%)  route 4.840ns (51.026%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/run_reg/C
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.422     0.422 f  d1/design_1_i/output_manager_0/inst/spi/run_reg/Q
                         net (fo=24, routed)          1.089     1.511    d1/design_1_i/output_manager_0/inst/spi/run
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.299     1.810 r  d1/design_1_i/output_manager_0/inst/spi/LD_INST_0/O
                         net (fo=1, routed)           1.162     2.972    tl/LD
    SLICE_X22Y30         LUT2 (Prop_lut2_I1_O)        0.149     3.121 r  tl/en_a_INST_0/O
                         net (fo=2, routed)           2.589     5.710    ck_io7_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.775     9.485 r  ck_io7_OBUF_inst/O
                         net (fo=0)                   0.000     9.485    ck_io7
    R14                                                               r  ck_io7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/begin_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDI_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 4.890ns (51.766%)  route 4.556ns (48.234%))
  Logic Levels:           4  (FDRE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/begin_out_reg/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  d1/design_1_i/output_manager_0/inst/spi/begin_out_reg/Q
                         net (fo=2, routed)           0.672     1.094    d1/design_1_i/output_manager_0/inst/spi/begin_out
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.332     1.426 r  d1/design_1_i/output_manager_0/inst/spi/sdi_INST_0/O
                         net (fo=2, routed)           1.062     2.488    tl/tl_impl/SDI
    SLICE_X22Y30         LUT2 (Prop_lut2_I0_O)        0.381     2.869 r  tl/tl_impl/SDI_a_INST_0/O
                         net (fo=1, routed)           2.822     5.691    SDI_a_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.755     9.447 r  SDI_a_OBUF_inst/O
                         net (fo=0)                   0.000     9.447    SDI_a
    Y18                                                               r  SDI_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.402ns (47.409%)  route 4.883ns (52.591%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/Q
                         net (fo=24, routed)          1.674     2.192    tl/tl_impl/in_addr[3]
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.154     2.346 r  tl/tl_impl/dac_b[1]_INST_0/O
                         net (fo=1, routed)           3.209     5.555    ck_io_OBUF[5]
    V18                  OBUF (Prop_obuf_I_O)         3.730     9.285 r  ck_io_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.285    ck_io[5]
    V18                                                               r  ck_io[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/begin_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDI_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 4.928ns (53.451%)  route 4.292ns (46.549%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/begin_out_reg/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  d1/design_1_i/output_manager_0/inst/spi/begin_out_reg/Q
                         net (fo=2, routed)           0.672     1.094    d1/design_1_i/output_manager_0/inst/spi/begin_out
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.332     1.426 r  d1/design_1_i/output_manager_0/inst/spi/sdi_INST_0/O
                         net (fo=2, routed)           1.051     2.477    tl/tl_impl/SDI
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.381     2.858 r  tl/tl_impl/SDI_b_INST_0/O
                         net (fo=1, routed)           2.568     5.427    SDI_b_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.793     9.220 r  SDI_b_OBUF_inst/O
                         net (fo=0)                   0.000     9.220    SDI_b
    U18                                                               r  SDI_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 4.173ns (46.886%)  route 4.727ns (53.114%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/Q
                         net (fo=24, routed)          1.674     2.192    tl/tl_impl/in_addr[3]
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.316 r  tl/tl_impl/dac_b[0]_INST_0/O
                         net (fo=1, routed)           3.053     5.369    ck_io_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.531     8.899 r  ck_io_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.899    ck_io[4]
    V17                                                               r  ck_io[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.653ns  (logic 4.441ns (51.325%)  route 4.212ns (48.675%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  d1/design_1_i/output_manager_0/inst/addr_reg[3]/Q
                         net (fo=24, routed)          1.842     2.360    tl/tl_impl/in_addr[3]
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.154     2.514 r  tl/tl_impl/dac_a[3]_INST_0/O
                         net (fo=1, routed)           2.370     4.884    ck_io_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.769     8.653 r  ck_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.653    ck_io[3]
    T15                                                               r  ck_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.258ns (49.537%)  route 4.337ns (50.463%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/addr_reg[3]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  d1/design_1_i/output_manager_0/inst/addr_reg[3]/Q
                         net (fo=24, routed)          1.675     2.193    tl/tl_impl/in_addr[3]
    SLICE_X22Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.317 r  tl/tl_impl/dac_a[0]_INST_0/O
                         net (fo=1, routed)           2.662     4.979    ck_io_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.616     8.595 r  ck_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.595    ck_io[0]
    U14                                                               r  ck_io[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/C
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[24]/Q
                         net (fo=1, routed)           0.106     0.247    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[22]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[22]/Q
                         net (fo=1, routed)           0.108     0.249    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.427%)  route 0.127ns (46.573%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE                         0.000     0.000 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/C
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[0]/Q
                         net (fo=2, routed)           0.127     0.273    d1/design_1_i/output_manager_0/inst/spi/p_1_in_0[1]
    SLICE_X10Y31         FDRE                                         r  d1/design_1_i/output_manager_0/inst/spi/internal_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.073%)  route 0.146ns (50.927%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[16]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[16]/Q
                         net (fo=1, routed)           0.146     0.287    d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X0Y6          RAMB36E1                                     r  d1/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.283%)  route 0.161ns (55.717%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[3]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[3]/Q
                         net (fo=7, routed)           0.161     0.289    d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg_n_0_[3]
    SLICE_X7Y25          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[0]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b[0]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_out[0]
    SLICE_X5Y27          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_a_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_a_reg[12]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_a_reg[12]/Q
                         net (fo=1, routed)           0.082     0.246    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_a[12]
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.045     0.291 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_out[12]
    SLICE_X7Y27          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[14]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[14]/Q
                         net (fo=1, routed)           0.082     0.246    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b[14]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_out[14]
    SLICE_X5Y27          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[16]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[16]/Q
                         net (fo=1, routed)           0.082     0.246    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b[16]
    SLICE_X7Y30          LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out[16]_i_1/O
                         net (fo=1, routed)           0.000     0.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_out[16]
    SLICE_X7Y30          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE                         0.000     0.000 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[22]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_reg[22]/Q
                         net (fo=1, routed)           0.082     0.246    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b[22]
    SLICE_X7Y30          LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out[22]_i_1/O
                         net (fo=1, routed)           0.000     0.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_out[22]
    SLICE_X7Y30          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.689ns  (logic 5.155ns (40.627%)  route 7.534ns (59.373%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     4.177 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.920     6.098    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.299     6.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.004     7.401    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.525    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.105 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.955     9.060    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.330     9.390 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.436     9.826    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.324    10.150 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.857    11.006    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.328    11.334 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.334    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.912 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, routed)           0.505    12.418    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    13.120 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.120    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.342 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.801    14.143    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    15.085 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[3]
                         net (fo=1, routed)           1.055    16.140    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_4
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.307    16.447 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[11]_i_2/O
                         net (fo=1, routed)           0.000    16.447    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[11]_i_2_n_0
    SLICE_X6Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.366ns  (logic 5.084ns (41.113%)  route 7.282ns (58.887%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     4.177 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.920     6.098    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.299     6.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.004     7.401    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.525    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.105 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.955     9.060    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.330     9.390 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.436     9.826    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.324    10.150 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.857    11.006    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.328    11.334 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.334    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.912 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, routed)           0.505    12.418    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    13.120 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.120    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.342 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.801    14.143    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.020 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.804    15.823    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_5
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.301    16.124 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    16.124    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[10]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.864ns  (logic 4.741ns (39.960%)  route 7.123ns (60.040%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     4.177 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.920     6.098    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.299     6.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.004     7.401    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.525    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.105 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.955     9.060    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.330     9.390 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.436     9.826    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.324    10.150 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.857    11.006    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.328    11.334 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.334    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.912 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, routed)           0.505    12.418    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    13.120 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.120    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.342 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.801    14.143    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[9]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    14.672 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.645    15.317    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_6
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.306    15.623 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    15.623    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.442ns  (logic 4.384ns (38.315%)  route 7.058ns (61.685%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     4.177 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.920     6.098    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.299     6.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.004     7.401    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.525    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.105 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.955     9.060    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.330     9.390 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.436     9.826    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.324    10.150 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.857    11.006    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.328    11.334 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.334    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.912 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[2]
                         net (fo=1, routed)           0.505    12.418    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[8]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    12.967 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.824    13.791    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[8]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    14.349 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.556    14.905    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_7
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.295    15.200 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    15.200    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.928ns  (logic 4.052ns (37.080%)  route 6.876ns (62.920%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     4.177 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.920     6.098    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.299     6.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.004     7.401    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.525    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.105 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[2]
                         net (fo=2, routed)           0.955     9.060    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_5
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.330     9.390 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13/O
                         net (fo=3, routed)           0.436     9.826    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_13_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.324    10.150 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.857    11.006    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_3_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.328    11.334 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.334    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0_i_7_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.564 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry__0/O[1]
                         net (fo=2, routed)           0.728    12.292    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[7]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.306    12.598 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    12.598    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_3_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.846 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.318    13.164    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[7]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557    13.721 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.658    14.379    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_4
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.307    14.686 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    14.686    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.886ns  (logic 3.719ns (37.618%)  route 6.167ns (62.382%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     4.177 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.920     6.098    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.299     6.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.004     7.401    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.525    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.752 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[1]
                         net (fo=2, routed)           0.811     8.563    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_6
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.331     8.894 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1/O
                         net (fo=2, routed)           0.467     9.362    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.332     9.694 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3/O
                         net (fo=1, routed)           0.000     9.694    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.949 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[3]
                         net (fo=2, routed)           0.652    10.601    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[5]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.307    10.908 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000    10.908    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.155 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, routed)           0.815    11.970    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.299    12.269 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    12.269    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.847 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.496    13.344    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_5
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.301    13.645 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    13.645    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.687ns  (logic 3.376ns (34.850%)  route 6.311ns (65.150%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.419     4.177 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          1.920     6.098    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[9]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.299     6.397 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.004     7.401    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.525    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_i_7_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.752 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0/O[1]
                         net (fo=2, routed)           0.811     8.563    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry__0_n_6
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.331     8.894 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1/O
                         net (fo=2, routed)           0.467     9.362    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_1_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.332     9.694 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3/O
                         net (fo=1, routed)           0.000     9.694    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_3_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.949 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[3]
                         net (fo=2, routed)           0.652    10.601    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[5]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.307    10.908 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000    10.908    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.155 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, routed)           0.815    11.970    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.299    12.269 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    12.269    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.499 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.640    13.140    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_6
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.306    13.446 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    13.446    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 3.234ns (37.542%)  route 5.380ns (62.458%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     4.214 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, routed)          1.360     5.574    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.698 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_8/O
                         net (fo=1, routed)           0.867     6.565    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_8_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.689 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.689    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_4_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.937 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[3]
                         net (fo=2, routed)           0.807     7.745    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_4
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.306     8.051 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_5/O
                         net (fo=1, routed)           0.000     8.051    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_5_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.281 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[1]
                         net (fo=2, routed)           0.676     8.957    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[3]
    SLICE_X3Y28          LUT2 (Prop_lut2_I0_O)        0.306     9.263 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_4/O
                         net (fo=1, routed)           0.000     9.263    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_4_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.511 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[2]
                         net (fo=3, routed)           1.016    10.527    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[3]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.302    10.829 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000    10.829    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.205 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.424 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.654    12.078    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_7
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.295    12.373 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.373    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 2.906ns (35.049%)  route 5.385ns (64.951%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.719     3.758    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     4.214 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, routed)          1.360     5.574    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.698 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_8/O
                         net (fo=1, routed)           0.867     6.565    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_8_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.689 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.689    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_4_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.937 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[3]
                         net (fo=2, routed)           0.807     7.745    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_4
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.306     8.051 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_5/O
                         net (fo=1, routed)           0.000     8.051    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry_i_5_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.281 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[1]
                         net (fo=2, routed)           0.676     8.957    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[3]
    SLICE_X3Y28          LUT2 (Prop_lut2_I0_O)        0.306     9.263 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_4/O
                         net (fo=1, routed)           0.000     9.263    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_4_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.511 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[2]
                         net (fo=3, routed)           1.016    10.527    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[3]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.302    10.829 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000    10.829    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.084 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.658    11.743    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_4
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.307    12.050 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    12.050    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.453ns  (logic 2.820ns (43.700%)  route 3.633ns (56.300%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        1.717     3.756    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y32          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.518     4.274 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=13, routed)          1.765     6.039    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[7]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124     6.163 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.163    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_i_5_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.411 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry/O[2]
                         net (fo=1, routed)           0.450     6.862    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__0_carry_n_5
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     7.416 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0__24_carry/O[0]
                         net (fo=2, routed)           0.327     7.742    d1/design_1_i/adc_spi_wrapper_0/inst/adc/ram_offset_a0[2]
    SLICE_X3Y28          LUT2 (Prop_lut2_I0_O)        0.295     8.037 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5/O
                         net (fo=1, routed)           0.000     8.037    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_5_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.264 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]_i_2/O[1]
                         net (fo=3, routed)           0.595     8.859    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[2]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.303     9.162 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     9.162    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.412 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.496     9.908    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_5
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.301    10.209 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.209    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/output_manager_0/inst/dr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.148ns (40.736%)  route 0.215ns (59.264%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y32         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.148     1.540 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.215     1.755    d1/design_1_i/output_manager_0/inst/data_ready
    SLICE_X13Y29         FDRE                                         r  d1/design_1_i/output_manager_0/inst/dr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/prev_data_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.148ns (28.707%)  route 0.368ns (71.293%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.562     1.392    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y32         FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.148     1.540 r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.368     1.907    d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_ready
    SLICE_X6Y26          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/prev_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.732ns  (logic 0.361ns (49.294%)  route 0.371ns (50.706%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.579     1.409    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=13, routed)          0.149     1.699    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[15]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.744    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.808 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.222     2.030    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_4
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.111     2.141 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.141    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.358ns (47.401%)  route 0.397ns (52.599%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.577     1.407    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.288     1.836    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[4]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_4/O
                         net (fo=1, routed)           0.000     1.881    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_4_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.946 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[1]
                         net (fo=2, routed)           0.109     2.055    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[6]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.107     2.162 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.162    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[6]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.359ns (44.982%)  route 0.439ns (55.018%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.579     1.409    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=14, routed)          0.280     1.830    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[14]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     1.875    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.940 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.099    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_5
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.108     2.207 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.207    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.453ns (55.143%)  route 0.368ns (44.857%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.579     1.409    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=13, routed)          0.149     1.699    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[15]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.744    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.853 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.853    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.906 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.220     2.125    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_7
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.105     2.230 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.230    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[4]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.363ns (42.542%)  route 0.490ns (57.458%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.580     1.410    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y31          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.289     1.840    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[3]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5/O
                         net (fo=1, routed)           0.000     1.885    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.955 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]_i_2/O[0]
                         net (fo=3, routed)           0.201     2.156    d1/design_1_i/adc_spi_wrapper_0/inst/adc/p_0_in__0[5]
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.107     2.263 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.263    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[5]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.498ns (57.285%)  route 0.371ns (42.715%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.579     1.409    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=13, routed)          0.149     1.699    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[15]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.744    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.853 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.853    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     1.945 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.222     2.167    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_4
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.111     2.278 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.278    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[7]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.493ns (55.903%)  route 0.389ns (44.097%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.579     1.409    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=13, routed)          0.149     1.699    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[15]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.744    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.853 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.853    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.893 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.893    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.240     2.186    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_7
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.105     2.291 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.291    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[8]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.533ns (59.284%)  route 0.366ns (40.716%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1074, routed)        0.579     1.409    d1/design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y30          FDRE                                         r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=13, routed)          0.149     1.699    d1/design_1_i/adc_spi_wrapper_0/inst/adc/row_col[15]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.744    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[3]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.853 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.853    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[3]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.893 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.893    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[7]_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.983 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.217     2.200    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[11]_i_4_n_6
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.108     2.308 r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     2.308    d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[9]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.591ns  (logic 4.331ns (37.365%)  route 7.260ns (62.635%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.192     2.624    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.748 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.393     4.141    tl/tl_impl/SCK
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.265 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           3.081     7.346    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.872 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.872    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.157ns  (logic 4.420ns (39.615%)  route 6.737ns (60.385%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.192     2.624    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.748 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.391     4.138    tl/tl_impl/SCK
    SLICE_X22Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.262 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           2.560     6.823    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    10.438 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000    10.438    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.863ns  (logic 1.572ns (40.694%)  route 2.291ns (59.306%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.217    -0.174    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.148 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.697     0.549    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.594 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.585     1.179    tl/tl_impl/SCK
    SLICE_X22Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.224 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           0.792     2.016    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.331 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     3.331    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.033ns  (logic 1.484ns (36.799%)  route 2.549ns (63.201%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.217    -0.174    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.148 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.697     0.549    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.594 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.588     1.183    tl/tl_impl/SCK
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.228 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           1.047     2.274    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.501 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.591ns  (logic 4.331ns (37.365%)  route 7.260ns (62.635%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.192     2.624    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.748 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.393     4.141    tl/tl_impl/SCK
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.265 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           3.081     7.346    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.872 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.872    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.157ns  (logic 4.420ns (39.615%)  route 6.737ns (60.385%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          1.673    -0.720    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.595     0.331    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.432 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         2.192     2.624    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.748 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           1.391     4.138    tl/tl_impl/SCK
    SLICE_X22Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.262 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           2.560     6.823    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    10.438 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000    10.438    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.863ns  (logic 1.572ns (40.694%)  route 2.291ns (59.306%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.217    -0.174    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.148 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.697     0.549    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.594 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.585     1.179    tl/tl_impl/SCK
    SLICE_X22Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.224 r  tl/tl_impl/SCK_a_INST_0/O
                         net (fo=1, routed)           0.792     2.016    SCK_a_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.331 r  SCK_a_OBUF_inst/O
                         net (fo=0)                   0.000     3.331    SCK_a
    Y17                                                               r  SCK_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_1/internal_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.033ns  (logic 1.484ns (36.799%)  route 2.549ns (63.201%))
  Logic Levels:           4  (BUFG=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_wiz_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_wiz_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_wiz_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_wiz_div/inst/clkout1_buf/O
                         net (fo=10, routed)          0.563    -0.532    clk_div_1/in_clk
    SLICE_X22Y47         FDRE                                         r  clk_div_1/internal_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  clk_div_1/internal_clk_reg/Q
                         net (fo=1, routed)           0.217    -0.174    clk_div_1/out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.148 r  clk_div_1/out_clk_BUFG_inst/O
                         net (fo=205, routed)         0.697     0.549    d1/design_1_i/output_manager_0/inst/spi/clk
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.594 r  d1/design_1_i/output_manager_0/inst/spi/spi_clk_INST_0/O
                         net (fo=2, routed)           0.588     1.183    tl/tl_impl/SCK
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.228 r  tl/tl_impl/SCK_b_INST_0/O
                         net (fo=1, routed)           1.047     2.274    SCK_b_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.501 r  SCK_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    SCK_b
    W19                                                               r  SCK_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.254 f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.506    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.607 f  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.270    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.556 r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.957    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.392    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.742    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.254 f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.506    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.607 f  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.270    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_div/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_wiz_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    clk_wiz_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.556 r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.957    clk_wiz_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  clk_wiz_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.392    clk_wiz_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_wiz_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





