# ADC-SPI-Interface
Verilog HDL implementation of an SPI master controller (ADC2) for a dual-channel 14-bit ADC. Manages clock division, gain setting, conversion pulsing, and 34-bit serial data capture.
