Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a462cb3f08ac4f2fa335eebb09329204 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Two_Level_Memory_testbench_behav xil_defaultlib.Two_Level_Memory_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 21 for port 'config_data' [D:/MMU/Verilog_Implementation/MMU.srcs/sim_1/new/Two_Level_Memory_testbench.v:134]
WARNING: [VRFC 10-5021] port 'rst_n' is not connected on this instance [D:/MMU/Verilog_Implementation/MMU.srcs/sim_1/new/Two_Level_Memory_testbench.v:119]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
