FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.5-S005 (v16-5-13R) 8/23/2011}
"PAGE_NUMBER" = 2;
0"NC";
1"VTHRESH<3..0>";
2"BEAM_TRIGGER_CFD<3..0>";
3"BEAM_TRIGGER_CFD*<3..0>";
4"BEAM_TRIGGER<3..0>";
5"BEAM_TRIGGER*<3..0>";
6"GND_SIGNAL\g";
7"M5V\g";
8"P5V\g";
9"P3V3\g";
10"SCL";
11"SDA";
12"BEAM_TRIGGER_CFD<2>";
13"BEAM_TRIGGER_CFD*<2>";
14"BEAM_TRIGGER<2>";
15"BEAM_TRIGGER*<2>";
16"BEAM_TRIGGER_CFD<1>";
17"BEAM_TRIGGER_CFD*<1>";
18"BEAM_TRIGGER<1>";
19"BEAM_TRIGGER*<1>";
20"BEAM_TRIGGER_CFD<0>";
21"BEAM_TRIGGER_CFD*<0>";
22"BEAM_TRIGGER<0>";
23"BEAM_TRIGGER*<0>";
24"VTHRESH<2>";
25"BEAM_TRIGGER*<3>";
26"BEAM_TRIGGER<3>";
27"BEAM_TRIGGER_CFD*<3>";
28"BEAM_TRIGGER_CFD<3>";
29"VTHRESH<1>";
30"IN<0>";
31"IN<1>";
32"IN<2>";
33"IN<3>";
34"VTHRESH<0>";
35"VTHRESH<3>";
%"TAP"
"1","(4650,2300)","0","standard","I10";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"4;
"S \NAC"
BN"3"26;
%"TAP"
"1","(4400,2200)","0","standard","I11";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"5;
"S \NAC"
BN"3"25;
%"TAP"
"1","(4400,-50)","0","standard","I12";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"5;
"S \NAC"
BN"0"23;
%"TAP"
"1","(4400,700)","0","standard","I13";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"5;
"S \NAC"
BN"1"19;
%"TAP"
"1","(4400,1450)","0","standard","I14";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"5;
"S \NAC"
BN"2"15;
%"TAP"
"1","(4650,50)","0","standard","I15";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"4;
"S \NAC"
BN"0"22;
%"TAP"
"1","(4650,800)","0","standard","I16";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"4;
"S \NAC"
BN"1"18;
%"TAP"
"1","(4650,1550)","0","standard","I17";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"4;
"S \NAC"
BN"2"14;
%"GND_SIGNAL"
"1","(-1450,1050)","0","standard","I18";
;
CDS_LIB"standard"
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING";
"GND"6;
%"PCOAX"
"1","(1750,2300)","2","cnconnector","I31";
;
TYPE"PLEMO00C"
$LOCATION"PX2"
POWER_GROUP"GND=GND_SIGNAL"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnconnector"
CDS_LOCATION"PX2"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"1"33;
%"PCOAX"
"1","(1750,1550)","2","cnconnector","I32";
;
TYPE"PLEMO00C"
$LOCATION"PX3"
POWER_GROUP"GND=GND_SIGNAL"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnconnector"
CDS_LOCATION"PX3"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"1"32;
%"PCOAX"
"1","(1750,800)","2","cnconnector","I33";
;
TYPE"PLEMO00C"
$LOCATION"PX4"
POWER_GROUP"GND=GND_SIGNAL"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnconnector"
CDS_LOCATION"PX4"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"1"31;
%"PCOAX"
"1","(1750,50)","2","cnconnector","I34";
;
TYPE"PLEMO00C"
$LOCATION"PX5"
POWER_GROUP"GND=GND_SIGNAL"
CDS_LIB"cnconnector"
NEEDS_NO_SIZE"TRUE"
CDS_LOCATION"PX5"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"1"30;
%"FMC_TLU_CFD"
"1","(3250,2350)","0","fmc_tlu_v1_lib","I35";
;
CDS_LIB"fmc_tlu_v1_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
"VIN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"33;
"VTHRESH"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"35;
"CFD_OUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"28;
"cfd_out* \B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"27;
"LEADING_EDGE_OUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"26;
"leading_edge_out* \B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"25;
%"FMC_TLU_CFD"
"1","(3250,1600)","0","fmc_tlu_v1_lib","I36";
;
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"fmc_tlu_v1_lib";
"VIN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"32;
"VTHRESH"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"24;
"CFD_OUT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"12;
"cfd_out* \B"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"13;
"LEADING_EDGE_OUT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"14;
"leading_edge_out* \B"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"15;
%"FMC_TLU_CFD"
"1","(3250,850)","0","fmc_tlu_v1_lib","I37";
;
CDS_LIB"fmc_tlu_v1_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
"VIN"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"31;
"VTHRESH"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"29;
"CFD_OUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"16;
"cfd_out* \B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"17;
"LEADING_EDGE_OUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"18;
"leading_edge_out* \B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"19;
%"FMC_TLU_CFD"
"1","(3250,100)","0","fmc_tlu_v1_lib","I38";
;
CDS_LIB"fmc_tlu_v1_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
"VIN"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"30;
"VTHRESH"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"34;
"CFD_OUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"20;
"cfd_out* \B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"21;
"LEADING_EDGE_OUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"22;
"leading_edge_out* \B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"23;
%"TAP"
"1","(5450,2500)","0","standard","I39";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"2;
"S \NAC"
BN"3"28;
%"TAP"
"1","(5200,2400)","0","standard","I40";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"3;
"S \NAC"
BN"3"27;
%"TAP"
"1","(5450,1750)","0","standard","I41";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"2;
"S \NAC"
BN"2"12;
%"TAP"
"1","(5200,1650)","0","standard","I42";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"3;
"S \NAC"
BN"2"13;
%"TAP"
"1","(5450,1000)","0","standard","I43";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"2;
"S \NAC"
BN"1"16;
%"TAP"
"1","(5200,900)","0","standard","I44";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"3;
"S \NAC"
BN"1"17;
%"TAP"
"1","(5450,250)","0","standard","I45";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"2;
"S \NAC"
BN"0"20;
%"TAP"
"1","(5200,150)","0","standard","I46";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"3;
"S \NAC"
BN"0"21;
%"PC042B_VSUPPLY5V"
"1","(50,-1250)","0","uob_hep_pc036a_lib","I47";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"uob_hep_pc036a_lib";
"VIN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"9;
"+5v_out"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"8;
"-5v_out \B"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"7;
%"P5V"
"1","(900,-1050)","0","cnpower","I48";
;
HDL_POWER"P5V"
SIZE"1B"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"8;
%"M5V"
"1","(900,-1450)","4","cnpower","I49";
;
BODY_TYPE"plumbing"
SIZE"1B"
CDS_LIB"cnpower"
HDL_POWER"M5V";
"A<SIZE-1..0>\NAC"
vhdl_init"0"7;
%"PC023A_DAC_VTHRESH"
"1","(-200,950)","0","fmc_tlu_v1_lib","I5";
;
CDS_LIB"fmc_tlu_v1_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
"VREF"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"0;
"VTHRESH<3..0>"
VHDL_VECTOR_TYPE"std_logic_vector"
VHDL_MODE"out"1;
"SDA"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"11;
"SCL"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"10;
"A1"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"6;
"A0"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"6;
%"P3V3"
"1","(-700,-1050)","0","cnpower","I50";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"9;
%"TAP"
"1","(1400,2200)","2","standard","I6";
;
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"B \NAC \NWC"1;
"S \NAC"
BN"3"35;
%"TAP"
"1","(1400,-50)","2","standard","I7";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"B \NAC \NWC"1;
"S \NAC"
BN"0"34;
%"TAP"
"1","(1400,700)","2","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"B \NAC \NWC"1;
"S \NAC"
BN"1"29;
%"TAP"
"1","(1400,1450)","2","standard","I9";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"B \NAC \NWC"1;
"S \NAC"
BN"2"24;
END.
