Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o G:/Lab2_HILBORN_KOPP 2/tb_selector_isim_beh.exe -prj G:/Lab2_HILBORN_KOPP 2/tb_selector_beh.prj work.tb_selector 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "G:/Lab2_HILBORN_KOPP 2/sevensegment_selector.vhd" into library work
Parsing VHDL file "G:/Lab2_HILBORN_KOPP 2/tb_selector.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity sevensegment_selector [sevensegment_selector_default]
Compiling architecture behavior of entity tb_selector
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable G:/Lab2_HILBORN_KOPP 2/tb_selector_isim_beh.exe
Fuse Memory Usage: 29756 KB
Fuse CPU Usage: 452 ms
