\hypertarget{cpukit_2score_2cpu_2m68k_2include_2rtems_2asm_8h}{}\section{cpukit/score/cpu/m68k/include/rtems/asm.h File Reference}
\label{cpukit_2score_2cpu_2m68k_2include_2rtems_2asm_8h}\index{cpukit/score/cpu/m68k/include/rtems/asm.h@{cpukit/score/cpu/m68k/include/rtems/asm.h}}


Address the Problems Caused by Incompatible Flavor of Assemblers and Toolsets.  


{\ttfamily \#include $<$rtems/score/cpuopts.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/cpu.\+h$>$}\newline
{\ttfamily \#include $<$rtems/concat.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2m68k_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}\label{cpukit_2score_2cpu_2m68k_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}} 
\#define {\bfseries A\+SM}
\item 
\#define {\bfseries \+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}~\+\_\+
\item 
\#define {\bfseries \+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}
\item 
\#define {\bfseries S\+YM}(x)~C\+O\+N\+C\+A\+T0 (\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}{\+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries R\+EG}(x)~C\+O\+N\+C\+A\+T0 (\mbox{\hyperlink{group__RTEMSScoreCPUV850ASM_ga08d4062230ffc8494f4be4f6447497e4}{\+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries d0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d0)
\item 
\#define {\bfseries d1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d1)
\item 
\#define {\bfseries d2}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d2)
\item 
\#define {\bfseries d3}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d3)
\item 
\#define {\bfseries d4}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d4)
\item 
\#define {\bfseries d5}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d5)
\item 
\#define {\bfseries d6}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d6)
\item 
\#define {\bfseries d7}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (d7)
\item 
\#define {\bfseries a0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a0)
\item 
\#define {\bfseries a1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a1)
\item 
\#define {\bfseries a2}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a2)
\item 
\#define {\bfseries a3}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a3)
\item 
\#define {\bfseries a4}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a4)
\item 
\#define {\bfseries a5}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a5)
\item 
\#define {\bfseries a6}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a6)
\item 
\#define {\bfseries a7}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (a7)
\item 
\#define {\bfseries sp}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (sp)
\item 
\#define {\bfseries msp}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (msp)
\item 
\#define {\bfseries usp}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (usp)
\item 
\#define {\bfseries isp}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (isp)
\item 
\#define {\bfseries sr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (sr)
\item 
\#define {\bfseries vbr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (vbr)
\item 
\#define {\bfseries dfc}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (dfc)
\item 
\#define {\bfseries sfc}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (sfc)
\item 
\#define {\bfseries cacr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (cacr)
\item 
\#define {\bfseries acr0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (acr0)
\item 
\#define {\bfseries acr1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (acr1)
\item 
\#define {\bfseries rambar0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (rambar0)
\item 
\#define {\bfseries mbar}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (mbar)
\item 
\#define {\bfseries rambar1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (rambar1)
\item 
\#define {\bfseries macsr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (macsr)
\item 
\#define {\bfseries acc0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (acc0)
\item 
\#define {\bfseries acc1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (acc1)
\item 
\#define {\bfseries acc2}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (acc2)
\item 
\#define {\bfseries acc3}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (acc3)
\item 
\#define {\bfseries accext01}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (accext01)
\item 
\#define {\bfseries accext23}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (accext23)
\item 
\#define {\bfseries mask}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (mask)
\item 
\#define {\bfseries fp0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp0)
\item 
\#define {\bfseries fp1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp1)
\item 
\#define {\bfseries fp2}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp2)
\item 
\#define {\bfseries fp3}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp3)
\item 
\#define {\bfseries fp4}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp4)
\item 
\#define {\bfseries fp5}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp5)
\item 
\#define {\bfseries fp6}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp6)
\item 
\#define {\bfseries fp7}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fp7)
\item 
\#define {\bfseries fpc}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fpc)
\item 
\#define {\bfseries fpi}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fpi)
\item 
\#define {\bfseries fps}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fps)
\item 
\#define {\bfseries fpsr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (fpsr)
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}~.data
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+DE}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+DE}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+TA}~.data
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+B\+SS}~.bss
\item 
\#define {\bfseries E\+N\+D\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+ND}
\item 
\#define {\bfseries P\+U\+B\+L\+IC}(sym)~.globl \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries E\+X\+T\+E\+RN}(sym)~.globl \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Address the Problems Caused by Incompatible Flavor of Assemblers and Toolsets. 

This include file attempts to address the problems caused by incompatible flavors of assemblers and toolsets. It primarily addresses variations in the use of leading underscores on symbols and the requirement that register names be preceded by a \%.

N\+O\+TE\+: The spacing in the use of these macros is critical to them working as advertised. 