;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @9
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB #85, <0
	SUB #85, <0
	SPL 0, <802
	SPL 0, <802
	ADD <30, 0
	JMZ 0, #2
	SUB 55, <50
	SLT 0, 402
	ADD 0, 1
	SPL 10, 30
	SUB #85, <0
	ADD 0, 1
	CMP 210, 61
	JMZ 0, 1
	JMZ 0, 1
	SPL 55, 50
	ADD 2, 1
	ADD 210, 61
	ADD #85, <0
	SUB #85, <0
	SPL 10, 30
	ADD #-5, 452
	SUB #121, 106
	SUB 55, <50
	SUB 55, <50
	SUB <0, @9
	SUB #0, -80
	SUB 21, 700
	SUB 55, <50
	DJN -1, @-20
	ADD #-5, 452
	ADD #-5, 452
	ADD #-5, 452
	SUB 21, 700
	CMP -207, <-120
	MOV -1, <-50
	MOV -1, <-50
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-50
