
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Feb 26 11:19:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/azureuser/btreeBlock/vivado/put.tcl
# set_param general.maxThreads 1
# read_verilog /home/azureuser/btreeBlock/verilog/put/2//put.v
# read_xdc     /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc
# synth_design -name put -top put -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/put/2/includes/ -flatten_hierarchy none
Command: synth_design -name put -top put -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/put/2/includes/ -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Synthesis license expires in 27 day(s)
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2153268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.340 ; gain = 437.949 ; free physical = 10134 ; free virtual = 143972
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'put' [/home/azureuser/btreeBlock/verilog/put/2/put.v:6]
INFO: [Synth 8-6155] done synthesizing module 'put' (0#1) [/home/azureuser/btreeBlock/verilog/put/2/put.v:6]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Copy_86_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:105]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Copy_98_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:115]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Copy_101_reg was removed.  [/home/azureuser/btreeBlock/verilog/put/2/put.v:118]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3080.949 ; gain = 945.559 ; free physical = 9607 ; free virtual = 143450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3080.949 ; gain = 945.559 ; free physical = 9606 ; free virtual = 143449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3080.949 ; gain = 945.559 ; free physical = 9606 ; free virtual = 143449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.855 ; gain = 0.000 ; free physical = 9633 ; free virtual = 143476
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/put_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/put_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4075.715 ; gain = 0.000 ; free physical = 8738 ; free virtual = 142581
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4087.637 ; gain = 1952.246 ; free physical = 7989 ; free virtual = 141832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4091.723 ; gain = 1956.332 ; free physical = 7989 ; free virtual = 141832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4091.723 ; gain = 1956.332 ; free physical = 7983 ; free virtual = 141827
---------------------------------------------------------------------------------
WARNING: [Synth 8-5402] Detected an instance with large pin count 496318
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:23 ; elapsed = 00:02:26 . Memory (MB): peak = 4301.727 ; gain = 2166.336 ; free physical = 7765 ; free virtual = 141614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 250   
	   3 Input   10 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 22    
+---Registers : 
	              182 Bit    Registers := 1     
	              108 Bit    Registers := 8     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 333   
	                1 Bit    Registers := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  708 Bit        Muxes := 101   
	 334 Input  708 Bit        Muxes := 1     
	1024 Input  708 Bit        Muxes := 1     
	 334 Input  182 Bit        Muxes := 1     
	   2 Input  182 Bit        Muxes := 1     
	 334 Input  108 Bit        Muxes := 6     
	   4 Input   64 Bit        Muxes := 6     
	   4 Input   39 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 44    
	   4 Input   21 Bit        Muxes := 3     
	   4 Input   20 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 14    
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 13    
	   4 Input    5 Bit        Muxes := 11    
	   4 Input    4 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "branch_3_StuckSA_Memory_Based_88_base_offset" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-5402] Detected an instance with large pin count 496318
INFO: [Synth 8-4471] merging register 'leaf_3_StuckSA_Memory_Based_100_base_offset_reg[9:0]' into 'leaf_3_StuckSA_Memory_Based_100_base_offset_reg[9:0]' [/home/azureuser/btreeBlock/verilog/put/2/put.v:120]
INFO: [Synth 8-5546] ROM "branch_1_StuckSA_Copy_83" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leaf_1_StuckSA_Copy_95" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leaf_3_StuckSA_Memory_Based_100_base_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'leaf_2_StuckSA_Memory_Based_97_base_offset_reg[9:0]' into 'leaf_2_StuckSA_Memory_Based_97_base_offset_reg[9:0]' [/home/azureuser/btreeBlock/verilog/put/2/put.v:117]
INFO: [Synth 8-4471] merging register 'leaf_2_StuckSA_Memory_Based_97_base_offset_reg[9:0]' into 'leaf_2_StuckSA_Memory_Based_97_base_offset_reg[9:0]' [/home/azureuser/btreeBlock/verilog/put/2/put.v:117]
INFO: [Synth 8-4471] merging register 'branch_0_StuckSA_Memory_Based_79_base_offset_reg[9:0]' into 'branch_0_StuckSA_Memory_Based_79_base_offset_reg[9:0]' [/home/azureuser/btreeBlock/verilog/put/2/put.v:101]
INFO: [Synth 8-5546] ROM "leaf_2_StuckSA_Memory_Based_97_base_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leaf_1_StuckSA_Memory_Based_94_base_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leaf_0_StuckSA_Memory_Based_91_base_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_1_StuckSA_Memory_Based_82_base_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_2_StuckSA_Memory_Based_85_base_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_0_StuckSA_Memory_Based_79_base_offset" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design put__GB7 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design put__GB7 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design put__GB7 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design put__GB7 has port O126[5] driven by constant 0
WARNING: [Synth 8-3917] design put__GB7 has port O126[1] driven by constant 0
WARNING: [Synth 8-3917] design put__GB7 has port O126[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[34]' (FDRE) to 'branch_1_StuckSA_Transaction_84_reg[44]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[33]' (FDRE) to 'branch_1_StuckSA_Transaction_84_reg[43]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[34]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[44]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[30]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[32]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[33]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[43]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[43]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[32] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[45]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[41]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[34]' (FDRE) to 'leaf_1_StuckSA_Transaction_96_reg[44]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[33]' (FDRE) to 'leaf_1_StuckSA_Transaction_96_reg[43]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[31]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[32]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[34]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[44]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[44]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[45]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[33]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[32] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[45]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[41]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[41]' (FDRE) to 'branch_1_StuckSA_Transaction_84_reg[42]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[42]' (FDRE) to 'branch_1_StuckSA_Transaction_84_reg[46]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[46]' (FDRE) to 'branch_1_StuckSA_Transaction_84_reg[40]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[40]' (FDRE) to 'branch_1_StuckSA_Transaction_84_reg[39]'
INFO: [Synth 8-3886] merging instance 'branch_1_StuckSA_Transaction_84_reg[39]' (FDRE) to 'branch_1_StuckSA_Transaction_84_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_1_StuckSA_Transaction_84_reg[47] )
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[41]' (FDRE) to 'branch_2_StuckSA_Transaction_87_reg[42]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[42]' (FDRE) to 'branch_2_StuckSA_Transaction_87_reg[46]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[46]' (FDRE) to 'branch_2_StuckSA_Transaction_87_reg[40]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[40]' (FDRE) to 'branch_2_StuckSA_Transaction_87_reg[39]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[39]' (FDRE) to 'branch_2_StuckSA_Transaction_87_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_2_StuckSA_Transaction_87_reg[47] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[41]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[42]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[42]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[46]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[46]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[40]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[40]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[39]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[39]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T_78_reg[94] )
INFO: [Synth 8-3886] merging instance 'T_78_reg[165]' (FDE) to 'T_78_reg[142]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[164]' (FDE) to 'T_78_reg[142]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[163]' (FDE) to 'T_78_reg[142]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[162]' (FDE) to 'T_78_reg[142]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[142]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[112]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[111]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[110]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[109]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[92]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[69]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[68]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[67]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[66]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[65]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[64]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[63]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[62]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[61]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[60]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[59]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[58]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[57]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[56]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[55]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[54]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[53]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[52]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[27]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[26]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[25]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[24]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[23]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[7]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[6]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[5]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[4]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[143]' (FDE) to 'T_78_reg[149]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[144]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[145]' (FDE) to 'T_78_reg[149]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[146]' (FDE) to 'T_78_reg[149]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[147]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3886] merging instance 'T_78_reg[148]' (FDE) to 'T_78_reg[150]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\T_78_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T_78_reg[150] )
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[41]' (FDRE) to 'leaf_1_StuckSA_Transaction_96_reg[42]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[42]' (FDRE) to 'leaf_1_StuckSA_Transaction_96_reg[39]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[39]' (FDRE) to 'leaf_1_StuckSA_Transaction_96_reg[40]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[40]' (FDRE) to 'leaf_1_StuckSA_Transaction_96_reg[47]'
INFO: [Synth 8-3886] merging instance 'leaf_1_StuckSA_Transaction_96_reg[47]' (FDRE) to 'leaf_1_StuckSA_Transaction_96_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_1_StuckSA_Transaction_96_reg[46] )
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[41]' (FDRE) to 'leaf_2_StuckSA_Transaction_99_reg[42]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[42]' (FDRE) to 'leaf_2_StuckSA_Transaction_99_reg[39]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[39]' (FDRE) to 'leaf_2_StuckSA_Transaction_99_reg[40]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[40]' (FDRE) to 'leaf_2_StuckSA_Transaction_99_reg[47]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[47]' (FDRE) to 'leaf_2_StuckSA_Transaction_99_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_2_StuckSA_Transaction_99_reg[46] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[41]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[42]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[42]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[39]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[39]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[40]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[40]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[47]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[47]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[46] )
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[22]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_1_StuckSA_Memory_Based_82_base_offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_0_StuckSA_Memory_Based_91_base_offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_1_StuckSA_Memory_Based_94_base_offset_reg[1] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[21]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[22]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[22]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[23] )
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[33]' (FDRE) to 'leaf_2_StuckSA_Transaction_99_reg[43]'
INFO: [Synth 8-3886] merging instance 'leaf_2_StuckSA_Transaction_99_reg[34]' (FDRE) to 'leaf_2_StuckSA_Transaction_99_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_2_StuckSA_Memory_Based_97_base_offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_2_StuckSA_Memory_Based_85_base_offset_reg[1] )
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[33]' (FDRE) to 'branch_2_StuckSA_Transaction_87_reg[43]'
INFO: [Synth 8-3886] merging instance 'branch_2_StuckSA_Transaction_87_reg[34]' (FDRE) to 'branch_2_StuckSA_Transaction_87_reg[44]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[36]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[44]'
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[35]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[43]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[35]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[37]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[47]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[37]'
INFO: [Synth 8-3886] merging instance 'branch_3_StuckSA_Transaction_90_reg[37]' (FDRE) to 'branch_3_StuckSA_Transaction_90_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_3_StuckSA_Transaction_90_reg[38] )
INFO: [Synth 8-3886] merging instance 'leaf_3_StuckSA_Transaction_102_reg[36]' (FDRE) to 'leaf_3_StuckSA_Transaction_102_reg[37]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leaf_3_StuckSA_Transaction_102_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\branch_0_StuckSA_Memory_Based_79_base_offset_reg[1] )
INFO: [Synth 8-5546] ROM "stopped" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_3_StuckSA_Copy_89" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:25:24 ; elapsed = 00:28:18 . Memory (MB): peak = 4313.652 ; gain = 2178.262 ; free physical = 5891 ; free virtual = 140151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:06 ; elapsed = 00:29:03 . Memory (MB): peak = 4313.652 ; gain = 2178.262 ; free physical = 5570 ; free virtual = 140118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (90146.0/oG. 3.0ps)
