

Implementation tool: Xilinx Vivado v.2013.4
Device target:       xc7z020clg484-1
Report date:         Thu Jun 12 14:19:57 BST 2014

#=== Resource usage ===
SLICE:          532
LUT:           1533
FF:            1509
DSP:              9
BRAM:            19
SRL:            102
#=== Final timing ===
CP required:    10.000
CP achieved:    7.663
Timing met
