
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//sulogin_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402318 <.init>:
  402318:	stp	x29, x30, [sp, #-16]!
  40231c:	mov	x29, sp
  402320:	bl	402af0 <ferror@plt+0x60>
  402324:	ldp	x29, x30, [sp], #16
  402328:	ret

Disassembly of section .plt:

0000000000402330 <memcpy@plt-0x20>:
  402330:	stp	x16, x30, [sp, #-16]!
  402334:	adrp	x16, 418000 <ferror@plt+0x15570>
  402338:	ldr	x17, [x16, #4088]
  40233c:	add	x16, x16, #0xff8
  402340:	br	x17
  402344:	nop
  402348:	nop
  40234c:	nop

0000000000402350 <memcpy@plt>:
  402350:	adrp	x16, 419000 <ferror@plt+0x16570>
  402354:	ldr	x17, [x16]
  402358:	add	x16, x16, #0x0
  40235c:	br	x17

0000000000402360 <tcflush@plt>:
  402360:	adrp	x16, 419000 <ferror@plt+0x16570>
  402364:	ldr	x17, [x16, #8]
  402368:	add	x16, x16, #0x8
  40236c:	br	x17

0000000000402370 <_exit@plt>:
  402370:	adrp	x16, 419000 <ferror@plt+0x16570>
  402374:	ldr	x17, [x16, #16]
  402378:	add	x16, x16, #0x10
  40237c:	br	x17

0000000000402380 <getcwd@plt>:
  402380:	adrp	x16, 419000 <ferror@plt+0x16570>
  402384:	ldr	x17, [x16, #24]
  402388:	add	x16, x16, #0x18
  40238c:	br	x17

0000000000402390 <strtoul@plt>:
  402390:	adrp	x16, 419000 <ferror@plt+0x16570>
  402394:	ldr	x17, [x16, #32]
  402398:	add	x16, x16, #0x20
  40239c:	br	x17

00000000004023a0 <strlen@plt>:
  4023a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023a4:	ldr	x17, [x16, #40]
  4023a8:	add	x16, x16, #0x28
  4023ac:	br	x17

00000000004023b0 <getsid@plt>:
  4023b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023b4:	ldr	x17, [x16, #48]
  4023b8:	add	x16, x16, #0x30
  4023bc:	br	x17

00000000004023c0 <fputs@plt>:
  4023c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023c4:	ldr	x17, [x16, #56]
  4023c8:	add	x16, x16, #0x38
  4023cc:	br	x17

00000000004023d0 <exit@plt>:
  4023d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023d4:	ldr	x17, [x16, #64]
  4023d8:	add	x16, x16, #0x40
  4023dc:	br	x17

00000000004023e0 <dup@plt>:
  4023e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023e4:	ldr	x17, [x16, #72]
  4023e8:	add	x16, x16, #0x48
  4023ec:	br	x17

00000000004023f0 <tcsetpgrp@plt>:
  4023f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023f4:	ldr	x17, [x16, #80]
  4023f8:	add	x16, x16, #0x50
  4023fc:	br	x17

0000000000402400 <execl@plt>:
  402400:	adrp	x16, 419000 <ferror@plt+0x16570>
  402404:	ldr	x17, [x16, #88]
  402408:	add	x16, x16, #0x58
  40240c:	br	x17

0000000000402410 <getpgid@plt>:
  402410:	adrp	x16, 419000 <ferror@plt+0x16570>
  402414:	ldr	x17, [x16, #96]
  402418:	add	x16, x16, #0x60
  40241c:	br	x17

0000000000402420 <strtod@plt>:
  402420:	adrp	x16, 419000 <ferror@plt+0x16570>
  402424:	ldr	x17, [x16, #104]
  402428:	add	x16, x16, #0x68
  40242c:	br	x17

0000000000402430 <cfgetospeed@plt>:
  402430:	adrp	x16, 419000 <ferror@plt+0x16570>
  402434:	ldr	x17, [x16, #112]
  402438:	add	x16, x16, #0x70
  40243c:	br	x17

0000000000402440 <geteuid@plt>:
  402440:	adrp	x16, 419000 <ferror@plt+0x16570>
  402444:	ldr	x17, [x16, #120]
  402448:	add	x16, x16, #0x78
  40244c:	br	x17

0000000000402450 <ttyname@plt>:
  402450:	adrp	x16, 419000 <ferror@plt+0x16570>
  402454:	ldr	x17, [x16, #128]
  402458:	add	x16, x16, #0x80
  40245c:	br	x17

0000000000402460 <sigtimedwait@plt>:
  402460:	adrp	x16, 419000 <ferror@plt+0x16570>
  402464:	ldr	x17, [x16, #136]
  402468:	add	x16, x16, #0x88
  40246c:	br	x17

0000000000402470 <setenv@plt>:
  402470:	adrp	x16, 419000 <ferror@plt+0x16570>
  402474:	ldr	x17, [x16, #144]
  402478:	add	x16, x16, #0x90
  40247c:	br	x17

0000000000402480 <fgets_unlocked@plt>:
  402480:	adrp	x16, 419000 <ferror@plt+0x16570>
  402484:	ldr	x17, [x16, #152]
  402488:	add	x16, x16, #0x98
  40248c:	br	x17

0000000000402490 <opendir@plt>:
  402490:	adrp	x16, 419000 <ferror@plt+0x16570>
  402494:	ldr	x17, [x16, #160]
  402498:	add	x16, x16, #0xa0
  40249c:	br	x17

00000000004024a0 <__cxa_atexit@plt>:
  4024a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024a4:	ldr	x17, [x16, #168]
  4024a8:	add	x16, x16, #0xa8
  4024ac:	br	x17

00000000004024b0 <fputc@plt>:
  4024b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024b4:	ldr	x17, [x16, #176]
  4024b8:	add	x16, x16, #0xb0
  4024bc:	br	x17

00000000004024c0 <kill@plt>:
  4024c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024c4:	ldr	x17, [x16, #184]
  4024c8:	add	x16, x16, #0xb8
  4024cc:	br	x17

00000000004024d0 <asprintf@plt>:
  4024d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024d4:	ldr	x17, [x16, #192]
  4024d8:	add	x16, x16, #0xc0
  4024dc:	br	x17

00000000004024e0 <fork@plt>:
  4024e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024e4:	ldr	x17, [x16, #200]
  4024e8:	add	x16, x16, #0xc8
  4024ec:	br	x17

00000000004024f0 <snprintf@plt>:
  4024f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024f4:	ldr	x17, [x16, #208]
  4024f8:	add	x16, x16, #0xd0
  4024fc:	br	x17

0000000000402500 <cfsetospeed@plt>:
  402500:	adrp	x16, 419000 <ferror@plt+0x16570>
  402504:	ldr	x17, [x16, #216]
  402508:	add	x16, x16, #0xd8
  40250c:	br	x17

0000000000402510 <localeconv@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x16570>
  402514:	ldr	x17, [x16, #224]
  402518:	add	x16, x16, #0xe0
  40251c:	br	x17

0000000000402520 <tcgetattr@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x16570>
  402524:	ldr	x17, [x16, #232]
  402528:	add	x16, x16, #0xe8
  40252c:	br	x17

0000000000402530 <fileno@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x16570>
  402534:	ldr	x17, [x16, #240]
  402538:	add	x16, x16, #0xf0
  40253c:	br	x17

0000000000402540 <fclose@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x16570>
  402544:	ldr	x17, [x16, #248]
  402548:	add	x16, x16, #0xf8
  40254c:	br	x17

0000000000402550 <getpid@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x16570>
  402554:	ldr	x17, [x16, #256]
  402558:	add	x16, x16, #0x100
  40255c:	br	x17

0000000000402560 <fopen@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x16570>
  402564:	ldr	x17, [x16, #264]
  402568:	add	x16, x16, #0x108
  40256c:	br	x17

0000000000402570 <malloc@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x16570>
  402574:	ldr	x17, [x16, #272]
  402578:	add	x16, x16, #0x110
  40257c:	br	x17

0000000000402580 <setsockopt@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x16570>
  402584:	ldr	x17, [x16, #280]
  402588:	add	x16, x16, #0x118
  40258c:	br	x17

0000000000402590 <open@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x16570>
  402594:	ldr	x17, [x16, #288]
  402598:	add	x16, x16, #0x120
  40259c:	br	x17

00000000004025a0 <poll@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025a4:	ldr	x17, [x16, #296]
  4025a8:	add	x16, x16, #0x128
  4025ac:	br	x17

00000000004025b0 <__isoc99_fscanf@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025b4:	ldr	x17, [x16, #304]
  4025b8:	add	x16, x16, #0x130
  4025bc:	br	x17

00000000004025c0 <getppid@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025c4:	ldr	x17, [x16, #312]
  4025c8:	add	x16, x16, #0x138
  4025cc:	br	x17

00000000004025d0 <__strtol_internal@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025d4:	ldr	x17, [x16, #320]
  4025d8:	add	x16, x16, #0x140
  4025dc:	br	x17

00000000004025e0 <sigemptyset@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025e4:	ldr	x17, [x16, #328]
  4025e8:	add	x16, x16, #0x148
  4025ec:	br	x17

00000000004025f0 <strncmp@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025f4:	ldr	x17, [x16, #336]
  4025f8:	add	x16, x16, #0x150
  4025fc:	br	x17

0000000000402600 <bindtextdomain@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x16570>
  402604:	ldr	x17, [x16, #344]
  402608:	add	x16, x16, #0x158
  40260c:	br	x17

0000000000402610 <__libc_start_main@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x16570>
  402614:	ldr	x17, [x16, #352]
  402618:	add	x16, x16, #0x160
  40261c:	br	x17

0000000000402620 <fgetc@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x16570>
  402624:	ldr	x17, [x16, #360]
  402628:	add	x16, x16, #0x168
  40262c:	br	x17

0000000000402630 <fdopen@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x16570>
  402634:	ldr	x17, [x16, #368]
  402638:	add	x16, x16, #0x170
  40263c:	br	x17

0000000000402640 <getpwnam@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x16570>
  402644:	ldr	x17, [x16, #376]
  402648:	add	x16, x16, #0x178
  40264c:	br	x17

0000000000402650 <sleep@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x16570>
  402654:	ldr	x17, [x16, #384]
  402658:	add	x16, x16, #0x180
  40265c:	br	x17

0000000000402660 <posix_memalign@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x16570>
  402664:	ldr	x17, [x16, #392]
  402668:	add	x16, x16, #0x188
  40266c:	br	x17

0000000000402670 <__strtoul_internal@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x16570>
  402674:	ldr	x17, [x16, #400]
  402678:	add	x16, x16, #0x190
  40267c:	br	x17

0000000000402680 <getspnam@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x16570>
  402684:	ldr	x17, [x16, #408]
  402688:	add	x16, x16, #0x198
  40268c:	br	x17

0000000000402690 <waitid@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x16570>
  402694:	ldr	x17, [x16, #416]
  402698:	add	x16, x16, #0x1a0
  40269c:	br	x17

00000000004026a0 <readdir@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026a4:	ldr	x17, [x16, #424]
  4026a8:	add	x16, x16, #0x1a8
  4026ac:	br	x17

00000000004026b0 <strdup@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026b4:	ldr	x17, [x16, #432]
  4026b8:	add	x16, x16, #0x1b0
  4026bc:	br	x17

00000000004026c0 <closedir@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026c4:	ldr	x17, [x16, #440]
  4026c8:	add	x16, x16, #0x1b8
  4026cc:	br	x17

00000000004026d0 <close@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026d4:	ldr	x17, [x16, #448]
  4026d8:	add	x16, x16, #0x1c0
  4026dc:	br	x17

00000000004026e0 <sigaction@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026e4:	ldr	x17, [x16, #456]
  4026e8:	add	x16, x16, #0x1c8
  4026ec:	br	x17

00000000004026f0 <strrchr@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026f4:	ldr	x17, [x16, #464]
  4026f8:	add	x16, x16, #0x1d0
  4026fc:	br	x17

0000000000402700 <tcgetpgrp@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x16570>
  402704:	ldr	x17, [x16, #472]
  402708:	add	x16, x16, #0x1d8
  40270c:	br	x17

0000000000402710 <__gmon_start__@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x16570>
  402714:	ldr	x17, [x16, #480]
  402718:	add	x16, x16, #0x1e0
  40271c:	br	x17

0000000000402720 <write@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x16570>
  402724:	ldr	x17, [x16, #488]
  402728:	add	x16, x16, #0x1e8
  40272c:	br	x17

0000000000402730 <abort@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x16570>
  402734:	ldr	x17, [x16, #496]
  402738:	add	x16, x16, #0x1f0
  40273c:	br	x17

0000000000402740 <puts@plt>:
  402740:	adrp	x16, 419000 <ferror@plt+0x16570>
  402744:	ldr	x17, [x16, #504]
  402748:	add	x16, x16, #0x1f8
  40274c:	br	x17

0000000000402750 <textdomain@plt>:
  402750:	adrp	x16, 419000 <ferror@plt+0x16570>
  402754:	ldr	x17, [x16, #512]
  402758:	add	x16, x16, #0x200
  40275c:	br	x17

0000000000402760 <strsep@plt>:
  402760:	adrp	x16, 419000 <ferror@plt+0x16570>
  402764:	ldr	x17, [x16, #520]
  402768:	add	x16, x16, #0x208
  40276c:	br	x17

0000000000402770 <getopt_long@plt>:
  402770:	adrp	x16, 419000 <ferror@plt+0x16570>
  402774:	ldr	x17, [x16, #528]
  402778:	add	x16, x16, #0x210
  40277c:	br	x17

0000000000402780 <strcmp@plt>:
  402780:	adrp	x16, 419000 <ferror@plt+0x16570>
  402784:	ldr	x17, [x16, #536]
  402788:	add	x16, x16, #0x218
  40278c:	br	x17

0000000000402790 <warn@plt>:
  402790:	adrp	x16, 419000 <ferror@plt+0x16570>
  402794:	ldr	x17, [x16, #544]
  402798:	add	x16, x16, #0x220
  40279c:	br	x17

00000000004027a0 <__ctype_b_loc@plt>:
  4027a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027a4:	ldr	x17, [x16, #552]
  4027a8:	add	x16, x16, #0x228
  4027ac:	br	x17

00000000004027b0 <rewinddir@plt>:
  4027b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027b4:	ldr	x17, [x16, #560]
  4027b8:	add	x16, x16, #0x230
  4027bc:	br	x17

00000000004027c0 <strtol@plt>:
  4027c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027c4:	ldr	x17, [x16, #568]
  4027c8:	add	x16, x16, #0x238
  4027cc:	br	x17

00000000004027d0 <setpgid@plt>:
  4027d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027d4:	ldr	x17, [x16, #576]
  4027d8:	add	x16, x16, #0x240
  4027dc:	br	x17

00000000004027e0 <chdir@plt>:
  4027e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027e4:	ldr	x17, [x16, #584]
  4027e8:	add	x16, x16, #0x248
  4027ec:	br	x17

00000000004027f0 <free@plt>:
  4027f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027f4:	ldr	x17, [x16, #592]
  4027f8:	add	x16, x16, #0x250
  4027fc:	br	x17

0000000000402800 <nanosleep@plt>:
  402800:	adrp	x16, 419000 <ferror@plt+0x16570>
  402804:	ldr	x17, [x16, #600]
  402808:	add	x16, x16, #0x258
  40280c:	br	x17

0000000000402810 <vasprintf@plt>:
  402810:	adrp	x16, 419000 <ferror@plt+0x16570>
  402814:	ldr	x17, [x16, #608]
  402818:	add	x16, x16, #0x260
  40281c:	br	x17

0000000000402820 <connect@plt>:
  402820:	adrp	x16, 419000 <ferror@plt+0x16570>
  402824:	ldr	x17, [x16, #616]
  402828:	add	x16, x16, #0x268
  40282c:	br	x17

0000000000402830 <strndup@plt>:
  402830:	adrp	x16, 419000 <ferror@plt+0x16570>
  402834:	ldr	x17, [x16, #624]
  402838:	add	x16, x16, #0x270
  40283c:	br	x17

0000000000402840 <strspn@plt>:
  402840:	adrp	x16, 419000 <ferror@plt+0x16570>
  402844:	ldr	x17, [x16, #632]
  402848:	add	x16, x16, #0x278
  40284c:	br	x17

0000000000402850 <strchr@plt>:
  402850:	adrp	x16, 419000 <ferror@plt+0x16570>
  402854:	ldr	x17, [x16, #640]
  402858:	add	x16, x16, #0x280
  40285c:	br	x17

0000000000402860 <fwrite@plt>:
  402860:	adrp	x16, 419000 <ferror@plt+0x16570>
  402864:	ldr	x17, [x16, #648]
  402868:	add	x16, x16, #0x288
  40286c:	br	x17

0000000000402870 <fcntl@plt>:
  402870:	adrp	x16, 419000 <ferror@plt+0x16570>
  402874:	ldr	x17, [x16, #656]
  402878:	add	x16, x16, #0x290
  40287c:	br	x17

0000000000402880 <socket@plt>:
  402880:	adrp	x16, 419000 <ferror@plt+0x16570>
  402884:	ldr	x17, [x16, #664]
  402888:	add	x16, x16, #0x298
  40288c:	br	x17

0000000000402890 <fflush@plt>:
  402890:	adrp	x16, 419000 <ferror@plt+0x16570>
  402894:	ldr	x17, [x16, #672]
  402898:	add	x16, x16, #0x2a0
  40289c:	br	x17

00000000004028a0 <strcpy@plt>:
  4028a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028a4:	ldr	x17, [x16, #680]
  4028a8:	add	x16, x16, #0x2a8
  4028ac:	br	x17

00000000004028b0 <dirfd@plt>:
  4028b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028b4:	ldr	x17, [x16, #688]
  4028b8:	add	x16, x16, #0x2b0
  4028bc:	br	x17

00000000004028c0 <crypt@plt>:
  4028c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028c4:	ldr	x17, [x16, #696]
  4028c8:	add	x16, x16, #0x2b8
  4028cc:	br	x17

00000000004028d0 <warnx@plt>:
  4028d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028d4:	ldr	x17, [x16, #704]
  4028d8:	add	x16, x16, #0x2c0
  4028dc:	br	x17

00000000004028e0 <read@plt>:
  4028e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028e4:	ldr	x17, [x16, #712]
  4028e8:	add	x16, x16, #0x2c8
  4028ec:	br	x17

00000000004028f0 <memchr@plt>:
  4028f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028f4:	ldr	x17, [x16, #720]
  4028f8:	add	x16, x16, #0x2d0
  4028fc:	br	x17

0000000000402900 <tcsetattr@plt>:
  402900:	adrp	x16, 419000 <ferror@plt+0x16570>
  402904:	ldr	x17, [x16, #728]
  402908:	add	x16, x16, #0x2d8
  40290c:	br	x17

0000000000402910 <isatty@plt>:
  402910:	adrp	x16, 419000 <ferror@plt+0x16570>
  402914:	ldr	x17, [x16, #736]
  402918:	add	x16, x16, #0x2e0
  40291c:	br	x17

0000000000402920 <cfgetispeed@plt>:
  402920:	adrp	x16, 419000 <ferror@plt+0x16570>
  402924:	ldr	x17, [x16, #744]
  402928:	add	x16, x16, #0x2e8
  40292c:	br	x17

0000000000402930 <__fxstat@plt>:
  402930:	adrp	x16, 419000 <ferror@plt+0x16570>
  402934:	ldr	x17, [x16, #752]
  402938:	add	x16, x16, #0x2f0
  40293c:	br	x17

0000000000402940 <setsid@plt>:
  402940:	adrp	x16, 419000 <ferror@plt+0x16570>
  402944:	ldr	x17, [x16, #760]
  402948:	add	x16, x16, #0x2f8
  40294c:	br	x17

0000000000402950 <dcgettext@plt>:
  402950:	adrp	x16, 419000 <ferror@plt+0x16570>
  402954:	ldr	x17, [x16, #768]
  402958:	add	x16, x16, #0x300
  40295c:	br	x17

0000000000402960 <realpath@plt>:
  402960:	adrp	x16, 419000 <ferror@plt+0x16570>
  402964:	ldr	x17, [x16, #776]
  402968:	add	x16, x16, #0x308
  40296c:	br	x17

0000000000402970 <__isoc99_sscanf@plt>:
  402970:	adrp	x16, 419000 <ferror@plt+0x16570>
  402974:	ldr	x17, [x16, #784]
  402978:	add	x16, x16, #0x310
  40297c:	br	x17

0000000000402980 <cfsetispeed@plt>:
  402980:	adrp	x16, 419000 <ferror@plt+0x16570>
  402984:	ldr	x17, [x16, #792]
  402988:	add	x16, x16, #0x318
  40298c:	br	x17

0000000000402990 <dup2@plt>:
  402990:	adrp	x16, 419000 <ferror@plt+0x16570>
  402994:	ldr	x17, [x16, #800]
  402998:	add	x16, x16, #0x320
  40299c:	br	x17

00000000004029a0 <strncpy@plt>:
  4029a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029a4:	ldr	x17, [x16, #808]
  4029a8:	add	x16, x16, #0x328
  4029ac:	br	x17

00000000004029b0 <errx@plt>:
  4029b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029b4:	ldr	x17, [x16, #816]
  4029b8:	add	x16, x16, #0x330
  4029bc:	br	x17

00000000004029c0 <sigaddset@plt>:
  4029c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029c4:	ldr	x17, [x16, #824]
  4029c8:	add	x16, x16, #0x338
  4029cc:	br	x17

00000000004029d0 <strcspn@plt>:
  4029d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029d4:	ldr	x17, [x16, #832]
  4029d8:	add	x16, x16, #0x340
  4029dc:	br	x17

00000000004029e0 <vfprintf@plt>:
  4029e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029e4:	ldr	x17, [x16, #840]
  4029e8:	add	x16, x16, #0x348
  4029ec:	br	x17

00000000004029f0 <printf@plt>:
  4029f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029f4:	ldr	x17, [x16, #848]
  4029f8:	add	x16, x16, #0x350
  4029fc:	br	x17

0000000000402a00 <__errno_location@plt>:
  402a00:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a04:	ldr	x17, [x16, #856]
  402a08:	add	x16, x16, #0x358
  402a0c:	br	x17

0000000000402a10 <getenv@plt>:
  402a10:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a14:	ldr	x17, [x16, #864]
  402a18:	add	x16, x16, #0x360
  402a1c:	br	x17

0000000000402a20 <alarm@plt>:
  402a20:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a24:	ldr	x17, [x16, #872]
  402a28:	add	x16, x16, #0x368
  402a2c:	br	x17

0000000000402a30 <__getdelim@plt>:
  402a30:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a34:	ldr	x17, [x16, #880]
  402a38:	add	x16, x16, #0x370
  402a3c:	br	x17

0000000000402a40 <fprintf@plt>:
  402a40:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a44:	ldr	x17, [x16, #888]
  402a48:	add	x16, x16, #0x378
  402a4c:	br	x17

0000000000402a50 <err@plt>:
  402a50:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a54:	ldr	x17, [x16, #896]
  402a58:	add	x16, x16, #0x380
  402a5c:	br	x17

0000000000402a60 <ioctl@plt>:
  402a60:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a64:	ldr	x17, [x16, #904]
  402a68:	add	x16, x16, #0x388
  402a6c:	br	x17

0000000000402a70 <setlocale@plt>:
  402a70:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a74:	ldr	x17, [x16, #912]
  402a78:	add	x16, x16, #0x390
  402a7c:	br	x17

0000000000402a80 <__fxstatat@plt>:
  402a80:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a84:	ldr	x17, [x16, #920]
  402a88:	add	x16, x16, #0x398
  402a8c:	br	x17

0000000000402a90 <ferror@plt>:
  402a90:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a94:	ldr	x17, [x16, #928]
  402a98:	add	x16, x16, #0x3a0
  402a9c:	br	x17

Disassembly of section .text:

0000000000402aa0 <.text>:
  402aa0:	mov	x29, #0x0                   	// #0
  402aa4:	mov	x30, #0x0                   	// #0
  402aa8:	mov	x5, x0
  402aac:	ldr	x1, [sp]
  402ab0:	add	x2, sp, #0x8
  402ab4:	mov	x6, sp
  402ab8:	movz	x0, #0x0, lsl #48
  402abc:	movk	x0, #0x0, lsl #32
  402ac0:	movk	x0, #0x40, lsl #16
  402ac4:	movk	x0, #0x2bac
  402ac8:	movz	x3, #0x0, lsl #48
  402acc:	movk	x3, #0x0, lsl #32
  402ad0:	movk	x3, #0x40, lsl #16
  402ad4:	movk	x3, #0x77d8
  402ad8:	movz	x4, #0x0, lsl #48
  402adc:	movk	x4, #0x0, lsl #32
  402ae0:	movk	x4, #0x40, lsl #16
  402ae4:	movk	x4, #0x7858
  402ae8:	bl	402610 <__libc_start_main@plt>
  402aec:	bl	402730 <abort@plt>
  402af0:	adrp	x0, 418000 <ferror@plt+0x15570>
  402af4:	ldr	x0, [x0, #4064]
  402af8:	cbz	x0, 402b00 <ferror@plt+0x70>
  402afc:	b	402710 <__gmon_start__@plt>
  402b00:	ret
  402b04:	nop
  402b08:	adrp	x0, 419000 <ferror@plt+0x16570>
  402b0c:	add	x0, x0, #0x3c0
  402b10:	adrp	x1, 419000 <ferror@plt+0x16570>
  402b14:	add	x1, x1, #0x3c0
  402b18:	cmp	x1, x0
  402b1c:	b.eq	402b34 <ferror@plt+0xa4>  // b.none
  402b20:	adrp	x1, 407000 <ferror@plt+0x4570>
  402b24:	ldr	x1, [x1, #2184]
  402b28:	cbz	x1, 402b34 <ferror@plt+0xa4>
  402b2c:	mov	x16, x1
  402b30:	br	x16
  402b34:	ret
  402b38:	adrp	x0, 419000 <ferror@plt+0x16570>
  402b3c:	add	x0, x0, #0x3c0
  402b40:	adrp	x1, 419000 <ferror@plt+0x16570>
  402b44:	add	x1, x1, #0x3c0
  402b48:	sub	x1, x1, x0
  402b4c:	lsr	x2, x1, #63
  402b50:	add	x1, x2, x1, asr #3
  402b54:	cmp	xzr, x1, asr #1
  402b58:	asr	x1, x1, #1
  402b5c:	b.eq	402b74 <ferror@plt+0xe4>  // b.none
  402b60:	adrp	x2, 407000 <ferror@plt+0x4570>
  402b64:	ldr	x2, [x2, #2192]
  402b68:	cbz	x2, 402b74 <ferror@plt+0xe4>
  402b6c:	mov	x16, x2
  402b70:	br	x16
  402b74:	ret
  402b78:	stp	x29, x30, [sp, #-32]!
  402b7c:	mov	x29, sp
  402b80:	str	x19, [sp, #16]
  402b84:	adrp	x19, 419000 <ferror@plt+0x16570>
  402b88:	ldrb	w0, [x19, #1000]
  402b8c:	cbnz	w0, 402b9c <ferror@plt+0x10c>
  402b90:	bl	402b08 <ferror@plt+0x78>
  402b94:	mov	w0, #0x1                   	// #1
  402b98:	strb	w0, [x19, #1000]
  402b9c:	ldr	x19, [sp, #16]
  402ba0:	ldp	x29, x30, [sp], #32
  402ba4:	ret
  402ba8:	b	402b38 <ferror@plt+0xa8>
  402bac:	stp	x29, x30, [sp, #-96]!
  402bb0:	stp	x28, x27, [sp, #16]
  402bb4:	stp	x26, x25, [sp, #32]
  402bb8:	stp	x24, x23, [sp, #48]
  402bbc:	stp	x22, x21, [sp, #64]
  402bc0:	stp	x20, x19, [sp, #80]
  402bc4:	mov	x29, sp
  402bc8:	sub	sp, sp, #0x2, lsl #12
  402bcc:	sub	sp, sp, #0x180
  402bd0:	adrp	x8, 407000 <ferror@plt+0x4570>
  402bd4:	add	x8, x8, #0x8d0
  402bd8:	ldr	q1, [x8]
  402bdc:	movi	v0.2d, #0x0
  402be0:	add	x8, sp, #0xc8
  402be4:	mov	x20, x1
  402be8:	mov	w21, w0
  402bec:	stp	q0, q0, [sp, #144]
  402bf0:	stp	q0, q0, [sp, #112]
  402bf4:	stp	q0, q0, [sp, #80]
  402bf8:	stp	q0, q0, [sp, #48]
  402bfc:	str	q1, [sp, #176]
  402c00:	stp	x8, x8, [sp, #200]
  402c04:	bl	402550 <getpid@plt>
  402c08:	cmp	w0, #0x1
  402c0c:	b.ne	402c24 <ferror@plt+0x194>  // b.any
  402c10:	bl	402940 <setsid@plt>
  402c14:	mov	w1, #0x540e                	// #21518
  402c18:	mov	w2, #0x1                   	// #1
  402c1c:	mov	w0, wzr
  402c20:	bl	402a60 <ioctl@plt>
  402c24:	adrp	x19, 407000 <ferror@plt+0x4570>
  402c28:	add	x19, x19, #0xb09
  402c2c:	mov	w0, #0x6                   	// #6
  402c30:	mov	x1, x19
  402c34:	bl	402a70 <setlocale@plt>
  402c38:	adrp	x22, 407000 <ferror@plt+0x4570>
  402c3c:	add	x22, x22, #0xa2a
  402c40:	adrp	x1, 407000 <ferror@plt+0x4570>
  402c44:	add	x1, x1, #0xa35
  402c48:	mov	x0, x22
  402c4c:	bl	402600 <bindtextdomain@plt>
  402c50:	mov	x0, x22
  402c54:	bl	402750 <textdomain@plt>
  402c58:	adrp	x0, 404000 <ferror@plt+0x1570>
  402c5c:	add	x0, x0, #0x5ec
  402c60:	bl	407860 <ferror@plt+0x4dd0>
  402c64:	adrp	x22, 407000 <ferror@plt+0x4570>
  402c68:	adrp	x23, 407000 <ferror@plt+0x4570>
  402c6c:	adrp	x24, 407000 <ferror@plt+0x4570>
  402c70:	adrp	x26, 407000 <ferror@plt+0x4570>
  402c74:	str	wzr, [sp, #28]
  402c78:	add	x22, x22, #0xa47
  402c7c:	add	x23, x23, #0x938
  402c80:	add	x24, x24, #0x8e0
  402c84:	mov	w27, #0x1                   	// #1
  402c88:	adrp	x28, 419000 <ferror@plt+0x16570>
  402c8c:	add	x26, x26, #0xa4e
  402c90:	b	402c9c <ferror@plt+0x20c>
  402c94:	mov	w8, #0x1                   	// #1
  402c98:	str	w8, [sp, #28]
  402c9c:	mov	w0, w21
  402ca0:	mov	x1, x20
  402ca4:	mov	x2, x22
  402ca8:	mov	x3, x23
  402cac:	mov	x4, xzr
  402cb0:	bl	402770 <getopt_long@plt>
  402cb4:	sub	w8, w0, #0x56
  402cb8:	cmp	w8, #0x1e
  402cbc:	b.hi	402cdc <ferror@plt+0x24c>  // b.pmore
  402cc0:	adr	x9, 402c94 <ferror@plt+0x204>
  402cc4:	ldrh	w10, [x24, x8, lsl #1]
  402cc8:	add	x9, x9, x10, lsl #2
  402ccc:	br	x9
  402cd0:	adrp	x8, 419000 <ferror@plt+0x16570>
  402cd4:	strb	w27, [x8, #1012]
  402cd8:	b	402c9c <ferror@plt+0x20c>
  402cdc:	cmn	w0, #0x1
  402ce0:	b.ne	402c9c <ferror@plt+0x20c>  // b.any
  402ce4:	b	402d14 <ferror@plt+0x284>
  402ce8:	ldr	x25, [x28, #968]
  402cec:	mov	w2, #0x5                   	// #5
  402cf0:	mov	x0, xzr
  402cf4:	mov	x1, x26
  402cf8:	bl	402950 <dcgettext@plt>
  402cfc:	mov	x1, x0
  402d00:	mov	x0, x25
  402d04:	bl	4060d8 <ferror@plt+0x3648>
  402d08:	adrp	x8, 419000 <ferror@plt+0x16570>
  402d0c:	str	w0, [x8, #1008]
  402d10:	b	402c9c <ferror@plt+0x20c>
  402d14:	bl	402440 <geteuid@plt>
  402d18:	cbnz	w0, 403f84 <ferror@plt+0x14f4>
  402d1c:	add	x8, sp, #0x1, lsl #12
  402d20:	add	x8, x8, #0xe0
  402d24:	add	x22, x8, #0x8
  402d28:	mov	w23, #0x1                   	// #1
  402d2c:	mov	x0, x22
  402d30:	str	x23, [sp, #4320]
  402d34:	bl	4025e0 <sigemptyset@plt>
  402d38:	adrp	x2, 419000 <ferror@plt+0x16570>
  402d3c:	add	x1, sp, #0x1, lsl #12
  402d40:	add	x2, x2, #0x3f8
  402d44:	add	x1, x1, #0xe0
  402d48:	mov	w0, #0x3                   	// #3
  402d4c:	str	wzr, [sp, #4456]
  402d50:	bl	4026e0 <sigaction@plt>
  402d54:	mov	x0, x22
  402d58:	str	x23, [sp, #4320]
  402d5c:	bl	4025e0 <sigemptyset@plt>
  402d60:	adrp	x2, 419000 <ferror@plt+0x16570>
  402d64:	add	x1, sp, #0x1, lsl #12
  402d68:	add	x2, x2, #0x490
  402d6c:	add	x1, x1, #0xe0
  402d70:	mov	w0, #0x14                  	// #20
  402d74:	str	wzr, [sp, #4456]
  402d78:	bl	4026e0 <sigaction@plt>
  402d7c:	mov	x0, x22
  402d80:	str	x23, [sp, #4320]
  402d84:	bl	4025e0 <sigemptyset@plt>
  402d88:	adrp	x2, 419000 <ferror@plt+0x16570>
  402d8c:	add	x1, sp, #0x1, lsl #12
  402d90:	add	x2, x2, #0x528
  402d94:	add	x1, x1, #0xe0
  402d98:	mov	w0, #0x2                   	// #2
  402d9c:	str	wzr, [sp, #4456]
  402da0:	bl	4026e0 <sigaction@plt>
  402da4:	mov	x0, x22
  402da8:	str	x23, [sp, #4320]
  402dac:	bl	4025e0 <sigemptyset@plt>
  402db0:	adrp	x2, 419000 <ferror@plt+0x16570>
  402db4:	add	x1, sp, #0x1, lsl #12
  402db8:	add	x2, x2, #0x5c0
  402dbc:	add	x1, x1, #0xe0
  402dc0:	mov	w0, #0x1                   	// #1
  402dc4:	str	wzr, [sp, #4456]
  402dc8:	bl	4026e0 <sigaction@plt>
  402dcc:	bl	404898 <ferror@plt+0x1e08>
  402dd0:	adrp	x0, 404000 <ferror@plt+0x1570>
  402dd4:	add	x0, x0, #0x894
  402dd8:	bl	407860 <ferror@plt+0x4dd0>
  402ddc:	adrp	x8, 419000 <ferror@plt+0x16570>
  402de0:	ldrsw	x8, [x8, #976]
  402de4:	cmp	w8, w21
  402de8:	b.ge	402dfc <ferror@plt+0x36c>  // b.tcont
  402dec:	ldr	x0, [x20, x8, lsl #3]
  402df0:	cbz	x0, 402dfc <ferror@plt+0x36c>
  402df4:	ldrb	w8, [x0]
  402df8:	cbnz	w8, 402e08 <ferror@plt+0x378>
  402dfc:	adrp	x0, 407000 <ferror@plt+0x4570>
  402e00:	add	x0, x0, #0xaa9
  402e04:	bl	402a10 <getenv@plt>
  402e08:	add	x2, sp, #0xc8
  402e0c:	mov	w1, wzr
  402e10:	add	x20, sp, #0xc8
  402e14:	bl	40489c <ferror@plt+0x1e0c>
  402e18:	cbz	w0, 402e4c <ferror@plt+0x3bc>
  402e1c:	mov	w0, #0x1                   	// #1
  402e20:	bl	402910 <isatty@plt>
  402e24:	cbnz	w0, 402e34 <ferror@plt+0x3a4>
  402e28:	mov	w0, #0x1                   	// #1
  402e2c:	mov	w1, wzr
  402e30:	bl	402990 <dup2@plt>
  402e34:	mov	w0, #0x2                   	// #2
  402e38:	bl	402910 <isatty@plt>
  402e3c:	cbnz	w0, 402e4c <ferror@plt+0x3bc>
  402e40:	mov	w0, #0x1                   	// #1
  402e44:	mov	w1, #0x2                   	// #2
  402e48:	bl	402990 <dup2@plt>
  402e4c:	ldr	x8, [sp, #200]
  402e50:	cmp	x8, x20
  402e54:	b.eq	403f90 <ferror@plt+0x1500>  // b.none
  402e58:	adrp	x21, 407000 <ferror@plt+0x4570>
  402e5c:	add	x21, x21, #0xd40
  402e60:	mov	x0, x21
  402e64:	bl	402640 <getpwnam@plt>
  402e68:	cbz	x0, 402ea0 <ferror@plt+0x410>
  402e6c:	mov	x24, x0
  402e70:	ldr	x0, [x0, #8]
  402e74:	adrp	x1, 407000 <ferror@plt+0x4570>
  402e78:	add	x1, x1, #0xa33
  402e7c:	bl	402780 <strcmp@plt>
  402e80:	cbnz	w0, 403198 <ferror@plt+0x708>
  402e84:	adrp	x0, 407000 <ferror@plt+0x4570>
  402e88:	add	x0, x0, #0xd40
  402e8c:	bl	402680 <getspnam@plt>
  402e90:	cbz	x0, 403198 <ferror@plt+0x708>
  402e94:	ldr	x8, [x0, #8]
  402e98:	str	x8, [x24, #8]
  402e9c:	b	403198 <ferror@plt+0x708>
  402ea0:	ldr	w8, [sp, #28]
  402ea4:	cbz	w8, 402fe4 <ferror@plt+0x554>
  402ea8:	adrp	x24, 419000 <ferror@plt+0x16570>
  402eac:	adrp	x8, 407000 <ferror@plt+0x4570>
  402eb0:	adrp	x9, 407000 <ferror@plt+0x4570>
  402eb4:	adrp	x0, 407000 <ferror@plt+0x4570>
  402eb8:	adrp	x1, 407000 <ferror@plt+0x4570>
  402ebc:	add	x24, x24, #0x700
  402ec0:	add	x8, x8, #0xcde
  402ec4:	add	x9, x9, #0xce9
  402ec8:	add	x0, x0, #0xceb
  402ecc:	add	x1, x1, #0xce7
  402ed0:	stp	x21, x19, [x24]
  402ed4:	stp	x8, x9, [x24, #24]
  402ed8:	str	x19, [x24, #40]
  402edc:	str	xzr, [x24, #16]
  402ee0:	bl	402560 <fopen@plt>
  402ee4:	cbz	x0, 403150 <ferror@plt+0x6c0>
  402ee8:	mov	w22, #0x6f72                	// #28530
  402eec:	adrp	x21, 419000 <ferror@plt+0x16570>
  402ef0:	mov	x19, x0
  402ef4:	movk	w22, #0x746f, lsl #16
  402ef8:	add	x21, x21, #0x730
  402efc:	mov	w20, #0x3a                  	// #58
  402f00:	mov	w1, #0x4000                	// #16384
  402f04:	mov	x0, x21
  402f08:	mov	x2, x19
  402f0c:	bl	402480 <fgets_unlocked@plt>
  402f10:	cbz	x0, 40300c <ferror@plt+0x57c>
  402f14:	ldr	w8, [x21]
  402f18:	ldrb	w9, [x21, #4]
  402f1c:	eor	w8, w8, w22
  402f20:	eor	w9, w9, w20
  402f24:	orr	w8, w8, w9
  402f28:	cbnz	w8, 402f00 <ferror@plt+0x470>
  402f2c:	add	x8, x0, #0x5
  402f30:	adrp	x1, 407000 <ferror@plt+0x4570>
  402f34:	add	x0, sp, #0x1, lsl #12
  402f38:	add	x1, x1, #0xd0a
  402f3c:	add	x0, x0, #0xe0
  402f40:	str	x8, [sp, #4320]
  402f44:	bl	402760 <strsep@plt>
  402f48:	cbz	x0, 402f54 <ferror@plt+0x4c4>
  402f4c:	adrp	x8, 419000 <ferror@plt+0x16570>
  402f50:	str	x0, [x8, #1800]
  402f54:	adrp	x21, 407000 <ferror@plt+0x4570>
  402f58:	add	x21, x21, #0xd0a
  402f5c:	add	x0, sp, #0x1, lsl #12
  402f60:	add	x0, x0, #0xe0
  402f64:	mov	x1, x21
  402f68:	bl	402760 <strsep@plt>
  402f6c:	add	x0, sp, #0x1, lsl #12
  402f70:	add	x0, x0, #0xe0
  402f74:	mov	x1, x21
  402f78:	bl	402760 <strsep@plt>
  402f7c:	add	x0, sp, #0x1, lsl #12
  402f80:	add	x0, x0, #0xe0
  402f84:	mov	x1, x21
  402f88:	bl	402760 <strsep@plt>
  402f8c:	cbz	x0, 402f98 <ferror@plt+0x508>
  402f90:	adrp	x8, 419000 <ferror@plt+0x16570>
  402f94:	str	x0, [x8, #1816]
  402f98:	adrp	x1, 407000 <ferror@plt+0x4570>
  402f9c:	add	x0, sp, #0x1, lsl #12
  402fa0:	add	x1, x1, #0xd0a
  402fa4:	add	x0, x0, #0xe0
  402fa8:	bl	402760 <strsep@plt>
  402fac:	cbz	x0, 402fb8 <ferror@plt+0x528>
  402fb0:	adrp	x8, 419000 <ferror@plt+0x16570>
  402fb4:	str	x0, [x8, #1824]
  402fb8:	adrp	x1, 407000 <ferror@plt+0x4570>
  402fbc:	add	x0, sp, #0x1, lsl #12
  402fc0:	add	x1, x1, #0xb08
  402fc4:	add	x0, x0, #0xe0
  402fc8:	bl	402760 <strsep@plt>
  402fcc:	cbz	x0, 402fd8 <ferror@plt+0x548>
  402fd0:	adrp	x8, 419000 <ferror@plt+0x16570>
  402fd4:	str	x0, [x8, #1832]
  402fd8:	adrp	x8, 419000 <ferror@plt+0x16570>
  402fdc:	add	x8, x8, #0x730
  402fe0:	b	403010 <ferror@plt+0x580>
  402fe4:	adrp	x1, 407000 <ferror@plt+0x4570>
  402fe8:	add	x1, x1, #0xac5
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	mov	x0, xzr
  402ff4:	bl	402950 <dcgettext@plt>
  402ff8:	bl	4028d0 <warnx@plt>
  402ffc:	mov	w0, #0x2                   	// #2
  403000:	bl	402650 <sleep@plt>
  403004:	mov	w0, #0x1                   	// #1
  403008:	b	403eb4 <ferror@plt+0x1424>
  40300c:	mov	x8, xzr
  403010:	mov	x0, x19
  403014:	str	x8, [sp, #4320]
  403018:	bl	402540 <fclose@plt>
  40301c:	ldr	x8, [sp, #4320]
  403020:	cbz	x8, 403170 <ferror@plt+0x6e0>
  403024:	ldr	x0, [x24, #8]
  403028:	bl	4046fc <ferror@plt+0x1c6c>
  40302c:	cbnz	w0, 403198 <ferror@plt+0x708>
  403030:	adrp	x21, 419000 <ferror@plt+0x16570>
  403034:	ldr	x8, [x21, #1800]
  403038:	adrp	x0, 407000 <ferror@plt+0x4570>
  40303c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403040:	add	x0, x0, #0xd23
  403044:	add	x1, x1, #0xce7
  403048:	strb	wzr, [x8]
  40304c:	bl	402560 <fopen@plt>
  403050:	cbz	x0, 403150 <ferror@plt+0x6c0>
  403054:	adrp	x20, 41d000 <__progname@@GLIBC_2.17+0x3c20>
  403058:	mov	x19, x0
  40305c:	add	x20, x20, #0x730
  403060:	mov	w23, #0x3a                  	// #58
  403064:	mov	w1, #0x4000                	// #16384
  403068:	mov	x0, x20
  40306c:	mov	x2, x19
  403070:	bl	402480 <fgets_unlocked@plt>
  403074:	str	x0, [sp, #4320]
  403078:	cbz	x0, 4030b8 <ferror@plt+0x628>
  40307c:	ldr	w8, [x20]
  403080:	ldrb	w9, [x20, #4]
  403084:	eor	w8, w8, w22
  403088:	eor	w9, w9, w23
  40308c:	orr	w8, w8, w9
  403090:	cbnz	w8, 403064 <ferror@plt+0x5d4>
  403094:	add	x8, x0, #0x5
  403098:	adrp	x1, 407000 <ferror@plt+0x4570>
  40309c:	add	x0, sp, #0x1, lsl #12
  4030a0:	add	x1, x1, #0xd0a
  4030a4:	add	x0, x0, #0xe0
  4030a8:	str	x8, [sp, #4320]
  4030ac:	bl	402760 <strsep@plt>
  4030b0:	cbz	x0, 4030b8 <ferror@plt+0x628>
  4030b4:	str	x0, [x21, #1800]
  4030b8:	mov	x0, x19
  4030bc:	bl	402540 <fclose@plt>
  4030c0:	ldr	x8, [sp, #4320]
  4030c4:	cbnz	x8, 4030f0 <ferror@plt+0x660>
  4030c8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4030cc:	add	x1, x1, #0xd2f
  4030d0:	mov	w2, #0x5                   	// #5
  4030d4:	mov	x0, xzr
  4030d8:	bl	402950 <dcgettext@plt>
  4030dc:	adrp	x1, 407000 <ferror@plt+0x4570>
  4030e0:	add	x1, x1, #0xd23
  4030e4:	bl	4028d0 <warnx@plt>
  4030e8:	ldr	x8, [x21, #1800]
  4030ec:	strb	wzr, [x8]
  4030f0:	ldr	x0, [x21, #1800]
  4030f4:	cbz	x0, 403114 <ferror@plt+0x684>
  4030f8:	ldrb	w8, [x0]
  4030fc:	adrp	x24, 419000 <ferror@plt+0x16570>
  403100:	add	x24, x24, #0x700
  403104:	cmp	w8, #0x21
  403108:	b.eq	403198 <ferror@plt+0x708>  // b.none
  40310c:	cmp	w8, #0x2a
  403110:	b.eq	403198 <ferror@plt+0x708>  // b.none
  403114:	bl	4046fc <ferror@plt+0x1c6c>
  403118:	adrp	x24, 419000 <ferror@plt+0x16570>
  40311c:	add	x24, x24, #0x700
  403120:	cbnz	w0, 403198 <ferror@plt+0x708>
  403124:	adrp	x1, 407000 <ferror@plt+0x4570>
  403128:	add	x1, x1, #0xd45
  40312c:	mov	w2, #0x5                   	// #5
  403130:	mov	x0, xzr
  403134:	bl	402950 <dcgettext@plt>
  403138:	adrp	x1, 407000 <ferror@plt+0x4570>
  40313c:	add	x1, x1, #0xd23
  403140:	bl	4028d0 <warnx@plt>
  403144:	ldr	x8, [x24, #8]
  403148:	strb	wzr, [x8]
  40314c:	b	403198 <ferror@plt+0x708>
  403150:	adrp	x1, 407000 <ferror@plt+0x4570>
  403154:	add	x1, x1, #0xcf7
  403158:	mov	w2, #0x5                   	// #5
  40315c:	bl	402950 <dcgettext@plt>
  403160:	adrp	x1, 407000 <ferror@plt+0x4570>
  403164:	add	x1, x1, #0xceb
  403168:	bl	402790 <warn@plt>
  40316c:	b	403190 <ferror@plt+0x700>
  403170:	adrp	x1, 407000 <ferror@plt+0x4570>
  403174:	add	x1, x1, #0xd0c
  403178:	mov	w2, #0x5                   	// #5
  40317c:	mov	x0, xzr
  403180:	bl	402950 <dcgettext@plt>
  403184:	adrp	x1, 407000 <ferror@plt+0x4570>
  403188:	add	x1, x1, #0xceb
  40318c:	bl	4028d0 <warnx@plt>
  403190:	adrp	x24, 419000 <ferror@plt+0x16570>
  403194:	add	x24, x24, #0x700
  403198:	ldr	x21, [sp, #200]
  40319c:	add	x19, sp, #0xc8
  4031a0:	cmp	x21, x19
  4031a4:	b.eq	4032c8 <ferror@plt+0x838>  // b.none
  4031a8:	mov	w20, #0x1                   	// #1
  4031ac:	adrp	x22, 419000 <ferror@plt+0x16570>
  4031b0:	b	4031d8 <ferror@plt+0x748>
  4031b4:	ldr	w8, [x22, #1624]
  4031b8:	lsl	w9, w20, w0
  4031bc:	mov	x0, x21
  4031c0:	orr	w8, w8, w9
  4031c4:	str	w8, [x22, #1624]
  4031c8:	bl	404120 <ferror@plt+0x1690>
  4031cc:	ldr	x21, [x21]
  4031d0:	cmp	x21, x19
  4031d4:	b.eq	403204 <ferror@plt+0x774>  // b.none
  4031d8:	ldr	w8, [x21, #40]
  4031dc:	cmp	w8, #0xf
  4031e0:	b.gt	403204 <ferror@plt+0x774>
  4031e4:	ldr	w0, [x21, #36]
  4031e8:	tbz	w0, #31, 4031b4 <ferror@plt+0x724>
  4031ec:	ldr	x0, [x21, #16]
  4031f0:	mov	w1, #0x902                 	// #2306
  4031f4:	bl	402590 <open@plt>
  4031f8:	str	w0, [x21, #36]
  4031fc:	tbz	w0, #31, 4031b4 <ferror@plt+0x724>
  403200:	b	4031cc <ferror@plt+0x73c>
  403204:	ldr	x19, [sp, #200]
  403208:	add	x20, sp, #0xc8
  40320c:	ldr	x8, [x19]
  403210:	cmp	x8, x20
  403214:	b.eq	4032c8 <ferror@plt+0x838>  // b.none
  403218:	add	x9, sp, #0x1, lsl #12
  40321c:	adrp	x8, 404000 <ferror@plt+0x1570>
  403220:	add	x9, x9, #0xe0
  403224:	add	x8, x8, #0x438
  403228:	add	x0, x9, #0x8
  40322c:	str	x8, [sp, #4320]
  403230:	bl	4025e0 <sigemptyset@plt>
  403234:	adrp	x2, 419000 <ferror@plt+0x16570>
  403238:	add	x1, sp, #0x1, lsl #12
  40323c:	add	x2, x2, #0x660
  403240:	add	x1, x1, #0xe0
  403244:	mov	w0, #0x11                  	// #17
  403248:	str	wzr, [sp, #4456]
  40324c:	bl	4026e0 <sigaction@plt>
  403250:	adrp	x21, 407000 <ferror@plt+0x4570>
  403254:	add	x21, x21, #0xb28
  403258:	b	40327c <ferror@plt+0x7ec>
  40325c:	mov	w2, #0x5                   	// #5
  403260:	mov	x0, xzr
  403264:	mov	x1, x21
  403268:	bl	402950 <dcgettext@plt>
  40326c:	bl	402790 <warn@plt>
  403270:	ldr	x19, [x19]
  403274:	cmp	x19, x20
  403278:	b.eq	40395c <ferror@plt+0xecc>  // b.none
  40327c:	ldr	w8, [x19, #40]
  403280:	cmp	w8, #0xf
  403284:	b.gt	40395c <ferror@plt+0xecc>
  403288:	bl	4024e0 <fork@plt>
  40328c:	cmn	w0, #0x1
  403290:	str	w0, [x19, #44]
  403294:	b.eq	40325c <ferror@plt+0x7cc>  // b.none
  403298:	cbnz	w0, 403270 <ferror@plt+0x7e0>
  40329c:	add	x8, sp, #0x1, lsl #12
  4032a0:	add	x8, x8, #0xe0
  4032a4:	add	x0, x8, #0x8
  4032a8:	str	xzr, [sp, #4320]
  4032ac:	bl	4025e0 <sigemptyset@plt>
  4032b0:	add	x1, sp, #0x1, lsl #12
  4032b4:	add	x1, x1, #0xe0
  4032b8:	mov	w0, #0x11                  	// #17
  4032bc:	mov	x2, xzr
  4032c0:	str	wzr, [sp, #4456]
  4032c4:	bl	4026e0 <sigaction@plt>
  4032c8:	ldr	w21, [x19, #36]
  4032cc:	bl	402550 <getpid@plt>
  4032d0:	mov	w26, w0
  4032d4:	mov	w0, wzr
  4032d8:	bl	402410 <getpgid@plt>
  4032dc:	mov	w25, w0
  4032e0:	bl	4025c0 <getppid@plt>
  4032e4:	bl	402410 <getpgid@plt>
  4032e8:	mov	w22, w0
  4032ec:	mov	w0, w21
  4032f0:	bl	402700 <tcgetpgrp@plt>
  4032f4:	ldrb	w8, [x19, #32]
  4032f8:	tbnz	w8, #1, 403460 <ferror@plt+0x9d0>
  4032fc:	mov	w23, w0
  403300:	cmp	w25, w0
  403304:	b.eq	4033f4 <ferror@plt+0x964>  // b.none
  403308:	cmp	w22, w23
  40330c:	b.eq	4033f4 <ferror@plt+0x964>  // b.none
  403310:	mov	w0, wzr
  403314:	bl	4023b0 <getsid@plt>
  403318:	cmp	w26, w0
  40331c:	b.eq	403348 <ferror@plt+0x8b8>  // b.none
  403320:	mov	w0, wzr
  403324:	bl	402410 <getpgid@plt>
  403328:	cmp	w26, w0
  40332c:	b.ne	403344 <ferror@plt+0x8b4>  // b.any
  403330:	bl	4025c0 <getppid@plt>
  403334:	bl	402410 <getpgid@plt>
  403338:	mov	w1, w0
  40333c:	mov	w0, wzr
  403340:	bl	4027d0 <setpgid@plt>
  403344:	bl	402940 <setsid@plt>
  403348:	add	x9, sp, #0x1, lsl #12
  40334c:	add	x9, x9, #0xe0
  403350:	mov	w8, #0x1                   	// #1
  403354:	add	x0, x9, #0x8
  403358:	str	x8, [sp, #4320]
  40335c:	bl	4025e0 <sigemptyset@plt>
  403360:	adrp	x2, 419000 <ferror@plt+0x16570>
  403364:	add	x1, sp, #0x1, lsl #12
  403368:	add	x2, x2, #0x5c0
  40336c:	add	x1, x1, #0xe0
  403370:	mov	w0, #0x1                   	// #1
  403374:	str	wzr, [sp, #4456]
  403378:	bl	4026e0 <sigaction@plt>
  40337c:	cmp	w23, #0x1
  403380:	b.lt	403394 <ferror@plt+0x904>  // b.tstop
  403384:	mov	w1, #0x5422                	// #21538
  403388:	mov	w2, #0x1                   	// #1
  40338c:	mov	w0, wzr
  403390:	bl	402a60 <ioctl@plt>
  403394:	adrp	x1, 419000 <ferror@plt+0x16570>
  403398:	add	x1, x1, #0x5c0
  40339c:	mov	w0, #0x1                   	// #1
  4033a0:	mov	x2, xzr
  4033a4:	bl	4026e0 <sigaction@plt>
  4033a8:	cmp	w21, #0x1
  4033ac:	b.lt	4033d8 <ferror@plt+0x948>  // b.tstop
  4033b0:	mov	w0, wzr
  4033b4:	bl	4026d0 <close@plt>
  4033b8:	cmp	w21, #0x1
  4033bc:	b.eq	4033d8 <ferror@plt+0x948>  // b.none
  4033c0:	mov	w0, #0x1                   	// #1
  4033c4:	bl	4026d0 <close@plt>
  4033c8:	cmp	w21, #0x3
  4033cc:	b.lt	4033d8 <ferror@plt+0x948>  // b.tstop
  4033d0:	mov	w0, #0x2                   	// #2
  4033d4:	bl	4026d0 <close@plt>
  4033d8:	mov	w1, #0x540e                	// #21518
  4033dc:	mov	w2, #0x1                   	// #1
  4033e0:	mov	w0, w21
  4033e4:	bl	402a60 <ioctl@plt>
  4033e8:	mov	w0, w21
  4033ec:	mov	w1, w22
  4033f0:	bl	4023f0 <tcsetpgrp@plt>
  4033f4:	mov	w0, w21
  4033f8:	mov	w1, wzr
  4033fc:	bl	402990 <dup2@plt>
  403400:	mov	w1, #0x1                   	// #1
  403404:	mov	w0, w21
  403408:	mov	w20, #0x1                   	// #1
  40340c:	bl	402990 <dup2@plt>
  403410:	mov	w1, #0x2                   	// #2
  403414:	mov	w0, w21
  403418:	bl	402990 <dup2@plt>
  40341c:	mov	w21, #0x3                   	// #3
  403420:	adrp	x22, 419000 <ferror@plt+0x16570>
  403424:	str	wzr, [x19, #36]
  403428:	b	403438 <ferror@plt+0x9a8>
  40342c:	add	w21, w21, #0x1
  403430:	cmp	w21, #0x20
  403434:	b.eq	403460 <ferror@plt+0x9d0>  // b.none
  403438:	ldr	w8, [x22, #1624]
  40343c:	lsl	w23, w20, w21
  403440:	tst	w8, w23
  403444:	b.eq	40342c <ferror@plt+0x99c>  // b.none
  403448:	mov	w0, w21
  40344c:	bl	4026d0 <close@plt>
  403450:	ldr	w8, [x22, #1624]
  403454:	bic	w8, w8, w23
  403458:	str	w8, [x22, #1624]
  40345c:	b	40342c <ferror@plt+0x99c>
  403460:	adrp	x9, 407000 <ferror@plt+0x4570>
  403464:	ldr	q0, [x9, #2208]
  403468:	add	x8, sp, #0x1, lsl #12
  40346c:	add	x8, x8, #0xe0
  403470:	adrp	x27, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403474:	adrp	x23, 407000 <ferror@plt+0x4570>
  403478:	add	x21, x19, #0x44
  40347c:	add	x27, x27, #0x734
  403480:	adrp	x28, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403484:	add	x23, x23, #0xb0a
  403488:	add	x8, x8, #0x8
  40348c:	str	x8, [sp, #8]
  403490:	str	q0, [sp, #32]
  403494:	str	x24, [sp, #16]
  403498:	b	4034d4 <ferror@plt+0xa44>
  40349c:	adrp	x1, 407000 <ferror@plt+0x4570>
  4034a0:	mov	w2, #0x5                   	// #5
  4034a4:	add	x1, x1, #0xae3
  4034a8:	bl	402950 <dcgettext@plt>
  4034ac:	bl	402790 <warn@plt>
  4034b0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4034b4:	ldr	x22, [x8, #960]
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	mov	x0, xzr
  4034c0:	mov	x1, x23
  4034c4:	bl	402950 <dcgettext@plt>
  4034c8:	mov	x1, x0
  4034cc:	mov	x0, x22
  4034d0:	bl	402a40 <fprintf@plt>
  4034d4:	ldr	x25, [x24, #8]
  4034d8:	ldr	w8, [sp, #28]
  4034dc:	cbz	w8, 403834 <ferror@plt+0xda4>
  4034e0:	mov	w20, wzr
  4034e4:	ldrb	w8, [x19, #32]
  4034e8:	tbz	w8, #0, 403534 <ferror@plt+0xaa4>
  4034ec:	ldp	q0, q1, [x21]
  4034f0:	ldr	q2, [x21, #32]
  4034f4:	ldur	q3, [x21, #44]
  4034f8:	add	x9, sp, #0x1, lsl #12
  4034fc:	str	q0, [sp, #4320]
  403500:	ldr	w8, [sp, #4324]
  403504:	add	x9, x9, #0xd
  403508:	stur	q3, [x9, #255]
  40350c:	mov	w9, #0x5                   	// #5
  403510:	orr	w8, w8, w9
  403514:	str	q1, [sp, #4336]
  403518:	str	q2, [sp, #4352]
  40351c:	str	w8, [sp, #4324]
  403520:	ldr	w0, [x19, #36]
  403524:	add	x2, sp, #0x1, lsl #12
  403528:	add	x2, x2, #0xe0
  40352c:	mov	w1, #0x1                   	// #1
  403530:	bl	402900 <tcsetattr@plt>
  403534:	ldr	x22, [x19, #24]
  403538:	cbnz	x22, 403558 <ferror@plt+0xac8>
  40353c:	ldr	w0, [x19, #36]
  403540:	adrp	x1, 407000 <ferror@plt+0x4570>
  403544:	add	x1, x1, #0xd9b
  403548:	bl	402630 <fdopen@plt>
  40354c:	mov	x22, x0
  403550:	str	x0, [x19, #24]
  403554:	cbz	x0, 4035e8 <ferror@plt+0xb58>
  403558:	cbz	w20, 403570 <ferror@plt+0xae0>
  40355c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403560:	mov	w2, #0x5                   	// #5
  403564:	mov	x0, xzr
  403568:	add	x1, x1, #0xd9e
  40356c:	b	4035d0 <ferror@plt+0xb40>
  403570:	ldrb	w8, [x25]
  403574:	cmp	w8, #0x2a
  403578:	b.hi	40389c <ferror@plt+0xe0c>  // b.pmore
  40357c:	mov	w9, #0x1                   	// #1
  403580:	lsl	x8, x9, x8
  403584:	mov	x9, #0x1                   	// #1
  403588:	movk	x9, #0x402, lsl #32
  40358c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403590:	tst	x8, x9
  403594:	add	x1, x1, #0xe1f
  403598:	b.eq	4035a4 <ferror@plt+0xb14>  // b.none
  40359c:	adrp	x1, 407000 <ferror@plt+0x4570>
  4035a0:	add	x1, x1, #0xe43
  4035a4:	mov	w2, #0x5                   	// #5
  4035a8:	mov	x0, xzr
  4035ac:	bl	402950 <dcgettext@plt>
  4035b0:	mov	x1, x0
  4035b4:	mov	x0, x22
  4035b8:	bl	402a40 <fprintf@plt>
  4035bc:	ldr	x22, [x19, #24]
  4035c0:	adrp	x1, 407000 <ferror@plt+0x4570>
  4035c4:	mov	w2, #0x5                   	// #5
  4035c8:	mov	x0, xzr
  4035cc:	add	x1, x1, #0xe60
  4035d0:	bl	402950 <dcgettext@plt>
  4035d4:	mov	x1, x0
  4035d8:	mov	x0, x22
  4035dc:	bl	402a40 <fprintf@plt>
  4035e0:	ldr	x0, [x19, #24]
  4035e4:	bl	402890 <fflush@plt>
  4035e8:	ldrb	w8, [x19, #32]
  4035ec:	tbz	w8, #0, 403600 <ferror@plt+0xb70>
  4035f0:	ldr	w0, [x19, #36]
  4035f4:	mov	w1, #0x1                   	// #1
  4035f8:	mov	x2, x21
  4035fc:	bl	402900 <tcsetattr@plt>
  403600:	ldrb	w8, [x19, #32]
  403604:	mov	x26, x27
  403608:	tbnz	w8, #1, 4038f0 <ferror@plt+0xe60>
  40360c:	ldp	q1, q0, [x21]
  403610:	ldr	w22, [x19, #36]
  403614:	ldr	q2, [x21, #32]
  403618:	ldur	q3, [x21, #44]
  40361c:	stp	q1, q0, [sp, #224]
  403620:	ldr	w8, [sp, #224]
  403624:	ldr	w9, [sp, #236]
  403628:	add	x10, sp, #0xd
  40362c:	stur	q3, [x10, #255]
  403630:	mov	w10, #0xfffffe86            	// #-378
  403634:	and	w8, w8, #0xffffe1ff
  403638:	and	w9, w9, w10
  40363c:	add	x2, sp, #0xe0
  403640:	mov	w1, #0x2                   	// #2
  403644:	mov	w0, w22
  403648:	str	q2, [sp, #256]
  40364c:	str	w8, [sp, #224]
  403650:	str	w9, [sp, #236]
  403654:	bl	402900 <tcsetattr@plt>
  403658:	mov	w23, w0
  40365c:	ldr	x0, [sp, #8]
  403660:	bl	4025e0 <sigemptyset@plt>
  403664:	adrp	x8, 404000 <ferror@plt+0x1570>
  403668:	add	x1, sp, #0x1, lsl #12
  40366c:	add	x8, x8, #0x880
  403670:	add	x1, x1, #0xe0
  403674:	mov	w0, #0xe                   	// #14
  403678:	mov	x2, xzr
  40367c:	str	x8, [sp, #4320]
  403680:	str	wzr, [sp, #4456]
  403684:	bl	4026e0 <sigaction@plt>
  403688:	adrp	x8, 419000 <ferror@plt+0x16570>
  40368c:	ldr	w0, [x8, #1008]
  403690:	cbz	w0, 403698 <ferror@plt+0xc08>
  403694:	bl	402a20 <alarm@plt>
  403698:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  40369c:	str	x27, [x28, #1976]
  4036a0:	strb	wzr, [x8, #1844]
  4036a4:	ldrb	w8, [x19, #32]
  4036a8:	str	wzr, [x19, #56]
  4036ac:	ldrb	w9, [sp, #233]
  4036b0:	tst	w8, #0x1
  4036b4:	cset	w8, eq  // eq = none
  4036b8:	tst	w9, #0x3
  4036bc:	cset	w9, eq  // eq = none
  4036c0:	orr	w24, w8, w9
  4036c4:	b	4036d4 <ferror@plt+0xc44>
  4036c8:	str	x8, [x28, #1976]
  4036cc:	ldr	w8, [x19, #56]
  4036d0:	cbnz	w8, 4038b0 <ferror@plt+0xe20>
  4036d4:	add	x1, sp, #0xdc
  4036d8:	mov	w2, #0x1                   	// #1
  4036dc:	mov	w0, w22
  4036e0:	bl	4028e0 <read@plt>
  4036e4:	cmp	x0, #0x0
  4036e8:	b.le	4037ac <ferror@plt+0xd1c>
  4036ec:	ldrsb	w9, [sp, #220]
  4036f0:	and	w8, w9, #0xff
  4036f4:	tbnz	w24, #0, 40373c <ferror@plt+0xcac>
  4036f8:	and	w8, w8, #0x7f
  4036fc:	cmp	w9, w8
  403700:	b.eq	40373c <ferror@plt+0xcac>  // b.none
  403704:	and	w9, w8, #0x1
  403708:	add	w9, w9, w8, lsr #3
  40370c:	add	w9, w9, w8, lsr #4
  403710:	add	w9, w9, w8, lsr #5
  403714:	add	w9, w9, w8, lsr #6
  403718:	add	w9, w9, w8, lsr #1
  40371c:	add	w9, w9, w8, lsr #2
  403720:	ldr	w10, [x19, #60]
  403724:	add	w9, w9, #0x1
  403728:	tst	w9, #0x1
  40372c:	mov	w9, #0x1                   	// #1
  403730:	cinc	w9, w9, eq  // eq = none
  403734:	orr	w9, w10, w9
  403738:	str	w9, [x19, #60]
  40373c:	sxtb	w9, w8
  403740:	cmp	w9, #0x15
  403744:	b.hi	4037f4 <ferror@plt+0xd64>  // b.pmore
  403748:	adrp	x12, 407000 <ferror@plt+0x4570>
  40374c:	add	x12, x12, #0x91e
  403750:	adr	x10, 403764 <ferror@plt+0xcd4>
  403754:	ldrb	w11, [x12, x9]
  403758:	add	x10, x10, x11, lsl #2
  40375c:	mov	x26, xzr
  403760:	br	x10
  403764:	mov	w8, #0x15                  	// #21
  403768:	str	w8, [x19, #52]
  40376c:	ldr	x8, [x28, #1976]
  403770:	subs	x9, x8, x27
  403774:	b.ls	4036cc <ferror@plt+0xc3c>  // b.plast
  403778:	cmp	x9, #0x2
  40377c:	b.cc	40379c <ferror@plt+0xd0c>  // b.lo, b.ul, b.last
  403780:	and	x10, x9, #0xfffffffffffffffe
  403784:	sub	x8, x8, x10
  403788:	mov	x11, x10
  40378c:	subs	x11, x11, #0x2
  403790:	b.ne	40378c <ferror@plt+0xcfc>  // b.any
  403794:	cmp	x9, x10
  403798:	b.eq	4036c8 <ferror@plt+0xc38>  // b.none
  40379c:	sub	x8, x8, #0x1
  4037a0:	cmp	x8, x27
  4037a4:	b.hi	40379c <ferror@plt+0xd0c>  // b.pmore
  4037a8:	b	4036c8 <ferror@plt+0xc38>
  4037ac:	bl	402a00 <__errno_location@plt>
  4037b0:	ldr	w8, [x0]
  4037b4:	cmp	w8, #0x16
  4037b8:	b.hi	40393c <ferror@plt+0xeac>  // b.pmore
  4037bc:	mov	w9, #0x1                   	// #1
  4037c0:	lsl	w8, w9, w8
  4037c4:	mov	w9, #0x810                 	// #2064
  4037c8:	tst	w8, w9
  4037cc:	b.eq	403854 <ferror@plt+0xdc4>  // b.none
  4037d0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4037d4:	ldr	w8, [x8, #1784]
  4037d8:	cbnz	w8, 403864 <ferror@plt+0xdd4>
  4037dc:	ldr	q0, [sp, #32]
  4037e0:	sub	x0, x29, #0xa0
  4037e4:	mov	x1, xzr
  4037e8:	stur	q0, [x29, #-160]
  4037ec:	bl	402800 <nanosleep@plt>
  4037f0:	b	4036cc <ferror@plt+0xc3c>
  4037f4:	cmp	w9, #0x7f
  4037f8:	b.ne	403814 <ferror@plt+0xd84>  // b.any
  4037fc:	str	w9, [x19, #48]
  403800:	ldr	x8, [x28, #1976]
  403804:	cmp	x8, x27
  403808:	b.ls	4036cc <ferror@plt+0xc3c>  // b.plast
  40380c:	sub	x8, x8, #0x1
  403810:	b	4036c8 <ferror@plt+0xc38>
  403814:	ldr	x9, [x28, #1976]
  403818:	sub	x10, x9, x27
  40381c:	cmp	x10, #0x7f
  403820:	b.cs	40387c <ferror@plt+0xdec>  // b.hs, b.nlast
  403824:	add	x10, x9, #0x1
  403828:	str	x10, [x28, #1976]
  40382c:	strb	w8, [x9]
  403830:	b	4036cc <ferror@plt+0xc3c>
  403834:	cbz	x25, 4034e0 <ferror@plt+0xa50>
  403838:	ldrb	w8, [x25]
  40383c:	mov	w20, #0x1                   	// #1
  403840:	cmp	w8, #0x21
  403844:	b.eq	4034e4 <ferror@plt+0xa54>  // b.none
  403848:	cmp	w8, #0x2a
  40384c:	b.eq	4034e4 <ferror@plt+0xa54>  // b.none
  403850:	b	4034e0 <ferror@plt+0xa50>
  403854:	mov	w9, #0x2d                  	// #45
  403858:	movk	w9, #0x40, lsl #16
  40385c:	tst	w8, w9
  403860:	b.eq	40393c <ferror@plt+0xeac>  // b.none
  403864:	mov	x26, xzr
  403868:	b	4038b4 <ferror@plt+0xe24>
  40386c:	ldr	x8, [x28, #1976]
  403870:	strb	wzr, [x8]
  403874:	str	w9, [x19, #56]
  403878:	b	4038b0 <ferror@plt+0xe20>
  40387c:	adrp	x8, 419000 <ferror@plt+0x16570>
  403880:	ldr	x0, [x8, #960]
  403884:	ldr	x2, [x19, #16]
  403888:	adrp	x1, 407000 <ferror@plt+0x4570>
  40388c:	add	x1, x1, #0xe92
  403890:	bl	402a40 <fprintf@plt>
  403894:	mov	x26, xzr
  403898:	b	4038b4 <ferror@plt+0xe24>
  40389c:	adrp	x1, 407000 <ferror@plt+0x4570>
  4038a0:	add	x1, x1, #0xe1f
  4038a4:	b	4035a4 <ferror@plt+0xb14>
  4038a8:	ldr	x8, [x28, #1976]
  4038ac:	strb	wzr, [x8]
  4038b0:	mov	x26, x27
  4038b4:	mov	w0, wzr
  4038b8:	bl	402a20 <alarm@plt>
  4038bc:	cbnz	w23, 4038d0 <ferror@plt+0xe40>
  4038c0:	mov	w1, #0x2                   	// #2
  4038c4:	mov	w0, w22
  4038c8:	mov	x2, x21
  4038cc:	bl	402900 <tcsetattr@plt>
  4038d0:	mov	x0, x19
  4038d4:	bl	40444c <ferror@plt+0x19bc>
  4038d8:	adrp	x0, 407000 <ferror@plt+0x4570>
  4038dc:	add	x0, x0, #0xeaf
  4038e0:	bl	402740 <puts@plt>
  4038e4:	ldr	x24, [sp, #16]
  4038e8:	adrp	x23, 407000 <ferror@plt+0x4570>
  4038ec:	add	x23, x23, #0xb0a
  4038f0:	cbz	x26, 403d2c <ferror@plt+0x129c>
  4038f4:	cbnz	w20, 403d88 <ferror@plt+0x12f8>
  4038f8:	ldrb	w8, [x25]
  4038fc:	cmp	w8, #0x2a
  403900:	b.hi	40391c <ferror@plt+0xe8c>  // b.pmore
  403904:	mov	w9, #0x1                   	// #1
  403908:	lsl	x8, x9, x8
  40390c:	mov	x9, #0x1                   	// #1
  403910:	movk	x9, #0x402, lsl #32
  403914:	tst	x8, x9
  403918:	b.ne	4039ec <ferror@plt+0xf5c>  // b.any
  40391c:	mov	x0, x26
  403920:	mov	x1, x25
  403924:	bl	4028c0 <crypt@plt>
  403928:	cbz	x0, 40349c <ferror@plt+0xa0c>
  40392c:	ldr	x1, [x24, #8]
  403930:	bl	402780 <strcmp@plt>
  403934:	cbnz	w0, 4034b0 <ferror@plt+0xa20>
  403938:	b	4039ec <ferror@plt+0xf5c>
  40393c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403940:	mov	w2, #0x5                   	// #5
  403944:	mov	x0, xzr
  403948:	add	x1, x1, #0xe83
  40394c:	bl	402950 <dcgettext@plt>
  403950:	ldr	x1, [x19, #16]
  403954:	bl	402790 <warn@plt>
  403958:	b	403864 <ferror@plt+0xdd4>
  40395c:	add	x2, sp, #0x30
  403960:	mov	w3, #0x4                   	// #4
  403964:	mov	w0, wzr
  403968:	mov	w1, wzr
  40396c:	str	wzr, [sp, #64]
  403970:	bl	402690 <waitid@plt>
  403974:	cbz	w0, 403994 <ferror@plt+0xf04>
  403978:	tbz	w0, #31, 403fc4 <ferror@plt+0x1534>
  40397c:	bl	402a00 <__errno_location@plt>
  403980:	ldr	w8, [x0]
  403984:	cmp	w8, #0x4
  403988:	b.eq	40395c <ferror@plt+0xecc>  // b.none
  40398c:	cmp	w8, #0xa
  403990:	b.ne	403fc4 <ferror@plt+0x1534>  // b.any
  403994:	ldr	x20, [sp, #200]
  403998:	add	x21, sp, #0xc8
  40399c:	cmp	x20, x21
  4039a0:	b.eq	403db8 <ferror@plt+0x1328>  // b.none
  4039a4:	mov	w19, wzr
  4039a8:	mov	w22, #0xffffffff            	// #-1
  4039ac:	b	4039c8 <ferror@plt+0xf38>
  4039b0:	mov	w1, #0xf                   	// #15
  4039b4:	bl	4024c0 <kill@plt>
  4039b8:	add	w19, w19, #0x1
  4039bc:	ldr	x20, [x20]
  4039c0:	cmp	x20, x21
  4039c4:	b.eq	403dbc <ferror@plt+0x132c>  // b.none
  4039c8:	ldr	w8, [x20, #36]
  4039cc:	tbnz	w8, #31, 4039bc <ferror@plt+0xf2c>
  4039d0:	ldr	w0, [x20, #44]
  4039d4:	tbnz	w0, #31, 4039bc <ferror@plt+0xf2c>
  4039d8:	ldr	w8, [sp, #64]
  4039dc:	cmp	w0, w8
  4039e0:	b.ne	4039b0 <ferror@plt+0xf20>  // b.any
  4039e4:	str	w22, [x20, #44]
  4039e8:	b	4039bc <ferror@plt+0xf2c>
  4039ec:	ldr	x0, [x24, #32]
  4039f0:	bl	4027e0 <chdir@plt>
  4039f4:	cbz	w0, 403a54 <ferror@plt+0xfc4>
  4039f8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4039fc:	add	x1, x1, #0xeb1
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	mov	x0, xzr
  403a08:	bl	402950 <dcgettext@plt>
  403a0c:	ldr	x1, [x24, #32]
  403a10:	bl	402790 <warn@plt>
  403a14:	adrp	x1, 407000 <ferror@plt+0x4570>
  403a18:	add	x1, x1, #0xecd
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	mov	x0, xzr
  403a24:	bl	402950 <dcgettext@plt>
  403a28:	bl	4029f0 <printf@plt>
  403a2c:	adrp	x0, 407000 <ferror@plt+0x4570>
  403a30:	add	x0, x0, #0xce9
  403a34:	bl	4027e0 <chdir@plt>
  403a38:	cbz	w0, 403a54 <ferror@plt+0xfc4>
  403a3c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403a40:	add	x1, x1, #0xeea
  403a44:	mov	w2, #0x5                   	// #5
  403a48:	mov	x0, xzr
  403a4c:	bl	402950 <dcgettext@plt>
  403a50:	bl	402790 <warn@plt>
  403a54:	adrp	x0, 407000 <ferror@plt+0x4570>
  403a58:	add	x0, x0, #0xf11
  403a5c:	bl	402a10 <getenv@plt>
  403a60:	mov	x21, x0
  403a64:	cbnz	x0, 403a94 <ferror@plt+0x1004>
  403a68:	adrp	x0, 407000 <ferror@plt+0x4570>
  403a6c:	add	x0, x0, #0xf19
  403a70:	bl	402a10 <getenv@plt>
  403a74:	mov	x21, x0
  403a78:	cbnz	x0, 403a94 <ferror@plt+0x1004>
  403a7c:	ldr	x8, [x24, #40]
  403a80:	adrp	x10, 407000 <ferror@plt+0x4570>
  403a84:	add	x10, x10, #0xf21
  403a88:	ldrb	w9, [x8]
  403a8c:	cmp	w9, #0x0
  403a90:	csel	x21, x10, x8, eq  // eq = none
  403a94:	mov	w1, #0x2f                  	// #47
  403a98:	mov	x0, x21
  403a9c:	mov	w20, #0x2f                  	// #47
  403aa0:	bl	4026f0 <strrchr@plt>
  403aa4:	adrp	x8, 419000 <ferror@plt+0x16570>
  403aa8:	ldrb	w8, [x8, #1012]
  403aac:	cmp	x0, #0x0
  403ab0:	adrp	x9, 407000 <ferror@plt+0x4570>
  403ab4:	adrp	x10, 407000 <ferror@plt+0x4570>
  403ab8:	csinc	x3, x21, x0, eq  // eq = none
  403abc:	add	x9, x9, #0xe8f
  403ac0:	add	x10, x10, #0xf29
  403ac4:	cmp	w8, #0x0
  403ac8:	add	x0, sp, #0x1, lsl #12
  403acc:	csel	x2, x10, x9, ne  // ne = any
  403ad0:	add	x0, x0, #0xe0
  403ad4:	mov	w1, #0x1000                	// #4096
  403ad8:	bl	4024f0 <snprintf@plt>
  403adc:	add	x0, sp, #0xe0
  403ae0:	mov	w1, #0x1000                	// #4096
  403ae4:	bl	402380 <getcwd@plt>
  403ae8:	cbnz	x0, 403af0 <ferror@plt+0x1060>
  403aec:	strh	w20, [sp, #224]
  403af0:	adrp	x0, 407000 <ferror@plt+0x4570>
  403af4:	add	x0, x0, #0xf2d
  403af8:	add	x1, sp, #0xe0
  403afc:	mov	w2, #0x1                   	// #1
  403b00:	bl	402470 <setenv@plt>
  403b04:	cbnz	w0, 403d60 <ferror@plt+0x12d0>
  403b08:	adrp	x0, 407000 <ferror@plt+0x4570>
  403b0c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403b10:	add	x0, x0, #0xf32
  403b14:	add	x1, x1, #0xd40
  403b18:	mov	w2, #0x1                   	// #1
  403b1c:	bl	402470 <setenv@plt>
  403b20:	cbnz	w0, 403d90 <ferror@plt+0x1300>
  403b24:	adrp	x0, 407000 <ferror@plt+0x4570>
  403b28:	adrp	x1, 407000 <ferror@plt+0x4570>
  403b2c:	add	x0, x0, #0xf3a
  403b30:	add	x1, x1, #0xd40
  403b34:	mov	w2, #0x1                   	// #1
  403b38:	bl	402470 <setenv@plt>
  403b3c:	cbnz	w0, 403ed8 <ferror@plt+0x1448>
  403b40:	adrp	x8, 419000 <ferror@plt+0x16570>
  403b44:	ldrb	w8, [x8, #1012]
  403b48:	tbnz	w8, #0, 403b68 <ferror@plt+0x10d8>
  403b4c:	adrp	x0, 407000 <ferror@plt+0x4570>
  403b50:	adrp	x1, 407000 <ferror@plt+0x4570>
  403b54:	add	x0, x0, #0xf3f
  403b58:	add	x1, x1, #0xf45
  403b5c:	mov	w2, #0x1                   	// #1
  403b60:	bl	402470 <setenv@plt>
  403b64:	cbnz	w0, 403f28 <ferror@plt+0x1498>
  403b68:	adrp	x0, 407000 <ferror@plt+0x4570>
  403b6c:	add	x0, x0, #0xf13
  403b70:	mov	w2, #0x1                   	// #1
  403b74:	mov	x1, x21
  403b78:	bl	402470 <setenv@plt>
  403b7c:	cbnz	w0, 403f00 <ferror@plt+0x1470>
  403b80:	adrp	x1, 419000 <ferror@plt+0x16570>
  403b84:	add	x1, x1, #0x528
  403b88:	mov	w0, #0x2                   	// #2
  403b8c:	mov	x2, xzr
  403b90:	bl	4026e0 <sigaction@plt>
  403b94:	adrp	x1, 419000 <ferror@plt+0x16570>
  403b98:	add	x1, x1, #0x490
  403b9c:	mov	w0, #0x14                  	// #20
  403ba0:	mov	x2, xzr
  403ba4:	bl	4026e0 <sigaction@plt>
  403ba8:	adrp	x1, 419000 <ferror@plt+0x16570>
  403bac:	add	x1, x1, #0x3f8
  403bb0:	mov	w0, #0x3                   	// #3
  403bb4:	mov	x2, xzr
  403bb8:	bl	4026e0 <sigaction@plt>
  403bbc:	sub	x8, x29, #0xa0
  403bc0:	add	x0, x8, #0x8
  403bc4:	stur	xzr, [x29, #-160]
  403bc8:	bl	4025e0 <sigemptyset@plt>
  403bcc:	sub	x1, x29, #0xa0
  403bd0:	mov	w0, #0x1                   	// #1
  403bd4:	mov	x2, xzr
  403bd8:	stur	wzr, [x29, #-24]
  403bdc:	bl	4026e0 <sigaction@plt>
  403be0:	add	x1, sp, #0x1, lsl #12
  403be4:	add	x1, x1, #0xe0
  403be8:	add	x22, sp, #0x1, lsl #12
  403bec:	mov	x0, x21
  403bf0:	mov	x2, xzr
  403bf4:	add	x22, x22, #0xe0
  403bf8:	bl	402400 <execl@plt>
  403bfc:	adrp	x1, 407000 <ferror@plt+0x4570>
  403c00:	add	x1, x1, #0xf47
  403c04:	mov	w2, #0x5                   	// #5
  403c08:	mov	x0, xzr
  403c0c:	bl	402950 <dcgettext@plt>
  403c10:	mov	x1, x21
  403c14:	bl	402790 <warn@plt>
  403c18:	adrp	x0, 407000 <ferror@plt+0x4570>
  403c1c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403c20:	add	x0, x0, #0xf13
  403c24:	add	x1, x1, #0xf21
  403c28:	mov	w2, #0x1                   	// #1
  403c2c:	bl	402470 <setenv@plt>
  403c30:	cbnz	w0, 403f00 <ferror@plt+0x1470>
  403c34:	adrp	x8, 419000 <ferror@plt+0x16570>
  403c38:	ldrb	w8, [x8, #1012]
  403c3c:	adrp	x9, 407000 <ferror@plt+0x4570>
  403c40:	adrp	x10, 407000 <ferror@plt+0x4570>
  403c44:	adrp	x20, 407000 <ferror@plt+0x4570>
  403c48:	add	x9, x9, #0xf5d
  403c4c:	add	x10, x10, #0xf5c
  403c50:	cmp	w8, #0x0
  403c54:	add	x20, x20, #0xf21
  403c58:	csel	x1, x10, x9, ne  // ne = any
  403c5c:	mov	x0, x20
  403c60:	mov	x2, xzr
  403c64:	bl	402400 <execl@plt>
  403c68:	adrp	x1, 407000 <ferror@plt+0x4570>
  403c6c:	add	x1, x1, #0xf47
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	mov	x0, xzr
  403c78:	bl	402950 <dcgettext@plt>
  403c7c:	mov	x1, x20
  403c80:	bl	402790 <warn@plt>
  403c84:	add	x20, x22, #0x8
  403c88:	mov	w21, #0x1                   	// #1
  403c8c:	mov	x0, x20
  403c90:	str	x21, [sp, #4320]
  403c94:	bl	4025e0 <sigemptyset@plt>
  403c98:	adrp	x2, 419000 <ferror@plt+0x16570>
  403c9c:	add	x1, sp, #0x1, lsl #12
  403ca0:	add	x2, x2, #0x3f8
  403ca4:	add	x1, x1, #0xe0
  403ca8:	mov	w0, #0x3                   	// #3
  403cac:	str	wzr, [sp, #4456]
  403cb0:	bl	4026e0 <sigaction@plt>
  403cb4:	mov	x0, x20
  403cb8:	str	x21, [sp, #4320]
  403cbc:	bl	4025e0 <sigemptyset@plt>
  403cc0:	adrp	x2, 419000 <ferror@plt+0x16570>
  403cc4:	add	x1, sp, #0x1, lsl #12
  403cc8:	add	x2, x2, #0x490
  403ccc:	add	x1, x1, #0xe0
  403cd0:	mov	w0, #0x14                  	// #20
  403cd4:	str	wzr, [sp, #4456]
  403cd8:	bl	4026e0 <sigaction@plt>
  403cdc:	mov	x0, x20
  403ce0:	str	x21, [sp, #4320]
  403ce4:	bl	4025e0 <sigemptyset@plt>
  403ce8:	adrp	x2, 419000 <ferror@plt+0x16570>
  403cec:	add	x1, sp, #0x1, lsl #12
  403cf0:	add	x2, x2, #0x528
  403cf4:	add	x1, x1, #0xe0
  403cf8:	mov	w0, #0x2                   	// #2
  403cfc:	str	wzr, [sp, #4456]
  403d00:	bl	4026e0 <sigaction@plt>
  403d04:	adrp	x8, 419000 <ferror@plt+0x16570>
  403d08:	ldr	x20, [x8, #960]
  403d0c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403d10:	add	x1, x1, #0xaf0
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	mov	x0, xzr
  403d1c:	bl	402950 <dcgettext@plt>
  403d20:	mov	x1, x0
  403d24:	mov	x0, x20
  403d28:	bl	402a40 <fprintf@plt>
  403d2c:	adrp	x8, 419000 <ferror@plt+0x16570>
  403d30:	ldr	w8, [x8, #1784]
  403d34:	cbz	w8, 403d58 <ferror@plt+0x12c8>
  403d38:	mov	x0, x19
  403d3c:	bl	40444c <ferror@plt+0x19bc>
  403d40:	adrp	x1, 407000 <ferror@plt+0x4570>
  403d44:	add	x1, x1, #0xb1c
  403d48:	mov	w2, #0x5                   	// #5
  403d4c:	mov	x0, xzr
  403d50:	bl	402950 <dcgettext@plt>
  403d54:	bl	4028d0 <warnx@plt>
  403d58:	mov	w0, wzr
  403d5c:	bl	4023d0 <exit@plt>
  403d60:	adrp	x1, 407000 <ferror@plt+0x4570>
  403d64:	add	x1, x1, #0xf60
  403d68:	mov	w2, #0x5                   	// #5
  403d6c:	mov	x0, xzr
  403d70:	bl	402950 <dcgettext@plt>
  403d74:	adrp	x2, 407000 <ferror@plt+0x4570>
  403d78:	mov	x1, x0
  403d7c:	add	x2, x2, #0xf2d
  403d80:	mov	w0, #0x1                   	// #1
  403d84:	bl	402a50 <err@plt>
  403d88:	mov	w0, #0x1                   	// #1
  403d8c:	bl	4023d0 <exit@plt>
  403d90:	adrp	x1, 407000 <ferror@plt+0x4570>
  403d94:	add	x1, x1, #0xf60
  403d98:	mov	w2, #0x5                   	// #5
  403d9c:	mov	x0, xzr
  403da0:	bl	402950 <dcgettext@plt>
  403da4:	adrp	x2, 407000 <ferror@plt+0x4570>
  403da8:	mov	x1, x0
  403dac:	add	x2, x2, #0xf32
  403db0:	mov	w0, #0x1                   	// #1
  403db4:	bl	402a50 <err@plt>
  403db8:	mov	w19, wzr
  403dbc:	add	x0, sp, #0xe0
  403dc0:	bl	4025e0 <sigemptyset@plt>
  403dc4:	add	x0, sp, #0xe0
  403dc8:	mov	w1, #0x11                  	// #17
  403dcc:	bl	4029c0 <sigaddset@plt>
  403dd0:	cbz	w19, 403e84 <ferror@plt+0x13f4>
  403dd4:	add	x20, sp, #0xc8
  403dd8:	mov	w21, #0xffffffff            	// #-1
  403ddc:	b	403de4 <ferror@plt+0x1354>
  403de0:	cbz	w19, 403e84 <ferror@plt+0x13f4>
  403de4:	add	x2, sp, #0x30
  403de8:	mov	w3, #0x5                   	// #5
  403dec:	mov	w0, wzr
  403df0:	mov	w1, wzr
  403df4:	str	wzr, [sp, #64]
  403df8:	bl	402690 <waitid@plt>
  403dfc:	tbnz	w0, #31, 403e48 <ferror@plt+0x13b8>
  403e00:	cbnz	w0, 403e60 <ferror@plt+0x13d0>
  403e04:	ldr	w8, [sp, #64]
  403e08:	cmp	w8, #0x1
  403e0c:	b.lt	403e60 <ferror@plt+0x13d0>  // b.tstop
  403e10:	ldr	x9, [sp, #200]
  403e14:	b	403e1c <ferror@plt+0x138c>
  403e18:	ldr	x9, [x9]
  403e1c:	cmp	x9, x20
  403e20:	b.eq	403de0 <ferror@plt+0x1350>  // b.none
  403e24:	ldr	w10, [x9, #36]
  403e28:	tbnz	w10, #31, 403e18 <ferror@plt+0x1388>
  403e2c:	ldr	w10, [x9, #44]
  403e30:	tbnz	w10, #31, 403e18 <ferror@plt+0x1388>
  403e34:	cmp	w10, w8
  403e38:	b.ne	403e18 <ferror@plt+0x1388>  // b.any
  403e3c:	sub	w19, w19, #0x1
  403e40:	str	w21, [x9, #44]
  403e44:	b	403e18 <ferror@plt+0x1388>
  403e48:	bl	402a00 <__errno_location@plt>
  403e4c:	ldr	w8, [x0]
  403e50:	cmp	w8, #0x4
  403e54:	b.eq	403de0 <ferror@plt+0x1350>  // b.none
  403e58:	cmp	w8, #0xa
  403e5c:	b.eq	403e84 <ferror@plt+0x13f4>  // b.none
  403e60:	add	x0, sp, #0xe0
  403e64:	add	x2, sp, #0xb0
  403e68:	mov	x1, xzr
  403e6c:	bl	402460 <sigtimedwait@plt>
  403e70:	tbz	w0, #31, 403de0 <ferror@plt+0x1350>
  403e74:	bl	402a00 <__errno_location@plt>
  403e78:	ldr	w8, [x0]
  403e7c:	cmp	w8, #0xb
  403e80:	b.ne	403de0 <ferror@plt+0x1350>  // b.any
  403e84:	add	x8, sp, #0x1, lsl #12
  403e88:	add	x8, x8, #0xe0
  403e8c:	add	x0, x8, #0x8
  403e90:	str	xzr, [sp, #4320]
  403e94:	bl	4025e0 <sigemptyset@plt>
  403e98:	add	x1, sp, #0x1, lsl #12
  403e9c:	add	x1, x1, #0xe0
  403ea0:	mov	w0, #0x11                  	// #17
  403ea4:	mov	x2, xzr
  403ea8:	str	wzr, [sp, #4456]
  403eac:	bl	4026e0 <sigaction@plt>
  403eb0:	mov	w0, wzr
  403eb4:	add	sp, sp, #0x2, lsl #12
  403eb8:	add	sp, sp, #0x180
  403ebc:	ldp	x20, x19, [sp, #80]
  403ec0:	ldp	x22, x21, [sp, #64]
  403ec4:	ldp	x24, x23, [sp, #48]
  403ec8:	ldp	x26, x25, [sp, #32]
  403ecc:	ldp	x28, x27, [sp, #16]
  403ed0:	ldp	x29, x30, [sp], #96
  403ed4:	ret
  403ed8:	adrp	x1, 407000 <ferror@plt+0x4570>
  403edc:	add	x1, x1, #0xf60
  403ee0:	mov	w2, #0x5                   	// #5
  403ee4:	mov	x0, xzr
  403ee8:	bl	402950 <dcgettext@plt>
  403eec:	adrp	x2, 407000 <ferror@plt+0x4570>
  403ef0:	mov	x1, x0
  403ef4:	add	x2, x2, #0xf3a
  403ef8:	mov	w0, #0x1                   	// #1
  403efc:	bl	402a50 <err@plt>
  403f00:	adrp	x1, 407000 <ferror@plt+0x4570>
  403f04:	add	x1, x1, #0xf60
  403f08:	mov	w2, #0x5                   	// #5
  403f0c:	mov	x0, xzr
  403f10:	bl	402950 <dcgettext@plt>
  403f14:	adrp	x2, 407000 <ferror@plt+0x4570>
  403f18:	mov	x1, x0
  403f1c:	add	x2, x2, #0xf13
  403f20:	mov	w0, #0x1                   	// #1
  403f24:	bl	402a50 <err@plt>
  403f28:	adrp	x1, 407000 <ferror@plt+0x4570>
  403f2c:	add	x1, x1, #0xf60
  403f30:	mov	w2, #0x5                   	// #5
  403f34:	mov	x0, xzr
  403f38:	bl	402950 <dcgettext@plt>
  403f3c:	adrp	x2, 407000 <ferror@plt+0x4570>
  403f40:	mov	x1, x0
  403f44:	add	x2, x2, #0xf3f
  403f48:	mov	w0, #0x1                   	// #1
  403f4c:	bl	402a50 <err@plt>
  403f50:	adrp	x1, 407000 <ferror@plt+0x4570>
  403f54:	add	x1, x1, #0xa67
  403f58:	mov	w2, #0x5                   	// #5
  403f5c:	mov	x0, xzr
  403f60:	bl	402950 <dcgettext@plt>
  403f64:	adrp	x8, 419000 <ferror@plt+0x16570>
  403f68:	ldr	x1, [x8, #992]
  403f6c:	adrp	x2, 407000 <ferror@plt+0x4570>
  403f70:	add	x2, x2, #0xa73
  403f74:	bl	4029f0 <printf@plt>
  403f78:	mov	w0, wzr
  403f7c:	bl	4023d0 <exit@plt>
  403f80:	bl	403fe4 <ferror@plt+0x1554>
  403f84:	adrp	x1, 407000 <ferror@plt+0x4570>
  403f88:	add	x1, x1, #0xa85
  403f8c:	b	403fcc <ferror@plt+0x153c>
  403f90:	bl	402a00 <__errno_location@plt>
  403f94:	ldr	w8, [x0]
  403f98:	cbnz	w8, 403fa4 <ferror@plt+0x1514>
  403f9c:	mov	w8, #0x2                   	// #2
  403fa0:	str	w8, [x0]
  403fa4:	adrp	x1, 407000 <ferror@plt+0x4570>
  403fa8:	add	x1, x1, #0xab1
  403fac:	mov	w2, #0x5                   	// #5
  403fb0:	mov	x0, xzr
  403fb4:	bl	402950 <dcgettext@plt>
  403fb8:	mov	x1, x0
  403fbc:	mov	w0, #0x1                   	// #1
  403fc0:	bl	402a50 <err@plt>
  403fc4:	adrp	x1, 407000 <ferror@plt+0x4570>
  403fc8:	add	x1, x1, #0xb34
  403fcc:	mov	w2, #0x5                   	// #5
  403fd0:	mov	x0, xzr
  403fd4:	bl	402950 <dcgettext@plt>
  403fd8:	mov	x1, x0
  403fdc:	mov	w0, #0x1                   	// #1
  403fe0:	bl	4029b0 <errx@plt>
  403fe4:	stp	x29, x30, [sp, #-32]!
  403fe8:	adrp	x8, 419000 <ferror@plt+0x16570>
  403fec:	str	x19, [sp, #16]
  403ff0:	ldr	x19, [x8, #984]
  403ff4:	adrp	x1, 407000 <ferror@plt+0x4570>
  403ff8:	add	x1, x1, #0xb5a
  403ffc:	mov	w2, #0x5                   	// #5
  404000:	mov	x0, xzr
  404004:	mov	x29, sp
  404008:	bl	402950 <dcgettext@plt>
  40400c:	mov	x1, x19
  404010:	bl	4023c0 <fputs@plt>
  404014:	adrp	x1, 407000 <ferror@plt+0x4570>
  404018:	add	x1, x1, #0xb63
  40401c:	mov	w2, #0x5                   	// #5
  404020:	mov	x0, xzr
  404024:	bl	402950 <dcgettext@plt>
  404028:	adrp	x8, 419000 <ferror@plt+0x16570>
  40402c:	ldr	x2, [x8, #992]
  404030:	mov	x1, x0
  404034:	mov	x0, x19
  404038:	bl	402a40 <fprintf@plt>
  40403c:	mov	w0, #0xa                   	// #10
  404040:	mov	x1, x19
  404044:	bl	4024b0 <fputc@plt>
  404048:	adrp	x1, 407000 <ferror@plt+0x4570>
  40404c:	add	x1, x1, #0xb7f
  404050:	mov	w2, #0x5                   	// #5
  404054:	mov	x0, xzr
  404058:	bl	402950 <dcgettext@plt>
  40405c:	mov	x1, x19
  404060:	bl	4023c0 <fputs@plt>
  404064:	adrp	x1, 407000 <ferror@plt+0x4570>
  404068:	add	x1, x1, #0xb93
  40406c:	mov	w2, #0x5                   	// #5
  404070:	mov	x0, xzr
  404074:	bl	402950 <dcgettext@plt>
  404078:	mov	x1, x19
  40407c:	bl	4023c0 <fputs@plt>
  404080:	adrp	x1, 407000 <ferror@plt+0x4570>
  404084:	add	x1, x1, #0xb9e
  404088:	mov	w2, #0x5                   	// #5
  40408c:	mov	x0, xzr
  404090:	bl	402950 <dcgettext@plt>
  404094:	mov	x1, x19
  404098:	bl	4023c0 <fputs@plt>
  40409c:	mov	w0, #0xa                   	// #10
  4040a0:	mov	x1, x19
  4040a4:	bl	4024b0 <fputc@plt>
  4040a8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4040ac:	add	x1, x1, #0xc87
  4040b0:	mov	w2, #0x5                   	// #5
  4040b4:	mov	x0, xzr
  4040b8:	bl	402950 <dcgettext@plt>
  4040bc:	adrp	x1, 407000 <ferror@plt+0x4570>
  4040c0:	mov	x19, x0
  4040c4:	add	x1, x1, #0xca8
  4040c8:	mov	w2, #0x5                   	// #5
  4040cc:	mov	x0, xzr
  4040d0:	bl	402950 <dcgettext@plt>
  4040d4:	mov	x4, x0
  4040d8:	adrp	x0, 407000 <ferror@plt+0x4570>
  4040dc:	adrp	x1, 407000 <ferror@plt+0x4570>
  4040e0:	adrp	x3, 407000 <ferror@plt+0x4570>
  4040e4:	add	x0, x0, #0xc6a
  4040e8:	add	x1, x1, #0xc7b
  4040ec:	add	x3, x3, #0xc99
  4040f0:	mov	x2, x19
  4040f4:	bl	4029f0 <printf@plt>
  4040f8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4040fc:	add	x1, x1, #0xcb8
  404100:	mov	w2, #0x5                   	// #5
  404104:	mov	x0, xzr
  404108:	bl	402950 <dcgettext@plt>
  40410c:	adrp	x1, 407000 <ferror@plt+0x4570>
  404110:	add	x1, x1, #0xcd3
  404114:	bl	4029f0 <printf@plt>
  404118:	mov	w0, wzr
  40411c:	bl	4023d0 <exit@plt>
  404120:	sub	sp, sp, #0x80
  404124:	stp	x29, x30, [sp, #80]
  404128:	add	x29, sp, #0x50
  40412c:	stp	x22, x21, [sp, #96]
  404130:	stp	x20, x19, [sp, #112]
  404134:	stur	wzr, [x29, #-4]
  404138:	ldr	w19, [x0, #36]
  40413c:	mov	x21, x0
  404140:	add	x20, x0, #0x44
  404144:	mov	w0, #0x50                  	// #80
  404148:	bl	4073a8 <ferror@plt+0x4918>
  40414c:	cbz	w0, 4041a8 <ferror@plt+0x1718>
  404150:	mov	w0, #0x51                  	// #81
  404154:	bl	4073a8 <ferror@plt+0x4918>
  404158:	mov	w22, #0xffffffe2            	// #-30
  40415c:	movi	v0.2d, #0x0
  404160:	add	x2, sp, #0x10
  404164:	mov	w1, #0x5456                	// #21590
  404168:	mov	w0, w19
  40416c:	stur	q0, [sp, #60]
  404170:	stp	q0, q0, [sp, #32]
  404174:	str	q0, [sp, #16]
  404178:	bl	402a60 <ioctl@plt>
  40417c:	tbnz	w0, #31, 4041a8 <ferror@plt+0x1718>
  404180:	ldp	w8, w9, [sp, #16]
  404184:	ldp	w10, w11, [sp, #24]
  404188:	orr	w8, w8, w9
  40418c:	orr	w8, w8, w10
  404190:	orr	w8, w8, w11
  404194:	cbz	w8, 4041a8 <ferror@plt+0x1718>
  404198:	mov	w0, #0x1                   	// #1
  40419c:	bl	402650 <sleep@plt>
  4041a0:	adds	w22, w22, #0x1
  4041a4:	b.cc	40415c <ferror@plt+0x16cc>  // b.lo, b.ul, b.last
  4041a8:	movi	v0.2d, #0x0
  4041ac:	add	x2, sp, #0x10
  4041b0:	mov	w1, #0x5457                	// #21591
  4041b4:	mov	w0, w19
  4041b8:	stur	q0, [sp, #60]
  4041bc:	stp	q0, q0, [sp, #32]
  4041c0:	str	q0, [sp, #16]
  4041c4:	bl	402a60 <ioctl@plt>
  4041c8:	bl	402a00 <__errno_location@plt>
  4041cc:	mov	x22, x0
  4041d0:	str	wzr, [x0]
  4041d4:	mov	w0, w19
  4041d8:	mov	x1, x20
  4041dc:	bl	402520 <tcgetattr@plt>
  4041e0:	tbnz	w0, #31, 4042b8 <ferror@plt+0x1828>
  4041e4:	sub	x2, x29, #0x4
  4041e8:	mov	w1, #0x4b44                	// #19268
  4041ec:	mov	w0, w19
  4041f0:	bl	402a60 <ioctl@plt>
  4041f4:	tbnz	w0, #31, 4042e0 <ferror@plt+0x1850>
  4041f8:	ldur	w22, [x29, #-4]
  4041fc:	adrp	x8, 407000 <ferror@plt+0x4570>
  404200:	adrp	x9, 407000 <ferror@plt+0x4570>
  404204:	add	x8, x8, #0xd7c
  404208:	add	x9, x9, #0xd82
  40420c:	cmp	w22, #0x3
  404210:	csel	x1, x9, x8, eq  // eq = none
  404214:	mov	w0, wzr
  404218:	bl	402a70 <setlocale@plt>
  40421c:	adrp	x9, 407000 <ferror@plt+0x4570>
  404220:	ldur	q0, [x21, #68]
  404224:	ldr	q2, [x9, #2224]
  404228:	mov	w8, #0x2d22                	// #11554
  40422c:	dup	v1.4s, w8
  404230:	adrp	x9, 407000 <ferror@plt+0x4570>
  404234:	orr	v1.16b, v0.16b, v1.16b
  404238:	and	v0.16b, v0.16b, v2.16b
  40423c:	ldr	q2, [x9, #2240]
  404240:	mov	w9, #0x1                   	// #1
  404244:	strb	w9, [x21, #91]
  404248:	mov	w9, #0x1c03                	// #7171
  40424c:	movk	w9, #0x157f, lsl #16
  404250:	stur	w9, [x21, #85]
  404254:	mov	w9, #0x4                   	// #4
  404258:	sturh	w9, [x21, #89]
  40425c:	mov	x9, #0x1100                	// #4352
  404260:	movk	x9, #0x1a13, lsl #16
  404264:	mov	w8, #0xffffe51e            	// #-6882
  404268:	movk	x9, #0x1200, lsl #32
  40426c:	dup	v3.4s, w8
  404270:	movk	x9, #0x170f, lsl #48
  404274:	mov	v0.s[0], v1.s[0]
  404278:	mov	w8, #0xffffa51e            	// #-23266
  40427c:	stur	x9, [x21, #92]
  404280:	fmov	w9, s1
  404284:	and	v1.16b, v0.16b, v3.16b
  404288:	and	w8, w9, w8
  40428c:	fmov	w9, s1
  404290:	cmp	w22, #0x3
  404294:	orr	v0.16b, v0.16b, v2.16b
  404298:	orr	w9, w9, #0x4000
  40429c:	mov	v0.s[0], v1.s[0]
  4042a0:	csel	w8, w9, w8, eq  // eq = none
  4042a4:	mov	w9, #0x16                  	// #22
  4042a8:	stur	q0, [x21, #68]
  4042ac:	str	w8, [x21, #68]
  4042b0:	strh	w9, [x21, #100]
  4042b4:	b	4043d0 <ferror@plt+0x1940>
  4042b8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4042bc:	add	x1, x1, #0xd6b
  4042c0:	mov	w2, #0x5                   	// #5
  4042c4:	mov	x0, xzr
  4042c8:	bl	402950 <dcgettext@plt>
  4042cc:	bl	402790 <warn@plt>
  4042d0:	ldr	w8, [x21, #32]
  4042d4:	orr	w8, w8, #0x2
  4042d8:	str	w8, [x21, #32]
  4042dc:	b	404424 <ferror@plt+0x1994>
  4042e0:	str	wzr, [x22]
  4042e4:	ldr	w8, [x21, #32]
  4042e8:	mov	w1, #0x2                   	// #2
  4042ec:	mov	w0, w19
  4042f0:	orr	w8, w8, #0x1
  4042f4:	str	w8, [x21, #32]
  4042f8:	bl	402360 <tcflush@plt>
  4042fc:	mov	x0, x20
  404300:	bl	402920 <cfgetispeed@plt>
  404304:	mov	w22, w0
  404308:	mov	x0, x20
  40430c:	bl	402430 <cfgetospeed@plt>
  404310:	ldp	w10, w9, [x21, #72]
  404314:	cmp	w22, #0x0
  404318:	mov	w8, #0xd                   	// #13
  40431c:	csel	w1, w8, w22, eq  // eq = none
  404320:	cmp	w0, #0x0
  404324:	csel	w22, w8, w0, eq  // eq = none
  404328:	mov	w8, #0x5                   	// #5
  40432c:	and	w8, w10, w8
  404330:	mov	w10, #0x4b0                 	// #1200
  404334:	and	w9, w9, #0x800
  404338:	orr	w9, w9, w10
  40433c:	mov	x0, x20
  404340:	stp	wzr, w8, [x21, #68]
  404344:	stp	w9, wzr, [x21, #76]
  404348:	bl	402980 <cfsetispeed@plt>
  40434c:	mov	x0, x20
  404350:	mov	w1, w22
  404354:	bl	402500 <cfsetospeed@plt>
  404358:	mov	w8, #0x100                 	// #256
  40435c:	add	x2, sp, #0x8
  404360:	mov	w1, #0x5413                	// #21523
  404364:	mov	w0, w19
  404368:	strb	wzr, [x21, #84]
  40436c:	strh	w8, [x21, #90]
  404370:	bl	402a60 <ioctl@plt>
  404374:	cbnz	w0, 4043c0 <ferror@plt+0x1930>
  404378:	ldrh	w8, [sp, #8]
  40437c:	cbz	w8, 404394 <ferror@plt+0x1904>
  404380:	mov	w8, wzr
  404384:	ldrh	w9, [sp, #10]
  404388:	cbz	w9, 4043a8 <ferror@plt+0x1918>
  40438c:	cbnz	w8, 4043b0 <ferror@plt+0x1920>
  404390:	b	4043c0 <ferror@plt+0x1930>
  404394:	mov	w8, #0x18                  	// #24
  404398:	strh	w8, [sp, #8]
  40439c:	mov	w8, #0x1                   	// #1
  4043a0:	ldrh	w9, [sp, #10]
  4043a4:	cbnz	w9, 40438c <ferror@plt+0x18fc>
  4043a8:	mov	w8, #0x50                  	// #80
  4043ac:	strh	w8, [sp, #10]
  4043b0:	add	x2, sp, #0x8
  4043b4:	mov	w1, #0x5414                	// #21524
  4043b8:	mov	w0, w19
  4043bc:	bl	402a60 <ioctl@plt>
  4043c0:	adrp	x1, 407000 <ferror@plt+0x4570>
  4043c4:	add	x1, x1, #0xd7c
  4043c8:	mov	w0, wzr
  4043cc:	bl	402a70 <setlocale@plt>
  4043d0:	mov	w0, w19
  4043d4:	mov	w1, wzr
  4043d8:	mov	x2, x20
  4043dc:	bl	402900 <tcsetattr@plt>
  4043e0:	cbz	w0, 4043fc <ferror@plt+0x196c>
  4043e4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4043e8:	add	x1, x1, #0xd8a
  4043ec:	mov	w2, #0x5                   	// #5
  4043f0:	mov	x0, xzr
  4043f4:	bl	402950 <dcgettext@plt>
  4043f8:	bl	402790 <warn@plt>
  4043fc:	mov	w1, #0x3                   	// #3
  404400:	mov	w0, w19
  404404:	mov	w2, wzr
  404408:	bl	402870 <fcntl@plt>
  40440c:	cmn	w0, #0x1
  404410:	b.eq	404424 <ferror@plt+0x1994>  // b.none
  404414:	and	w2, w0, #0xfffff7ff
  404418:	mov	w1, #0x4                   	// #4
  40441c:	mov	w0, w19
  404420:	bl	402870 <fcntl@plt>
  404424:	ldp	x20, x19, [sp, #112]
  404428:	ldp	x22, x21, [sp, #96]
  40442c:	ldp	x29, x30, [sp, #80]
  404430:	add	sp, sp, #0x80
  404434:	ret
  404438:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  40443c:	ldr	w9, [x8, #1840]
  404440:	add	w9, w9, #0x1
  404444:	str	w9, [x8, #1840]
  404448:	ret
  40444c:	stp	x29, x30, [sp, #-32]!
  404450:	stp	x20, x19, [sp, #16]
  404454:	ldr	w8, [x0, #32]
  404458:	mov	x29, sp
  40445c:	tbnz	w8, #0, 404474 <ferror@plt+0x19e4>
  404460:	adrp	x0, 407000 <ferror@plt+0x4570>
  404464:	adrp	x1, 407000 <ferror@plt+0x4570>
  404468:	add	x0, x0, #0xf8a
  40446c:	add	x1, x1, #0xa2f
  404470:	b	404550 <ferror@plt+0x1ac0>
  404474:	tbnz	w8, #1, 404540 <ferror@plt+0x1ab0>
  404478:	ldr	w20, [x0, #36]
  40447c:	mov	x19, x0
  404480:	adrp	x0, 407000 <ferror@plt+0x4570>
  404484:	adrp	x1, 407000 <ferror@plt+0x4570>
  404488:	add	x0, x0, #0xf8a
  40448c:	add	x1, x1, #0xf94
  404490:	mov	w2, #0x1                   	// #1
  404494:	bl	402470 <setenv@plt>
  404498:	cbnz	w0, 4045c4 <ferror@plt+0x1b34>
  40449c:	ldr	w9, [x19, #80]
  4044a0:	mov	w10, #0x1c03                	// #7171
  4044a4:	sturh	w10, [x19, #85]
  4044a8:	mov	w10, #0x1100                	// #4352
  4044ac:	adrp	x8, 407000 <ferror@plt+0x4570>
  4044b0:	movk	w10, #0x1a13, lsl #16
  4044b4:	ldr	d0, [x8, #2552]
  4044b8:	mov	w8, #0x4                   	// #4
  4044bc:	str	w10, [x19, #92]
  4044c0:	mov	w10, #0x83b                 	// #2107
  4044c4:	strb	w8, [x19, #89]
  4044c8:	orr	w9, w9, w10
  4044cc:	ldp	w8, w10, [x19, #48]
  4044d0:	ldur	d1, [x19, #68]
  4044d4:	add	x2, x19, #0x44
  4044d8:	str	w9, [x19, #80]
  4044dc:	strb	w8, [x19, #87]
  4044e0:	ldr	w8, [x19, #56]
  4044e4:	orr	v0.8b, v1.8b, v0.8b
  4044e8:	strb	w10, [x19, #88]
  4044ec:	stur	d0, [x19, #68]
  4044f0:	cmp	w8, #0xd
  4044f4:	strb	wzr, [x19, #96]
  4044f8:	b.ne	404518 <ferror@plt+0x1a88>  // b.any
  4044fc:	adrp	x8, 407000 <ferror@plt+0x4570>
  404500:	ldr	d1, [x8, #2560]
  404504:	adrp	x8, 407000 <ferror@plt+0x4570>
  404508:	ldr	d2, [x8, #2568]
  40450c:	and	v0.8b, v0.8b, v1.8b
  404510:	orr	v0.8b, v0.8b, v2.8b
  404514:	str	d0, [x2]
  404518:	ldr	w9, [x19, #60]
  40451c:	fmov	w8, s0
  404520:	cmp	w9, #0x1
  404524:	b.eq	404570 <ferror@plt+0x1ae0>  // b.none
  404528:	cmp	w9, #0x2
  40452c:	b.eq	404568 <ferror@plt+0x1ad8>  // b.none
  404530:	cmp	w9, #0x3
  404534:	b.ne	40459c <ferror@plt+0x1b0c>  // b.any
  404538:	ldr	w9, [x19, #76]
  40453c:	b	40458c <ferror@plt+0x1afc>
  404540:	adrp	x0, 407000 <ferror@plt+0x4570>
  404544:	adrp	x1, 407000 <ferror@plt+0x4570>
  404548:	add	x0, x0, #0xf8a
  40454c:	add	x1, x1, #0xf8f
  404550:	mov	w2, #0x1                   	// #1
  404554:	bl	402470 <setenv@plt>
  404558:	cbnz	w0, 4045c4 <ferror@plt+0x1b34>
  40455c:	ldp	x20, x19, [sp, #16]
  404560:	ldp	x29, x30, [sp], #32
  404564:	ret
  404568:	ldr	w9, [x19, #76]
  40456c:	b	40457c <ferror@plt+0x1aec>
  404570:	ldr	w9, [x19, #76]
  404574:	orr	w9, w9, #0x200
  404578:	str	w9, [x19, #76]
  40457c:	orr	w9, w9, #0x100
  404580:	orr	w8, w8, #0x30
  404584:	str	w9, [x19, #76]
  404588:	str	w8, [x19, #68]
  40458c:	and	w8, w9, #0xffffffcf
  404590:	orr	w8, w8, #0x20
  404594:	str	w8, [x19, #76]
  404598:	b	4045b0 <ferror@plt+0x1b20>
  40459c:	ldr	w9, [x19, #76]
  4045a0:	and	w8, w8, #0xffffffcf
  4045a4:	str	w8, [x19, #68]
  4045a8:	and	w9, w9, #0xfffffcff
  4045ac:	str	w9, [x19, #76]
  4045b0:	mov	w0, w20
  4045b4:	ldp	x20, x19, [sp, #16]
  4045b8:	mov	w1, wzr
  4045bc:	ldp	x29, x30, [sp], #32
  4045c0:	b	402900 <tcsetattr@plt>
  4045c4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4045c8:	add	x1, x1, #0xf60
  4045cc:	mov	w2, #0x5                   	// #5
  4045d0:	mov	x0, xzr
  4045d4:	bl	402950 <dcgettext@plt>
  4045d8:	adrp	x2, 407000 <ferror@plt+0x4570>
  4045dc:	mov	x1, x0
  4045e0:	add	x2, x2, #0xf8a
  4045e4:	mov	w0, #0x1                   	// #1
  4045e8:	bl	402a50 <err@plt>
  4045ec:	stp	x29, x30, [sp, #-32]!
  4045f0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4045f4:	stp	x20, x19, [sp, #16]
  4045f8:	ldr	x20, [x8, #984]
  4045fc:	mov	x29, sp
  404600:	bl	402a00 <__errno_location@plt>
  404604:	mov	x19, x0
  404608:	str	wzr, [x0]
  40460c:	mov	x0, x20
  404610:	bl	402a90 <ferror@plt>
  404614:	cbnz	w0, 4046b4 <ferror@plt+0x1c24>
  404618:	mov	x0, x20
  40461c:	bl	402890 <fflush@plt>
  404620:	cbz	w0, 404674 <ferror@plt+0x1be4>
  404624:	ldr	w20, [x19]
  404628:	cmp	w20, #0x9
  40462c:	b.eq	404638 <ferror@plt+0x1ba8>  // b.none
  404630:	cmp	w20, #0x20
  404634:	b.ne	4046cc <ferror@plt+0x1c3c>  // b.any
  404638:	adrp	x8, 419000 <ferror@plt+0x16570>
  40463c:	ldr	x20, [x8, #960]
  404640:	str	wzr, [x19]
  404644:	mov	x0, x20
  404648:	bl	402a90 <ferror@plt>
  40464c:	cbnz	w0, 4046f4 <ferror@plt+0x1c64>
  404650:	mov	x0, x20
  404654:	bl	402890 <fflush@plt>
  404658:	cbz	w0, 404694 <ferror@plt+0x1c04>
  40465c:	ldr	w8, [x19]
  404660:	cmp	w8, #0x9
  404664:	b.ne	4046f4 <ferror@plt+0x1c64>  // b.any
  404668:	ldp	x20, x19, [sp, #16]
  40466c:	ldp	x29, x30, [sp], #32
  404670:	ret
  404674:	mov	x0, x20
  404678:	bl	402530 <fileno@plt>
  40467c:	tbnz	w0, #31, 404624 <ferror@plt+0x1b94>
  404680:	bl	4023e0 <dup@plt>
  404684:	tbnz	w0, #31, 404624 <ferror@plt+0x1b94>
  404688:	bl	4026d0 <close@plt>
  40468c:	cbnz	w0, 404624 <ferror@plt+0x1b94>
  404690:	b	404638 <ferror@plt+0x1ba8>
  404694:	mov	x0, x20
  404698:	bl	402530 <fileno@plt>
  40469c:	tbnz	w0, #31, 40465c <ferror@plt+0x1bcc>
  4046a0:	bl	4023e0 <dup@plt>
  4046a4:	tbnz	w0, #31, 40465c <ferror@plt+0x1bcc>
  4046a8:	bl	4026d0 <close@plt>
  4046ac:	cbnz	w0, 40465c <ferror@plt+0x1bcc>
  4046b0:	b	404668 <ferror@plt+0x1bd8>
  4046b4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4046b8:	add	x1, x1, #0xb4e
  4046bc:	mov	w2, #0x5                   	// #5
  4046c0:	mov	x0, xzr
  4046c4:	bl	402950 <dcgettext@plt>
  4046c8:	b	4046e4 <ferror@plt+0x1c54>
  4046cc:	adrp	x1, 407000 <ferror@plt+0x4570>
  4046d0:	add	x1, x1, #0xb4e
  4046d4:	mov	w2, #0x5                   	// #5
  4046d8:	mov	x0, xzr
  4046dc:	bl	402950 <dcgettext@plt>
  4046e0:	cbnz	w20, 4046f0 <ferror@plt+0x1c60>
  4046e4:	bl	4028d0 <warnx@plt>
  4046e8:	mov	w0, #0x1                   	// #1
  4046ec:	bl	402370 <_exit@plt>
  4046f0:	bl	402790 <warn@plt>
  4046f4:	mov	w0, #0x1                   	// #1
  4046f8:	bl	402370 <_exit@plt>
  4046fc:	sub	sp, sp, #0x30
  404700:	stp	x29, x30, [sp, #16]
  404704:	stp	x20, x19, [sp, #32]
  404708:	ldrb	w20, [x0]
  40470c:	add	x29, sp, #0x10
  404710:	cbz	w20, 40486c <ferror@plt+0x1ddc>
  404714:	mov	x19, x0
  404718:	cmp	w20, #0x24
  40471c:	b.ne	404800 <ferror@plt+0x1d70>  // b.any
  404720:	add	x8, x19, #0x1
  404724:	ldrb	w9, [x8], #1
  404728:	cmp	w9, #0x24
  40472c:	b.eq	404734 <ferror@plt+0x1ca4>  // b.none
  404730:	cbnz	w9, 404724 <ferror@plt+0x1c94>
  404734:	cmp	w9, #0x24
  404738:	b.ne	404864 <ferror@plt+0x1dd4>  // b.any
  40473c:	sub	x2, x8, x19
  404740:	sub	x9, x2, #0x3
  404744:	cmp	x9, #0x1
  404748:	b.hi	404864 <ferror@plt+0x1dd4>  // b.pmore
  40474c:	add	x0, sp, #0x8
  404750:	mov	x1, x19
  404754:	add	x20, x8, #0x1
  404758:	strb	wzr, [sp, #12]
  40475c:	str	wzr, [sp, #8]
  404760:	bl	4029a0 <strncpy@plt>
  404764:	ldurb	w8, [x20, #-1]
  404768:	cbz	w8, 404780 <ferror@plt+0x1cf0>
  40476c:	cmp	w8, #0x24
  404770:	b.eq	404780 <ferror@plt+0x1cf0>  // b.none
  404774:	add	x20, x20, #0x1
  404778:	ldurb	w8, [x20, #-1]
  40477c:	cbnz	w8, 40476c <ferror@plt+0x1cdc>
  404780:	cmp	w8, #0x24
  404784:	b.ne	404864 <ferror@plt+0x1dd4>  // b.any
  404788:	sub	x8, x20, x19
  40478c:	cmp	x8, #0x10
  404790:	b.gt	404864 <ferror@plt+0x1dd4>
  404794:	mov	w19, #0x3124                	// #12580
  404798:	mov	x0, x20
  40479c:	movk	w19, #0x24, lsl #16
  4047a0:	bl	4023a0 <strlen@plt>
  4047a4:	ldr	w8, [sp, #8]
  4047a8:	cmp	w8, w19
  4047ac:	b.ne	4047bc <ferror@plt+0x1d2c>  // b.any
  4047b0:	sub	x8, x0, #0x16
  4047b4:	cmp	x8, #0x2
  4047b8:	b.hi	404864 <ferror@plt+0x1dd4>  // b.pmore
  4047bc:	ldr	w8, [sp, #8]
  4047c0:	add	w9, w19, #0x400
  4047c4:	sub	x10, x0, #0x2a
  4047c8:	cmp	w8, w9
  4047cc:	cset	w8, ne  // ne = any
  4047d0:	cmp	x10, #0x3
  4047d4:	b.cc	4047dc <ferror@plt+0x1d4c>  // b.lo, b.ul, b.last
  4047d8:	cbz	w8, 404864 <ferror@plt+0x1dd4>
  4047dc:	ldr	w8, [sp, #8]
  4047e0:	add	w9, w19, #0x500
  4047e4:	sub	x10, x0, #0x55
  4047e8:	cmp	w8, w9
  4047ec:	cset	w8, ne  // ne = any
  4047f0:	cmp	x10, #0x3
  4047f4:	cset	w9, cc  // cc = lo, ul, last
  4047f8:	orr	w0, w9, w8
  4047fc:	b	404870 <ferror@plt+0x1de0>
  404800:	mov	x0, x19
  404804:	bl	4023a0 <strlen@plt>
  404808:	cmp	x0, #0xd
  40480c:	b.ne	404864 <ferror@plt+0x1dd4>  // b.any
  404810:	cbz	w20, 40486c <ferror@plt+0x1ddc>
  404814:	add	x8, x19, #0x1
  404818:	b	404824 <ferror@plt+0x1d94>
  40481c:	ldrb	w20, [x8], #1
  404820:	cbz	w20, 40486c <ferror@plt+0x1ddc>
  404824:	sub	w9, w20, #0x30
  404828:	and	w9, w9, #0xff
  40482c:	cmp	w9, #0xa
  404830:	b.cc	40481c <ferror@plt+0x1d8c>  // b.lo, b.ul, b.last
  404834:	sub	w9, w20, #0x61
  404838:	and	w9, w9, #0xff
  40483c:	cmp	w9, #0x1a
  404840:	b.cc	40481c <ferror@plt+0x1d8c>  // b.lo, b.ul, b.last
  404844:	sub	w9, w20, #0x41
  404848:	and	w9, w9, #0xff
  40484c:	cmp	w9, #0x1a
  404850:	b.cc	40481c <ferror@plt+0x1d8c>  // b.lo, b.ul, b.last
  404854:	and	w9, w20, #0xfffffffe
  404858:	and	w9, w9, #0xff
  40485c:	cmp	w9, #0x2e
  404860:	b.eq	40481c <ferror@plt+0x1d8c>  // b.none
  404864:	mov	w0, wzr
  404868:	b	404870 <ferror@plt+0x1de0>
  40486c:	mov	w0, #0x1                   	// #1
  404870:	ldp	x20, x19, [sp, #32]
  404874:	ldp	x29, x30, [sp, #16]
  404878:	add	sp, sp, #0x30
  40487c:	ret
  404880:	adrp	x8, 419000 <ferror@plt+0x16570>
  404884:	ldr	w9, [x8, #1784]
  404888:	add	w9, w9, #0x1
  40488c:	str	w9, [x8, #1784]
  404890:	ret
  404894:	ret
  404898:	ret
  40489c:	sub	sp, sp, #0x100
  4048a0:	stp	x22, x21, [sp, #224]
  4048a4:	mov	x22, x0
  4048a8:	adrp	x0, 407000 <ferror@plt+0x4570>
  4048ac:	add	x0, x0, #0xfb0
  4048b0:	stp	x29, x30, [sp, #160]
  4048b4:	stp	x28, x27, [sp, #176]
  4048b8:	stp	x26, x25, [sp, #192]
  4048bc:	stp	x24, x23, [sp, #208]
  4048c0:	stp	x20, x19, [sp, #240]
  4048c4:	add	x29, sp, #0xa0
  4048c8:	mov	x21, x2
  4048cc:	mov	w20, w1
  4048d0:	bl	402a10 <getenv@plt>
  4048d4:	cmp	x0, #0x0
  4048d8:	cset	w8, ne  // ne = any
  4048dc:	adrp	x19, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4048e0:	str	w8, [x19, #1984]
  4048e4:	cbz	x22, 404974 <ferror@plt+0x1ee4>
  4048e8:	ldrb	w8, [x22]
  4048ec:	cbz	w8, 404974 <ferror@plt+0x1ee4>
  4048f0:	mov	w1, #0x902                 	// #2306
  4048f4:	movk	w1, #0x8, lsl #16
  4048f8:	mov	x0, x22
  4048fc:	bl	402590 <open@plt>
  404900:	mov	w23, w0
  404904:	mov	w28, #0x1                   	// #1
  404908:	ldr	w8, [x19, #1984]
  40490c:	cbnz	w8, 404990 <ferror@plt+0x1f00>
  404910:	tbnz	w23, #31, 404b60 <ferror@plt+0x20d0>
  404914:	ldr	w8, [x19, #1984]
  404918:	cbnz	w8, 404ee8 <ferror@plt+0x2458>
  40491c:	add	x2, sp, #0x10
  404920:	mov	w0, wzr
  404924:	mov	w1, w23
  404928:	bl	402930 <__fxstat@plt>
  40492c:	tbnz	w0, #31, 404a9c <ferror@plt+0x200c>
  404930:	ldr	x24, [sp, #48]
  404934:	cbz	w28, 404958 <ferror@plt+0x1ec8>
  404938:	add	x2, sp, #0x10
  40493c:	mov	w0, wzr
  404940:	mov	w1, w20
  404944:	bl	402930 <__fxstat@plt>
  404948:	tbnz	w0, #31, 4049dc <ferror@plt+0x1f4c>
  40494c:	ldr	x8, [sp, #48]
  404950:	cmp	x24, x8
  404954:	b.ne	4049dc <ferror@plt+0x1f4c>  // b.any
  404958:	cmp	x24, #0x500
  40495c:	b.gt	4049f0 <ferror@plt+0x1f60>
  404960:	cmp	x24, #0x400
  404964:	b.eq	404a14 <ferror@plt+0x1f84>  // b.none
  404968:	cmp	x24, #0x500
  40496c:	b.eq	404a00 <ferror@plt+0x1f70>  // b.none
  404970:	b	404a28 <ferror@plt+0x1f98>
  404974:	tbnz	w20, #31, 4049c8 <ferror@plt+0x1f38>
  404978:	mov	w0, w20
  40497c:	bl	4023e0 <dup@plt>
  404980:	mov	w23, w0
  404984:	mov	w28, wzr
  404988:	ldr	w8, [x19, #1984]
  40498c:	cbz	w8, 404910 <ferror@plt+0x1e80>
  404990:	adrp	x8, 419000 <ferror@plt+0x16570>
  404994:	ldr	x3, [x8, #960]
  404998:	adrp	x0, 407000 <ferror@plt+0x4570>
  40499c:	add	x0, x0, #0xfbf
  4049a0:	mov	w1, #0x10                  	// #16
  4049a4:	mov	w2, #0x1                   	// #1
  4049a8:	bl	402860 <fwrite@plt>
  4049ac:	adrp	x0, 407000 <ferror@plt+0x4570>
  4049b0:	add	x0, x0, #0xfd0
  4049b4:	mov	x1, x22
  4049b8:	mov	w2, w20
  4049bc:	bl	405314 <ferror@plt+0x2884>
  4049c0:	tbz	w23, #31, 404914 <ferror@plt+0x1e84>
  4049c4:	b	404b60 <ferror@plt+0x20d0>
  4049c8:	mov	w28, wzr
  4049cc:	mov	w23, #0xffffffff            	// #-1
  4049d0:	ldr	w8, [x19, #1984]
  4049d4:	cbz	w8, 404910 <ferror@plt+0x1e80>
  4049d8:	b	404990 <ferror@plt+0x1f00>
  4049dc:	mov	w0, w23
  4049e0:	mov	w1, w20
  4049e4:	bl	402990 <dup2@plt>
  4049e8:	cmp	x24, #0x500
  4049ec:	b.le	404960 <ferror@plt+0x1ed0>
  4049f0:	cmp	x24, #0x501
  4049f4:	b.eq	404b58 <ferror@plt+0x20c8>  // b.none
  4049f8:	cmp	x24, #0x502
  4049fc:	b.ne	404a28 <ferror@plt+0x1f98>  // b.any
  404a00:	mov	w0, w23
  404a04:	bl	4026d0 <close@plt>
  404a08:	adrp	x22, 408000 <ferror@plt+0x5570>
  404a0c:	add	x22, x22, #0x22
  404a10:	b	404aa4 <ferror@plt+0x2014>
  404a14:	sub	x2, x29, #0x10
  404a18:	mov	w1, #0x5603                	// #22019
  404a1c:	mov	w0, w23
  404a20:	bl	402a60 <ioctl@plt>
  404a24:	tbnz	w0, #31, 404a9c <ferror@plt+0x200c>
  404a28:	mov	w1, #0x5432                	// #21554
  404a2c:	sub	x2, x29, #0x4
  404a30:	movk	w1, #0x8004, lsl #16
  404a34:	mov	w0, w23
  404a38:	bl	402a60 <ioctl@plt>
  404a3c:	tbnz	w0, #31, 404a9c <ferror@plt+0x200c>
  404a40:	ldur	w24, [x29, #-4]
  404a44:	mov	w0, w23
  404a48:	bl	4026d0 <close@plt>
  404a4c:	adrp	x0, 408000 <ferror@plt+0x5570>
  404a50:	add	x0, x0, #0x13d
  404a54:	bl	402490 <opendir@plt>
  404a58:	cbz	x0, 404aa4 <ferror@plt+0x2014>
  404a5c:	mov	x1, x24
  404a60:	mov	x25, x0
  404a64:	bl	4053a4 <ferror@plt+0x2914>
  404a68:	mov	x23, x0
  404a6c:	mov	x0, x25
  404a70:	bl	4026c0 <closedir@plt>
  404a74:	cbz	x23, 405274 <ferror@plt+0x27e4>
  404a78:	mov	x0, x21
  404a7c:	mov	x1, x23
  404a80:	bl	405530 <ferror@plt+0x2aa0>
  404a84:	mov	w24, w0
  404a88:	mov	x0, x23
  404a8c:	bl	4027f0 <free@plt>
  404a90:	tbz	w24, #31, 405274 <ferror@plt+0x27e4>
  404a94:	mov	w28, w24
  404a98:	b	405288 <ferror@plt+0x27f8>
  404a9c:	mov	w0, w23
  404aa0:	bl	4026d0 <close@plt>
  404aa4:	tbnz	w20, #31, 404b18 <ferror@plt+0x2088>
  404aa8:	cbz	x22, 404ab4 <ferror@plt+0x2024>
  404aac:	ldrb	w8, [x22]
  404ab0:	cbnz	w8, 404ac0 <ferror@plt+0x2030>
  404ab4:	mov	w0, w20
  404ab8:	bl	402450 <ttyname@plt>
  404abc:	mov	x22, x0
  404ac0:	adrp	x8, 408000 <ferror@plt+0x5570>
  404ac4:	add	x8, x8, #0x22
  404ac8:	cmp	x22, #0x0
  404acc:	csel	x0, x8, x22, eq  // eq = none
  404ad0:	bl	4026b0 <strdup@plt>
  404ad4:	cbz	x0, 404b50 <ferror@plt+0x20c0>
  404ad8:	mov	x22, x0
  404adc:	mov	x0, x21
  404ae0:	mov	x1, x22
  404ae4:	bl	405530 <ferror@plt+0x2aa0>
  404ae8:	mov	w23, w0
  404aec:	mov	x0, x22
  404af0:	bl	4027f0 <free@plt>
  404af4:	tbnz	w23, #31, 40528c <ferror@plt+0x27fc>
  404af8:	ldr	x8, [x21]
  404afc:	cmp	x8, x21
  404b00:	b.eq	404e84 <ferror@plt+0x23f4>  // b.none
  404b04:	ldr	x8, [x21, #8]
  404b08:	cmp	x8, x21
  404b0c:	b.eq	404b18 <ferror@plt+0x2088>  // b.none
  404b10:	cbz	x8, 404b18 <ferror@plt+0x2088>
  404b14:	str	w20, [x8, #36]
  404b18:	ldr	w8, [x19, #1984]
  404b1c:	cbz	w8, 405288 <ferror@plt+0x27f8>
  404b20:	adrp	x8, 419000 <ferror@plt+0x16570>
  404b24:	ldr	x3, [x8, #960]
  404b28:	adrp	x0, 407000 <ferror@plt+0x4570>
  404b2c:	add	x0, x0, #0xfbf
  404b30:	mov	w1, #0x10                  	// #16
  404b34:	mov	w2, #0x1                   	// #1
  404b38:	bl	402860 <fwrite@plt>
  404b3c:	adrp	x0, 408000 <ferror@plt+0x5570>
  404b40:	add	x0, x0, #0x45
  404b44:	mov	w1, w28
  404b48:	bl	405314 <ferror@plt+0x2884>
  404b4c:	b	405288 <ferror@plt+0x27f8>
  404b50:	mov	w23, #0xfffffff4            	// #-12
  404b54:	b	40528c <ferror@plt+0x27fc>
  404b58:	mov	w0, w23
  404b5c:	bl	4026d0 <close@plt>
  404b60:	ldr	w8, [x19, #1984]
  404b64:	cbnz	w8, 404f14 <ferror@plt+0x2484>
  404b68:	adrp	x0, 408000 <ferror@plt+0x5570>
  404b6c:	adrp	x1, 408000 <ferror@plt+0x5570>
  404b70:	add	x0, x0, #0xb2
  404b74:	add	x1, x1, #0xc1
  404b78:	bl	402560 <fopen@plt>
  404b7c:	cbz	x0, 404c5c <ferror@plt+0x21cc>
  404b80:	mov	x24, x0
  404b84:	adrp	x0, 408000 <ferror@plt+0x5570>
  404b88:	add	x0, x0, #0x13d
  404b8c:	bl	402490 <opendir@plt>
  404b90:	cbz	x0, 404cb0 <ferror@plt+0x2220>
  404b94:	adrp	x1, 408000 <ferror@plt+0x5570>
  404b98:	mov	x25, x0
  404b9c:	add	x1, x1, #0xc4
  404ba0:	add	x2, sp, #0x10
  404ba4:	sub	x3, x29, #0x10
  404ba8:	sub	x4, x29, #0x4
  404bac:	mov	x0, x24
  404bb0:	bl	4025b0 <__isoc99_fscanf@plt>
  404bb4:	cmp	w0, #0x1
  404bb8:	b.lt	404c98 <ferror@plt+0x2208>  // b.tstop
  404bbc:	adrp	x26, 408000 <ferror@plt+0x5570>
  404bc0:	add	x26, x26, #0xc4
  404bc4:	b	404be8 <ferror@plt+0x2158>
  404bc8:	add	x2, sp, #0x10
  404bcc:	sub	x3, x29, #0x10
  404bd0:	sub	x4, x29, #0x4
  404bd4:	mov	x0, x24
  404bd8:	mov	x1, x26
  404bdc:	bl	4025b0 <__isoc99_fscanf@plt>
  404be0:	cmp	w0, #0x0
  404be4:	b.le	404c98 <ferror@plt+0x2208>
  404be8:	cmp	w0, #0x3
  404bec:	b.ne	404bc8 <ferror@plt+0x2138>  // b.any
  404bf0:	add	x0, sp, #0x10
  404bf4:	mov	w1, #0x45                  	// #69
  404bf8:	bl	402850 <strchr@plt>
  404bfc:	cbz	x0, 404bc8 <ferror@plt+0x2138>
  404c00:	ldur	w8, [x29, #-16]
  404c04:	ldur	w9, [x29, #-4]
  404c08:	mov	x0, x25
  404c0c:	lsl	w10, w8, #8
  404c10:	and	w8, w8, #0xfffff000
  404c14:	and	x1, x10, #0xfff00
  404c18:	lsr	x8, x8, #12
  404c1c:	and	x11, x9, #0xffffff00
  404c20:	bfi	x1, x8, #44, #20
  404c24:	bfxil	x1, x9, #0, #8
  404c28:	lsr	x8, x11, #8
  404c2c:	bfi	x1, x8, #20, #24
  404c30:	bl	4053a4 <ferror@plt+0x2914>
  404c34:	cbz	x0, 404bc8 <ferror@plt+0x2138>
  404c38:	mov	x27, x0
  404c3c:	mov	x0, x21
  404c40:	mov	x1, x27
  404c44:	bl	405530 <ferror@plt+0x2aa0>
  404c48:	mov	w23, w0
  404c4c:	mov	x0, x27
  404c50:	bl	4027f0 <free@plt>
  404c54:	tbz	w23, #31, 404bc8 <ferror@plt+0x2138>
  404c58:	b	404ca4 <ferror@plt+0x2214>
  404c5c:	mov	w23, #0x2                   	// #2
  404c60:	ldr	w8, [x19, #1984]
  404c64:	cbz	w8, 404cc4 <ferror@plt+0x2234>
  404c68:	adrp	x8, 419000 <ferror@plt+0x16570>
  404c6c:	ldr	x3, [x8, #960]
  404c70:	adrp	x0, 407000 <ferror@plt+0x4570>
  404c74:	add	x0, x0, #0xfbf
  404c78:	mov	w1, #0x10                  	// #16
  404c7c:	mov	w2, #0x1                   	// #1
  404c80:	bl	402860 <fwrite@plt>
  404c84:	adrp	x0, 408000 <ferror@plt+0x5570>
  404c88:	add	x0, x0, #0xdc
  404c8c:	mov	w1, w23
  404c90:	bl	405314 <ferror@plt+0x2884>
  404c94:	b	404cc4 <ferror@plt+0x2234>
  404c98:	ldr	x8, [x21]
  404c9c:	cmp	x8, x21
  404ca0:	cset	w23, eq  // eq = none
  404ca4:	mov	x0, x25
  404ca8:	bl	4026c0 <closedir@plt>
  404cac:	b	404cb4 <ferror@plt+0x2224>
  404cb0:	mov	w23, #0x1                   	// #1
  404cb4:	mov	x0, x24
  404cb8:	bl	402540 <fclose@plt>
  404cbc:	ldr	w8, [x19, #1984]
  404cc0:	cbnz	w8, 404c68 <ferror@plt+0x21d8>
  404cc4:	cbz	w23, 405288 <ferror@plt+0x27f8>
  404cc8:	tbnz	w23, #31, 40528c <ferror@plt+0x27fc>
  404ccc:	ldr	w8, [x19, #1984]
  404cd0:	cbnz	w8, 4050c0 <ferror@plt+0x2630>
  404cd4:	adrp	x1, 408000 <ferror@plt+0x5570>
  404cd8:	adrp	x2, 407000 <ferror@plt+0x4570>
  404cdc:	add	x1, x1, #0x108
  404ce0:	add	x2, x2, #0xabd
  404ce4:	add	x0, sp, #0x10
  404ce8:	bl	4024d0 <asprintf@plt>
  404cec:	tbnz	w0, #31, 404e04 <ferror@plt+0x2374>
  404cf0:	ldr	x0, [sp, #16]
  404cf4:	bl	405734 <ferror@plt+0x2ca4>
  404cf8:	ldr	x8, [sp, #16]
  404cfc:	mov	x24, x0
  404d00:	mov	x0, x8
  404d04:	bl	4027f0 <free@plt>
  404d08:	cbz	x24, 404e08 <ferror@plt+0x2378>
  404d0c:	adrp	x0, 408000 <ferror@plt+0x5570>
  404d10:	add	x0, x0, #0x13d
  404d14:	stur	x24, [x29, #-16]
  404d18:	bl	402490 <opendir@plt>
  404d1c:	cbz	x0, 404f40 <ferror@plt+0x24b0>
  404d20:	adrp	x1, 408000 <ferror@plt+0x5570>
  404d24:	mov	x25, x0
  404d28:	add	x1, x1, #0xf6
  404d2c:	sub	x0, x29, #0x10
  404d30:	str	w28, [sp, #8]
  404d34:	bl	402760 <strsep@plt>
  404d38:	cbz	x0, 404e8c <ferror@plt+0x23fc>
  404d3c:	adrp	x26, 408000 <ferror@plt+0x5570>
  404d40:	adrp	x27, 408000 <ferror@plt+0x5570>
  404d44:	mov	x23, x0
  404d48:	add	x26, x26, #0xf6
  404d4c:	add	x27, x27, #0x108
  404d50:	b	404d68 <ferror@plt+0x22d8>
  404d54:	sub	x0, x29, #0x10
  404d58:	mov	x1, x26
  404d5c:	bl	402760 <strsep@plt>
  404d60:	mov	x23, x0
  404d64:	cbz	x0, 404e8c <ferror@plt+0x23fc>
  404d68:	ldrb	w8, [x23]
  404d6c:	cbz	w8, 404d54 <ferror@plt+0x22c4>
  404d70:	mov	x0, x23
  404d74:	bl	405670 <ferror@plt+0x2be0>
  404d78:	mov	x28, x0
  404d7c:	cmp	x0, #0x400
  404d80:	b.ne	404dd0 <ferror@plt+0x2340>  // b.any
  404d84:	ldrb	w8, [x23]
  404d88:	cbz	w8, 404d54 <ferror@plt+0x22c4>
  404d8c:	add	x0, sp, #0x10
  404d90:	mov	x1, x27
  404d94:	mov	x2, x23
  404d98:	bl	4024d0 <asprintf@plt>
  404d9c:	tbnz	w0, #31, 404d54 <ferror@plt+0x22c4>
  404da0:	ldr	x0, [sp, #16]
  404da4:	bl	405734 <ferror@plt+0x2ca4>
  404da8:	ldr	x8, [sp, #16]
  404dac:	mov	x23, x0
  404db0:	mov	x0, x8
  404db4:	bl	4027f0 <free@plt>
  404db8:	cbz	x23, 404d54 <ferror@plt+0x22c4>
  404dbc:	mov	x0, x23
  404dc0:	bl	405670 <ferror@plt+0x2be0>
  404dc4:	mov	x28, x0
  404dc8:	mov	x0, x23
  404dcc:	bl	4027f0 <free@plt>
  404dd0:	mov	x0, x25
  404dd4:	mov	x1, x28
  404dd8:	bl	4053a4 <ferror@plt+0x2914>
  404ddc:	cbz	x0, 404d54 <ferror@plt+0x22c4>
  404de0:	mov	x28, x0
  404de4:	mov	x0, x21
  404de8:	mov	x1, x28
  404dec:	bl	405530 <ferror@plt+0x2aa0>
  404df0:	mov	w23, w0
  404df4:	mov	x0, x28
  404df8:	bl	4027f0 <free@plt>
  404dfc:	tbz	w23, #31, 404d54 <ferror@plt+0x22c4>
  404e00:	b	404e98 <ferror@plt+0x2408>
  404e04:	mov	x24, xzr
  404e08:	mov	w23, #0x2                   	// #2
  404e0c:	mov	x0, x24
  404e10:	bl	4027f0 <free@plt>
  404e14:	ldr	w8, [x19, #1984]
  404e18:	cbnz	w8, 404eb4 <ferror@plt+0x2424>
  404e1c:	cbz	w23, 405288 <ferror@plt+0x27f8>
  404e20:	tbnz	w23, #31, 40528c <ferror@plt+0x27fc>
  404e24:	ldr	w8, [x19, #1984]
  404e28:	cbnz	w8, 4050ec <ferror@plt+0x265c>
  404e2c:	adrp	x0, 408000 <ferror@plt+0x5570>
  404e30:	add	x0, x0, #0x158
  404e34:	bl	405734 <ferror@plt+0x2ca4>
  404e38:	mov	x24, x0
  404e3c:	cbz	x0, 404f48 <ferror@plt+0x24b8>
  404e40:	adrp	x0, 408000 <ferror@plt+0x5570>
  404e44:	add	x0, x0, #0x13d
  404e48:	str	x24, [sp, #16]
  404e4c:	bl	402490 <opendir@plt>
  404e50:	str	x0, [sp, #8]
  404e54:	cbz	x0, 404f50 <ferror@plt+0x24c0>
  404e58:	adrp	x1, 408000 <ferror@plt+0x5570>
  404e5c:	add	x1, x1, #0xf6
  404e60:	add	x0, sp, #0x10
  404e64:	bl	402760 <strsep@plt>
  404e68:	cbz	x0, 40506c <ferror@plt+0x25dc>
  404e6c:	adrp	x26, 408000 <ferror@plt+0x5570>
  404e70:	adrp	x27, 408000 <ferror@plt+0x5570>
  404e74:	mov	x23, x0
  404e78:	add	x26, x26, #0x166
  404e7c:	add	x27, x27, #0xf6
  404e80:	b	404f74 <ferror@plt+0x24e4>
  404e84:	mov	w23, #0x1                   	// #1
  404e88:	b	40528c <ferror@plt+0x27fc>
  404e8c:	ldr	x8, [x21]
  404e90:	cmp	x8, x21
  404e94:	cset	w23, eq  // eq = none
  404e98:	mov	x0, x24
  404e9c:	bl	4027f0 <free@plt>
  404ea0:	mov	x0, x25
  404ea4:	bl	4026c0 <closedir@plt>
  404ea8:	ldr	w28, [sp, #8]
  404eac:	ldr	w8, [x19, #1984]
  404eb0:	cbz	w8, 404e1c <ferror@plt+0x238c>
  404eb4:	adrp	x8, 419000 <ferror@plt+0x16570>
  404eb8:	ldr	x3, [x8, #960]
  404ebc:	adrp	x0, 407000 <ferror@plt+0x4570>
  404ec0:	add	x0, x0, #0xfbf
  404ec4:	mov	w1, #0x10                  	// #16
  404ec8:	mov	w2, #0x1                   	// #1
  404ecc:	bl	402860 <fwrite@plt>
  404ed0:	adrp	x0, 408000 <ferror@plt+0x5570>
  404ed4:	add	x0, x0, #0xfb
  404ed8:	mov	w1, w23
  404edc:	bl	405314 <ferror@plt+0x2884>
  404ee0:	cbnz	w23, 404e20 <ferror@plt+0x2390>
  404ee4:	b	405288 <ferror@plt+0x27f8>
  404ee8:	adrp	x8, 419000 <ferror@plt+0x16570>
  404eec:	ldr	x3, [x8, #960]
  404ef0:	adrp	x0, 407000 <ferror@plt+0x4570>
  404ef4:	add	x0, x0, #0xfbf
  404ef8:	mov	w1, #0x10                  	// #16
  404efc:	mov	w2, #0x1                   	// #1
  404f00:	bl	402860 <fwrite@plt>
  404f04:	adrp	x0, 407000 <ferror@plt+0x4570>
  404f08:	add	x0, x0, #0xffb
  404f0c:	bl	405314 <ferror@plt+0x2884>
  404f10:	b	40491c <ferror@plt+0x1e8c>
  404f14:	adrp	x8, 419000 <ferror@plt+0x16570>
  404f18:	ldr	x3, [x8, #960]
  404f1c:	adrp	x0, 407000 <ferror@plt+0x4570>
  404f20:	add	x0, x0, #0xfbf
  404f24:	mov	w1, #0x10                  	// #16
  404f28:	mov	w2, #0x1                   	// #1
  404f2c:	bl	402860 <fwrite@plt>
  404f30:	adrp	x0, 408000 <ferror@plt+0x5570>
  404f34:	add	x0, x0, #0xa5
  404f38:	bl	405314 <ferror@plt+0x2884>
  404f3c:	b	404b68 <ferror@plt+0x20d8>
  404f40:	mov	w23, #0x1                   	// #1
  404f44:	b	404e0c <ferror@plt+0x237c>
  404f48:	mov	w23, #0x2                   	// #2
  404f4c:	b	405080 <ferror@plt+0x25f0>
  404f50:	mov	w23, #0x1                   	// #1
  404f54:	b	405080 <ferror@plt+0x25f0>
  404f58:	mov	w0, w23
  404f5c:	bl	4026d0 <close@plt>
  404f60:	add	x0, sp, #0x10
  404f64:	mov	x1, x27
  404f68:	bl	402760 <strsep@plt>
  404f6c:	mov	x23, x0
  404f70:	cbz	x0, 40506c <ferror@plt+0x25dc>
  404f74:	ldrb	w8, [x23]
  404f78:	cmp	w8, #0x63
  404f7c:	b.ne	404f60 <ferror@plt+0x24d0>  // b.any
  404f80:	mov	w2, #0x8                   	// #8
  404f84:	mov	x0, x23
  404f88:	mov	x1, x26
  404f8c:	bl	4025f0 <strncmp@plt>
  404f90:	cbnz	w0, 404f60 <ferror@plt+0x24d0>
  404f94:	mov	w25, w28
  404f98:	add	x28, x23, #0x8
  404f9c:	adrp	x1, 408000 <ferror@plt+0x5570>
  404fa0:	mov	x0, x28
  404fa4:	add	x1, x1, #0x16f
  404fa8:	bl	402780 <strcmp@plt>
  404fac:	add	x8, x23, #0xc
  404fb0:	cmp	w0, #0x0
  404fb4:	csel	x23, x8, x28, eq  // eq = none
  404fb8:	mov	w1, #0x2c                  	// #44
  404fbc:	mov	x0, x23
  404fc0:	bl	402850 <strchr@plt>
  404fc4:	cbz	x0, 404fcc <ferror@plt+0x253c>
  404fc8:	strb	wzr, [x0]
  404fcc:	adrp	x1, 408000 <ferror@plt+0x5570>
  404fd0:	sub	x0, x29, #0x10
  404fd4:	add	x1, x1, #0x90
  404fd8:	mov	x2, x23
  404fdc:	bl	4024d0 <asprintf@plt>
  404fe0:	mov	w28, w25
  404fe4:	tbnz	w0, #31, 404f60 <ferror@plt+0x24d0>
  404fe8:	ldur	x0, [x29, #-16]
  404fec:	mov	w1, #0x902                 	// #2306
  404ff0:	movk	w1, #0x8, lsl #16
  404ff4:	bl	402590 <open@plt>
  404ff8:	ldur	x8, [x29, #-16]
  404ffc:	mov	w23, w0
  405000:	mov	x0, x8
  405004:	bl	4027f0 <free@plt>
  405008:	tbnz	w23, #31, 404f60 <ferror@plt+0x24d0>
  40500c:	mov	w1, #0x5432                	// #21554
  405010:	sub	x2, x29, #0x4
  405014:	movk	w1, #0x8004, lsl #16
  405018:	mov	w0, w23
  40501c:	bl	402a60 <ioctl@plt>
  405020:	tbnz	w0, #31, 404f58 <ferror@plt+0x24c8>
  405024:	ldur	w28, [x29, #-4]
  405028:	mov	w0, w23
  40502c:	bl	4026d0 <close@plt>
  405030:	ldr	x0, [sp, #8]
  405034:	mov	x1, x28
  405038:	mov	w28, w25
  40503c:	bl	4053a4 <ferror@plt+0x2914>
  405040:	stur	x0, [x29, #-16]
  405044:	cbz	x0, 404f60 <ferror@plt+0x24d0>
  405048:	mov	x1, x0
  40504c:	mov	x0, x21
  405050:	bl	405530 <ferror@plt+0x2aa0>
  405054:	ldur	x8, [x29, #-16]
  405058:	mov	w23, w0
  40505c:	mov	x0, x8
  405060:	bl	4027f0 <free@plt>
  405064:	tbz	w23, #31, 404f60 <ferror@plt+0x24d0>
  405068:	b	405078 <ferror@plt+0x25e8>
  40506c:	ldr	x8, [x21]
  405070:	cmp	x8, x21
  405074:	cset	w23, eq  // eq = none
  405078:	ldr	x0, [sp, #8]
  40507c:	bl	4026c0 <closedir@plt>
  405080:	mov	x0, x24
  405084:	bl	4027f0 <free@plt>
  405088:	ldr	w8, [x19, #1984]
  40508c:	cbnz	w8, 405118 <ferror@plt+0x2688>
  405090:	cbz	w23, 405288 <ferror@plt+0x27f8>
  405094:	tbnz	w23, #31, 40528c <ferror@plt+0x27fc>
  405098:	ldr	w8, [x19, #1984]
  40509c:	cbnz	w8, 40514c <ferror@plt+0x26bc>
  4050a0:	cbz	x22, 405178 <ferror@plt+0x26e8>
  4050a4:	ldrb	w8, [x22]
  4050a8:	cbz	w8, 405178 <ferror@plt+0x26e8>
  4050ac:	mov	w1, #0x902                 	// #2306
  4050b0:	movk	w1, #0x8, lsl #16
  4050b4:	mov	x0, x22
  4050b8:	bl	402590 <open@plt>
  4050bc:	b	405180 <ferror@plt+0x26f0>
  4050c0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4050c4:	ldr	x3, [x8, #960]
  4050c8:	adrp	x0, 407000 <ferror@plt+0x4570>
  4050cc:	add	x0, x0, #0xfbf
  4050d0:	mov	w1, #0x10                  	// #16
  4050d4:	mov	w2, #0x1                   	// #1
  4050d8:	bl	402860 <fwrite@plt>
  4050dc:	adrp	x0, 408000 <ferror@plt+0x5570>
  4050e0:	add	x0, x0, #0xea
  4050e4:	bl	405314 <ferror@plt+0x2884>
  4050e8:	b	404cd4 <ferror@plt+0x2244>
  4050ec:	adrp	x8, 419000 <ferror@plt+0x16570>
  4050f0:	ldr	x3, [x8, #960]
  4050f4:	adrp	x0, 407000 <ferror@plt+0x4570>
  4050f8:	add	x0, x0, #0xfbf
  4050fc:	mov	w1, #0x10                  	// #16
  405100:	mov	w2, #0x1                   	// #1
  405104:	bl	402860 <fwrite@plt>
  405108:	adrp	x0, 408000 <ferror@plt+0x5570>
  40510c:	add	x0, x0, #0x142
  405110:	bl	405314 <ferror@plt+0x2884>
  405114:	b	404e2c <ferror@plt+0x239c>
  405118:	adrp	x8, 419000 <ferror@plt+0x16570>
  40511c:	ldr	x3, [x8, #960]
  405120:	adrp	x0, 407000 <ferror@plt+0x4570>
  405124:	add	x0, x0, #0xfbf
  405128:	mov	w1, #0x10                  	// #16
  40512c:	mov	w2, #0x1                   	// #1
  405130:	bl	402860 <fwrite@plt>
  405134:	adrp	x0, 408000 <ferror@plt+0x5570>
  405138:	add	x0, x0, #0x173
  40513c:	mov	w1, w23
  405140:	bl	405314 <ferror@plt+0x2884>
  405144:	cbnz	w23, 405094 <ferror@plt+0x2604>
  405148:	b	405288 <ferror@plt+0x27f8>
  40514c:	adrp	x8, 419000 <ferror@plt+0x16570>
  405150:	ldr	x3, [x8, #960]
  405154:	adrp	x0, 407000 <ferror@plt+0x4570>
  405158:	add	x0, x0, #0xfbf
  40515c:	mov	w1, #0x10                  	// #16
  405160:	mov	w2, #0x1                   	// #1
  405164:	bl	402860 <fwrite@plt>
  405168:	adrp	x0, 408000 <ferror@plt+0x5570>
  40516c:	add	x0, x0, #0x18a
  405170:	bl	405314 <ferror@plt+0x2884>
  405174:	cbnz	x22, 4050a4 <ferror@plt+0x2614>
  405178:	mov	w0, w20
  40517c:	bl	4023e0 <dup@plt>
  405180:	mov	w24, w0
  405184:	tbnz	w0, #31, 405260 <ferror@plt+0x27d0>
  405188:	mov	w1, #0x5432                	// #21554
  40518c:	add	x2, sp, #0x10
  405190:	movk	w1, #0x8004, lsl #16
  405194:	mov	w0, w24
  405198:	bl	402a60 <ioctl@plt>
  40519c:	tbnz	w0, #31, 405250 <ferror@plt+0x27c0>
  4051a0:	ldr	w23, [sp, #16]
  4051a4:	adrp	x0, 408000 <ferror@plt+0x5570>
  4051a8:	add	x0, x0, #0x13d
  4051ac:	bl	402490 <opendir@plt>
  4051b0:	cbz	x0, 405250 <ferror@plt+0x27c0>
  4051b4:	mov	x1, x23
  4051b8:	mov	x26, x0
  4051bc:	bl	4053a4 <ferror@plt+0x2914>
  4051c0:	mov	x25, x0
  4051c4:	mov	x0, x26
  4051c8:	bl	4026c0 <closedir@plt>
  4051cc:	cbnz	x25, 405204 <ferror@plt+0x2774>
  4051d0:	cbz	x22, 4051e0 <ferror@plt+0x2750>
  4051d4:	ldrb	w8, [x22]
  4051d8:	mov	x0, x22
  4051dc:	cbnz	w8, 4051e8 <ferror@plt+0x2758>
  4051e0:	mov	w0, w20
  4051e4:	bl	402450 <ttyname@plt>
  4051e8:	adrp	x8, 408000 <ferror@plt+0x5570>
  4051ec:	add	x8, x8, #0x19a
  4051f0:	cmp	x0, #0x0
  4051f4:	csel	x0, x8, x0, eq  // eq = none
  4051f8:	bl	4026b0 <strdup@plt>
  4051fc:	mov	x25, x0
  405200:	cbz	x0, 40530c <ferror@plt+0x287c>
  405204:	mov	x0, x21
  405208:	mov	x1, x25
  40520c:	bl	405530 <ferror@plt+0x2aa0>
  405210:	mov	w23, w0
  405214:	mov	x0, x25
  405218:	bl	4027f0 <free@plt>
  40521c:	tbnz	w23, #31, 405254 <ferror@plt+0x27c4>
  405220:	ldr	x8, [x21]
  405224:	cmp	x8, x21
  405228:	b.eq	405250 <ferror@plt+0x27c0>  // b.none
  40522c:	ldr	x8, [x21, #8]
  405230:	cmp	x8, x21
  405234:	b.eq	405254 <ferror@plt+0x27c4>  // b.none
  405238:	cbz	x8, 405254 <ferror@plt+0x27c4>
  40523c:	cbz	x22, 405248 <ferror@plt+0x27b8>
  405240:	ldrb	w9, [x22]
  405244:	cbnz	w9, 405254 <ferror@plt+0x27c4>
  405248:	str	w20, [x8, #36]
  40524c:	b	405254 <ferror@plt+0x27c4>
  405250:	mov	w23, #0x1                   	// #1
  405254:	mov	w0, w24
  405258:	bl	4026d0 <close@plt>
  40525c:	b	405264 <ferror@plt+0x27d4>
  405260:	mov	w23, #0x1                   	// #1
  405264:	ldr	w8, [x19, #1984]
  405268:	cbnz	w8, 4052d8 <ferror@plt+0x2848>
  40526c:	cbz	w23, 405288 <ferror@plt+0x27f8>
  405270:	tbnz	w23, #31, 40528c <ferror@plt+0x27fc>
  405274:	ldr	x8, [x21]
  405278:	cmp	x8, x21
  40527c:	b.eq	404aa4 <ferror@plt+0x2014>  // b.none
  405280:	ldr	w8, [x19, #1984]
  405284:	cbnz	w8, 4052b0 <ferror@plt+0x2820>
  405288:	mov	w23, w28
  40528c:	mov	w0, w23
  405290:	ldp	x20, x19, [sp, #240]
  405294:	ldp	x22, x21, [sp, #224]
  405298:	ldp	x24, x23, [sp, #208]
  40529c:	ldp	x26, x25, [sp, #192]
  4052a0:	ldp	x28, x27, [sp, #176]
  4052a4:	ldp	x29, x30, [sp, #160]
  4052a8:	add	sp, sp, #0x100
  4052ac:	ret
  4052b0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4052b4:	ldr	x3, [x8, #960]
  4052b8:	adrp	x0, 407000 <ferror@plt+0x4570>
  4052bc:	add	x0, x0, #0xfbf
  4052c0:	mov	w1, #0x10                  	// #16
  4052c4:	mov	w2, #0x1                   	// #1
  4052c8:	bl	402860 <fwrite@plt>
  4052cc:	adrp	x0, 408000 <ferror@plt+0x5570>
  4052d0:	add	x0, x0, #0x2b
  4052d4:	b	404b44 <ferror@plt+0x20b4>
  4052d8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4052dc:	ldr	x3, [x8, #960]
  4052e0:	adrp	x0, 407000 <ferror@plt+0x4570>
  4052e4:	add	x0, x0, #0xfbf
  4052e8:	mov	w1, #0x10                  	// #16
  4052ec:	mov	w2, #0x1                   	// #1
  4052f0:	bl	402860 <fwrite@plt>
  4052f4:	adrp	x0, 408000 <ferror@plt+0x5570>
  4052f8:	add	x0, x0, #0x1a4
  4052fc:	mov	w1, w23
  405300:	bl	405314 <ferror@plt+0x2884>
  405304:	cbnz	w23, 405270 <ferror@plt+0x27e0>
  405308:	b	405288 <ferror@plt+0x27f8>
  40530c:	mov	w23, #0xfffffff4            	// #-12
  405310:	b	405254 <ferror@plt+0x27c4>
  405314:	sub	sp, sp, #0x120
  405318:	stp	x29, x30, [sp, #256]
  40531c:	add	x29, sp, #0x100
  405320:	mov	x9, #0xffffffffffffffc8    	// #-56
  405324:	mov	x10, sp
  405328:	sub	x11, x29, #0x78
  40532c:	movk	x9, #0xff80, lsl #32
  405330:	add	x12, x29, #0x20
  405334:	add	x10, x10, #0x80
  405338:	add	x11, x11, #0x38
  40533c:	stp	x28, x19, [sp, #272]
  405340:	adrp	x19, 419000 <ferror@plt+0x16570>
  405344:	stp	x10, x9, [x29, #-16]
  405348:	stp	x12, x11, [x29, #-32]
  40534c:	mov	x8, x0
  405350:	stp	x1, x2, [x29, #-120]
  405354:	stp	x3, x4, [x29, #-104]
  405358:	stp	x5, x6, [x29, #-88]
  40535c:	stur	x7, [x29, #-72]
  405360:	stp	q0, q1, [sp]
  405364:	ldr	x0, [x19, #960]
  405368:	ldp	q0, q1, [x29, #-32]
  40536c:	sub	x2, x29, #0x40
  405370:	mov	x1, x8
  405374:	stp	q2, q3, [sp, #32]
  405378:	stp	q4, q5, [sp, #64]
  40537c:	stp	q6, q7, [sp, #96]
  405380:	stp	q0, q1, [x29, #-64]
  405384:	bl	4029e0 <vfprintf@plt>
  405388:	ldr	x1, [x19, #960]
  40538c:	mov	w0, #0xa                   	// #10
  405390:	bl	4024b0 <fputc@plt>
  405394:	ldp	x28, x19, [sp, #272]
  405398:	ldp	x29, x30, [sp, #256]
  40539c:	add	sp, sp, #0x120
  4053a0:	ret
  4053a4:	stp	x29, x30, [sp, #-64]!
  4053a8:	stp	x28, x23, [sp, #16]
  4053ac:	stp	x22, x21, [sp, #32]
  4053b0:	stp	x20, x19, [sp, #48]
  4053b4:	mov	x29, sp
  4053b8:	sub	sp, sp, #0x1, lsl #12
  4053bc:	sub	sp, sp, #0x80
  4053c0:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4053c4:	ldr	w8, [x8, #1984]
  4053c8:	mov	x19, x1
  4053cc:	mov	x20, x0
  4053d0:	cbnz	w8, 4054ec <ferror@plt+0x2a5c>
  4053d4:	lsr	x21, x19, #32
  4053d8:	lsr	x22, x19, #12
  4053dc:	bfxil	w21, w19, #8, #12
  4053e0:	bfxil	w22, w19, #0, #8
  4053e4:	adrp	x2, 408000 <ferror@plt+0x5570>
  4053e8:	add	x2, x2, #0x80
  4053ec:	add	x0, sp, #0x80
  4053f0:	mov	w1, #0x1000                	// #4096
  4053f4:	mov	w3, w21
  4053f8:	mov	w4, w22
  4053fc:	bl	4024f0 <snprintf@plt>
  405400:	cmp	w0, #0x1
  405404:	b.lt	405420 <ferror@plt+0x2990>  // b.tstop
  405408:	cmp	w0, #0xfff
  40540c:	b.hi	405420 <ferror@plt+0x2990>  // b.pmore
  405410:	add	x0, sp, #0x80
  405414:	mov	x1, xzr
  405418:	bl	402960 <realpath@plt>
  40541c:	cbnz	x0, 4054d0 <ferror@plt+0x2a40>
  405420:	mov	x0, x20
  405424:	bl	4028b0 <dirfd@plt>
  405428:	mov	w21, w0
  40542c:	mov	x0, x20
  405430:	bl	4027b0 <rewinddir@plt>
  405434:	mov	x0, x20
  405438:	bl	4026a0 <readdir@plt>
  40543c:	cbz	x0, 4054d0 <ferror@plt+0x2a40>
  405440:	adrp	x22, 408000 <ferror@plt+0x5570>
  405444:	add	x22, x22, #0x90
  405448:	b	405458 <ferror@plt+0x29c8>
  40544c:	mov	x0, x20
  405450:	bl	4026a0 <readdir@plt>
  405454:	cbz	x0, 4054d0 <ferror@plt+0x2a40>
  405458:	ldrb	w8, [x0, #18]
  40545c:	orr	w8, w8, #0x2
  405460:	cmp	w8, #0x2
  405464:	b.ne	40544c <ferror@plt+0x29bc>  // b.any
  405468:	add	x23, x0, #0x13
  40546c:	mov	x3, sp
  405470:	mov	w0, wzr
  405474:	mov	w1, w21
  405478:	mov	x2, x23
  40547c:	mov	w4, wzr
  405480:	bl	402a80 <__fxstatat@plt>
  405484:	tbnz	w0, #31, 40544c <ferror@plt+0x29bc>
  405488:	ldr	w8, [sp, #16]
  40548c:	and	w8, w8, #0xf000
  405490:	cmp	w8, #0x2, lsl #12
  405494:	b.ne	40544c <ferror@plt+0x29bc>  // b.any
  405498:	ldr	x8, [sp, #32]
  40549c:	cmp	x8, x19
  4054a0:	b.ne	40544c <ferror@plt+0x29bc>  // b.any
  4054a4:	add	x0, sp, #0x80
  4054a8:	mov	w1, #0x1000                	// #4096
  4054ac:	mov	x2, x22
  4054b0:	mov	x3, x23
  4054b4:	bl	4024f0 <snprintf@plt>
  4054b8:	cmp	w0, #0xfff
  4054bc:	b.hi	40544c <ferror@plt+0x29bc>  // b.pmore
  4054c0:	add	x0, sp, #0x80
  4054c4:	mov	x1, xzr
  4054c8:	bl	402960 <realpath@plt>
  4054cc:	cbz	x0, 40544c <ferror@plt+0x29bc>
  4054d0:	add	sp, sp, #0x1, lsl #12
  4054d4:	add	sp, sp, #0x80
  4054d8:	ldp	x20, x19, [sp, #48]
  4054dc:	ldp	x22, x21, [sp, #32]
  4054e0:	ldp	x28, x23, [sp, #16]
  4054e4:	ldp	x29, x30, [sp], #64
  4054e8:	ret
  4054ec:	adrp	x8, 419000 <ferror@plt+0x16570>
  4054f0:	ldr	x3, [x8, #960]
  4054f4:	adrp	x0, 407000 <ferror@plt+0x4570>
  4054f8:	add	x0, x0, #0xfbf
  4054fc:	mov	w1, #0x10                  	// #16
  405500:	mov	w2, #0x1                   	// #1
  405504:	bl	402860 <fwrite@plt>
  405508:	lsr	x21, x19, #32
  40550c:	lsr	x22, x19, #12
  405510:	bfxil	w21, w19, #8, #12
  405514:	bfxil	w22, w19, #0, #8
  405518:	adrp	x0, 408000 <ferror@plt+0x5570>
  40551c:	add	x0, x0, #0x68
  405520:	mov	w1, w21
  405524:	mov	w2, w22
  405528:	bl	405314 <ferror@plt+0x2884>
  40552c:	b	4053e4 <ferror@plt+0x2954>
  405530:	stp	x29, x30, [sp, #-48]!
  405534:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  405538:	ldr	w8, [x8, #1984]
  40553c:	stp	x20, x19, [sp, #32]
  405540:	mov	x19, x1
  405544:	mov	x20, x0
  405548:	str	x21, [sp, #16]
  40554c:	mov	x29, sp
  405550:	cbnz	w8, 405638 <ferror@plt+0x2ba8>
  405554:	mov	x21, xzr
  405558:	cbz	x20, 405574 <ferror@plt+0x2ae4>
  40555c:	ldr	x8, [x20]
  405560:	cmp	x8, x20
  405564:	b.eq	405574 <ferror@plt+0x2ae4>  // b.none
  405568:	ldr	x8, [x20, #8]
  40556c:	cmp	x8, x20
  405570:	csel	x21, xzr, x8, eq  // eq = none
  405574:	mov	x0, x19
  405578:	bl	4023a0 <strlen@plt>
  40557c:	add	x2, x0, #0x81
  405580:	add	x0, x29, #0x18
  405584:	mov	w1, #0x8                   	// #8
  405588:	bl	402660 <posix_memalign@plt>
  40558c:	cbz	w0, 405598 <ferror@plt+0x2b08>
  405590:	mov	w0, #0xfffffff4            	// #-12
  405594:	b	405628 <ferror@plt+0x2b98>
  405598:	ldr	x8, [x29, #24]
  40559c:	adrp	x9, 407000 <ferror@plt+0x4570>
  4055a0:	ldr	d0, [x9, #4000]
  4055a4:	adrp	x9, 407000 <ferror@plt+0x4570>
  4055a8:	str	x8, [x8]
  4055ac:	ldr	x8, [x29, #24]
  4055b0:	ldr	d1, [x9, #4008]
  4055b4:	mov	x1, x19
  4055b8:	str	x8, [x8, #8]
  4055bc:	stp	d0, d1, [x8, #48]
  4055c0:	str	wzr, [x8, #64]
  4055c4:	ldr	x9, [x20, #8]
  4055c8:	str	x8, [x20, #8]
  4055cc:	stp	x20, x9, [x8]
  4055d0:	str	x8, [x9]
  4055d4:	ldr	x8, [x29, #24]
  4055d8:	add	x0, x8, #0x80
  4055dc:	str	x0, [x8, #16]
  4055e0:	bl	4028a0 <strcpy@plt>
  4055e4:	ldr	x8, [x29, #24]
  4055e8:	movi	d0, #0xffffffff00000000
  4055ec:	str	xzr, [x8, #24]
  4055f0:	str	d0, [x8, #32]
  4055f4:	cbz	x21, 405604 <ferror@plt+0x2b74>
  4055f8:	ldr	w9, [x21, #40]
  4055fc:	add	w9, w9, #0x1
  405600:	b	405608 <ferror@plt+0x2b78>
  405604:	mov	w9, wzr
  405608:	mov	w0, wzr
  40560c:	mov	w10, #0xffffffff            	// #-1
  405610:	movi	v0.2d, #0x0
  405614:	stp	w9, w10, [x8, #40]
  405618:	stur	q0, [x8, #68]
  40561c:	stur	q0, [x8, #84]
  405620:	stur	q0, [x8, #100]
  405624:	str	q0, [x8, #112]
  405628:	ldp	x20, x19, [sp, #32]
  40562c:	ldr	x21, [sp, #16]
  405630:	ldp	x29, x30, [sp], #48
  405634:	ret
  405638:	adrp	x8, 419000 <ferror@plt+0x16570>
  40563c:	ldr	x3, [x8, #960]
  405640:	adrp	x0, 407000 <ferror@plt+0x4570>
  405644:	add	x0, x0, #0xfbf
  405648:	mov	w1, #0x10                  	// #16
  40564c:	mov	w2, #0x1                   	// #1
  405650:	bl	402860 <fwrite@plt>
  405654:	adrp	x0, 408000 <ferror@plt+0x5570>
  405658:	add	x0, x0, #0x98
  40565c:	mov	x1, x19
  405660:	bl	405314 <ferror@plt+0x2884>
  405664:	mov	x21, xzr
  405668:	cbnz	x20, 40555c <ferror@plt+0x2acc>
  40566c:	b	405574 <ferror@plt+0x2ae4>
  405670:	sub	sp, sp, #0x30
  405674:	stp	x29, x30, [sp, #16]
  405678:	stp	x20, x19, [sp, #32]
  40567c:	add	x29, sp, #0x10
  405680:	cbz	x0, 4056fc <ferror@plt+0x2c6c>
  405684:	ldrb	w8, [x0]
  405688:	mov	x2, x0
  40568c:	cbz	w8, 4056fc <ferror@plt+0x2c6c>
  405690:	adrp	x1, 408000 <ferror@plt+0x5570>
  405694:	add	x1, x1, #0x12c
  405698:	add	x0, sp, #0x8
  40569c:	bl	4024d0 <asprintf@plt>
  4056a0:	tbnz	w0, #31, 4056fc <ferror@plt+0x2c6c>
  4056a4:	ldr	x0, [sp, #8]
  4056a8:	bl	405734 <ferror@plt+0x2ca4>
  4056ac:	cbz	x0, 405704 <ferror@plt+0x2c74>
  4056b0:	adrp	x1, 408000 <ferror@plt+0x5570>
  4056b4:	add	x1, x1, #0x7a
  4056b8:	add	x2, sp, #0x4
  4056bc:	mov	x3, sp
  4056c0:	mov	x19, x0
  4056c4:	bl	402970 <__isoc99_sscanf@plt>
  4056c8:	cmp	w0, #0x2
  4056cc:	b.ne	40570c <ferror@plt+0x2c7c>  // b.any
  4056d0:	ldp	w9, w8, [sp]
  4056d4:	lsl	w10, w8, #8
  4056d8:	and	w8, w8, #0xfffff000
  4056dc:	and	x20, x10, #0xfff00
  4056e0:	lsr	x8, x8, #12
  4056e4:	and	x11, x9, #0xffffff00
  4056e8:	bfi	x20, x8, #44, #20
  4056ec:	bfxil	x20, x9, #0, #8
  4056f0:	lsr	x8, x11, #8
  4056f4:	bfi	x20, x8, #20, #24
  4056f8:	b	405710 <ferror@plt+0x2c80>
  4056fc:	mov	x20, xzr
  405700:	b	405720 <ferror@plt+0x2c90>
  405704:	mov	x20, xzr
  405708:	b	405718 <ferror@plt+0x2c88>
  40570c:	mov	x20, xzr
  405710:	mov	x0, x19
  405714:	bl	4027f0 <free@plt>
  405718:	ldr	x0, [sp, #8]
  40571c:	bl	4027f0 <free@plt>
  405720:	mov	x0, x20
  405724:	ldp	x20, x19, [sp, #32]
  405728:	ldp	x29, x30, [sp, #16]
  40572c:	add	sp, sp, #0x30
  405730:	ret
  405734:	sub	sp, sp, #0x30
  405738:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  40573c:	ldr	w8, [x8, #1984]
  405740:	stp	x29, x30, [sp, #16]
  405744:	str	x19, [sp, #32]
  405748:	add	x29, sp, #0x10
  40574c:	mov	x19, x0
  405750:	str	xzr, [x29, #24]
  405754:	str	xzr, [sp, #8]
  405758:	cbnz	w8, 4057cc <ferror@plt+0x2d3c>
  40575c:	adrp	x1, 408000 <ferror@plt+0x5570>
  405760:	add	x1, x1, #0xc1
  405764:	mov	x0, x19
  405768:	bl	402560 <fopen@plt>
  40576c:	cbz	x0, 4057bc <ferror@plt+0x2d2c>
  405770:	mov	x19, x0
  405774:	add	x0, x29, #0x18
  405778:	add	x1, sp, #0x8
  40577c:	mov	w2, #0xa                   	// #10
  405780:	mov	x3, x19
  405784:	bl	402a30 <__getdelim@plt>
  405788:	tbnz	x0, #63, 4057b0 <ferror@plt+0x2d20>
  40578c:	cbz	x0, 40579c <ferror@plt+0x2d0c>
  405790:	ldr	x8, [x29, #24]
  405794:	add	x8, x0, x8
  405798:	sturb	wzr, [x8, #-1]
  40579c:	ldr	x0, [x29, #24]
  4057a0:	mov	w1, #0xa                   	// #10
  4057a4:	bl	402850 <strchr@plt>
  4057a8:	cbz	x0, 4057b0 <ferror@plt+0x2d20>
  4057ac:	strb	wzr, [x0]
  4057b0:	mov	x0, x19
  4057b4:	bl	402540 <fclose@plt>
  4057b8:	ldr	x0, [x29, #24]
  4057bc:	ldr	x19, [sp, #32]
  4057c0:	ldp	x29, x30, [sp, #16]
  4057c4:	add	sp, sp, #0x30
  4057c8:	ret
  4057cc:	adrp	x8, 419000 <ferror@plt+0x16570>
  4057d0:	ldr	x3, [x8, #960]
  4057d4:	adrp	x0, 407000 <ferror@plt+0x4570>
  4057d8:	add	x0, x0, #0xfbf
  4057dc:	mov	w1, #0x10                  	// #16
  4057e0:	mov	w2, #0x1                   	// #1
  4057e4:	bl	402860 <fwrite@plt>
  4057e8:	adrp	x0, 408000 <ferror@plt+0x5570>
  4057ec:	add	x0, x0, #0x121
  4057f0:	mov	x1, x19
  4057f4:	bl	405314 <ferror@plt+0x2884>
  4057f8:	b	40575c <ferror@plt+0x2ccc>
  4057fc:	adrp	x8, 419000 <ferror@plt+0x16570>
  405800:	str	w0, [x8, #952]
  405804:	ret
  405808:	sub	sp, sp, #0x70
  40580c:	stp	x29, x30, [sp, #16]
  405810:	stp	x28, x27, [sp, #32]
  405814:	stp	x26, x25, [sp, #48]
  405818:	stp	x24, x23, [sp, #64]
  40581c:	stp	x22, x21, [sp, #80]
  405820:	stp	x20, x19, [sp, #96]
  405824:	add	x29, sp, #0x10
  405828:	str	xzr, [x1]
  40582c:	cbz	x0, 405870 <ferror@plt+0x2de0>
  405830:	ldrb	w22, [x0]
  405834:	mov	x20, x0
  405838:	cbz	x22, 405870 <ferror@plt+0x2de0>
  40583c:	mov	x21, x2
  405840:	mov	x19, x1
  405844:	bl	4027a0 <__ctype_b_loc@plt>
  405848:	ldr	x8, [x0]
  40584c:	mov	x23, x0
  405850:	ldrh	w9, [x8, x22, lsl #1]
  405854:	tbz	w9, #13, 405868 <ferror@plt+0x2dd8>
  405858:	add	x9, x20, #0x1
  40585c:	ldrb	w22, [x9], #1
  405860:	ldrh	w10, [x8, x22, lsl #1]
  405864:	tbnz	w10, #13, 40585c <ferror@plt+0x2dcc>
  405868:	cmp	w22, #0x2d
  40586c:	b.ne	4058a4 <ferror@plt+0x2e14>  // b.any
  405870:	mov	w22, #0xffffffea            	// #-22
  405874:	neg	w19, w22
  405878:	bl	402a00 <__errno_location@plt>
  40587c:	str	w19, [x0]
  405880:	mov	w0, w22
  405884:	ldp	x20, x19, [sp, #96]
  405888:	ldp	x22, x21, [sp, #80]
  40588c:	ldp	x24, x23, [sp, #64]
  405890:	ldp	x26, x25, [sp, #48]
  405894:	ldp	x28, x27, [sp, #32]
  405898:	ldp	x29, x30, [sp, #16]
  40589c:	add	sp, sp, #0x70
  4058a0:	ret
  4058a4:	bl	402a00 <__errno_location@plt>
  4058a8:	mov	x24, x0
  4058ac:	str	wzr, [x0]
  4058b0:	add	x1, sp, #0x8
  4058b4:	mov	x0, x20
  4058b8:	mov	w2, wzr
  4058bc:	mov	w3, wzr
  4058c0:	str	xzr, [sp, #8]
  4058c4:	bl	402670 <__strtoul_internal@plt>
  4058c8:	ldr	x25, [sp, #8]
  4058cc:	ldr	w8, [x24]
  4058d0:	cmp	x25, x20
  4058d4:	b.eq	405a54 <ferror@plt+0x2fc4>  // b.none
  4058d8:	add	x9, x0, #0x1
  4058dc:	mov	x20, x0
  4058e0:	cmp	x9, #0x1
  4058e4:	b.hi	4058ec <ferror@plt+0x2e5c>  // b.pmore
  4058e8:	cbnz	w8, 405a58 <ferror@plt+0x2fc8>
  4058ec:	cbz	x25, 405a64 <ferror@plt+0x2fd4>
  4058f0:	ldrb	w8, [x25]
  4058f4:	cbz	w8, 405a64 <ferror@plt+0x2fd4>
  4058f8:	mov	w27, wzr
  4058fc:	mov	x28, xzr
  405900:	b	405910 <ferror@plt+0x2e80>
  405904:	mov	x28, xzr
  405908:	str	x22, [sp, #8]
  40590c:	mov	x25, x22
  405910:	ldrb	w8, [x25, #1]
  405914:	cmp	w8, #0x61
  405918:	b.le	405948 <ferror@plt+0x2eb8>
  40591c:	cmp	w8, #0x62
  405920:	b.eq	405950 <ferror@plt+0x2ec0>  // b.none
  405924:	cmp	w8, #0x69
  405928:	b.ne	405960 <ferror@plt+0x2ed0>  // b.any
  40592c:	ldrb	w8, [x25, #2]
  405930:	orr	w8, w8, #0x20
  405934:	cmp	w8, #0x62
  405938:	b.ne	405960 <ferror@plt+0x2ed0>  // b.any
  40593c:	ldrb	w8, [x25, #3]
  405940:	cbnz	w8, 405960 <ferror@plt+0x2ed0>
  405944:	b	405a74 <ferror@plt+0x2fe4>
  405948:	cmp	w8, #0x42
  40594c:	b.ne	40595c <ferror@plt+0x2ecc>  // b.any
  405950:	ldrb	w8, [x25, #2]
  405954:	cbnz	w8, 405960 <ferror@plt+0x2ed0>
  405958:	b	405a7c <ferror@plt+0x2fec>
  40595c:	cbz	w8, 405a74 <ferror@plt+0x2fe4>
  405960:	bl	402510 <localeconv@plt>
  405964:	cbz	x0, 405984 <ferror@plt+0x2ef4>
  405968:	ldr	x22, [x0]
  40596c:	cbz	x22, 405990 <ferror@plt+0x2f00>
  405970:	mov	x0, x22
  405974:	bl	4023a0 <strlen@plt>
  405978:	mov	x26, x0
  40597c:	mov	w8, #0x1                   	// #1
  405980:	b	405998 <ferror@plt+0x2f08>
  405984:	mov	w8, wzr
  405988:	mov	x22, xzr
  40598c:	b	405994 <ferror@plt+0x2f04>
  405990:	mov	w8, wzr
  405994:	mov	x26, xzr
  405998:	cbnz	x28, 405870 <ferror@plt+0x2de0>
  40599c:	ldrb	w9, [x25]
  4059a0:	eor	w8, w8, #0x1
  4059a4:	cmp	w9, #0x0
  4059a8:	cset	w9, eq  // eq = none
  4059ac:	orr	w8, w8, w9
  4059b0:	tbnz	w8, #0, 405870 <ferror@plt+0x2de0>
  4059b4:	mov	x0, x22
  4059b8:	mov	x1, x25
  4059bc:	mov	x2, x26
  4059c0:	bl	4025f0 <strncmp@plt>
  4059c4:	cbnz	w0, 405870 <ferror@plt+0x2de0>
  4059c8:	add	x22, x25, x26
  4059cc:	ldrb	w8, [x22]
  4059d0:	cmp	w8, #0x30
  4059d4:	b.ne	4059e8 <ferror@plt+0x2f58>  // b.any
  4059d8:	ldrb	w8, [x22, #1]!
  4059dc:	add	w27, w27, #0x1
  4059e0:	cmp	w8, #0x30
  4059e4:	b.eq	4059d8 <ferror@plt+0x2f48>  // b.none
  4059e8:	ldr	x9, [x23]
  4059ec:	sxtb	x8, w8
  4059f0:	ldrh	w8, [x9, x8, lsl #1]
  4059f4:	tbz	w8, #11, 405904 <ferror@plt+0x2e74>
  4059f8:	add	x1, sp, #0x8
  4059fc:	mov	x0, x22
  405a00:	mov	w2, wzr
  405a04:	mov	w3, wzr
  405a08:	str	wzr, [x24]
  405a0c:	str	xzr, [sp, #8]
  405a10:	bl	402670 <__strtoul_internal@plt>
  405a14:	ldr	x25, [sp, #8]
  405a18:	ldr	w8, [x24]
  405a1c:	cmp	x25, x22
  405a20:	b.eq	405a54 <ferror@plt+0x2fc4>  // b.none
  405a24:	add	x9, x0, #0x1
  405a28:	cmp	x9, #0x1
  405a2c:	b.hi	405a34 <ferror@plt+0x2fa4>  // b.pmore
  405a30:	cbnz	w8, 405a58 <ferror@plt+0x2fc8>
  405a34:	mov	x28, xzr
  405a38:	cbz	x0, 405910 <ferror@plt+0x2e80>
  405a3c:	cbz	x25, 405870 <ferror@plt+0x2de0>
  405a40:	ldrb	w8, [x25]
  405a44:	mov	w22, #0xffffffea            	// #-22
  405a48:	mov	x28, x0
  405a4c:	cbnz	w8, 405910 <ferror@plt+0x2e80>
  405a50:	b	405874 <ferror@plt+0x2de4>
  405a54:	cbz	w8, 405870 <ferror@plt+0x2de0>
  405a58:	neg	w22, w8
  405a5c:	tbz	w22, #31, 405880 <ferror@plt+0x2df0>
  405a60:	b	405874 <ferror@plt+0x2de4>
  405a64:	mov	w22, wzr
  405a68:	str	x20, [x19]
  405a6c:	tbz	w22, #31, 405880 <ferror@plt+0x2df0>
  405a70:	b	405874 <ferror@plt+0x2de4>
  405a74:	mov	w24, #0x400                 	// #1024
  405a78:	b	405a80 <ferror@plt+0x2ff0>
  405a7c:	mov	w24, #0x3e8                 	// #1000
  405a80:	ldrsb	w22, [x25]
  405a84:	adrp	x23, 408000 <ferror@plt+0x5570>
  405a88:	add	x23, x23, #0x1c1
  405a8c:	mov	w2, #0x9                   	// #9
  405a90:	mov	x0, x23
  405a94:	mov	w1, w22
  405a98:	bl	4028f0 <memchr@plt>
  405a9c:	cbnz	x0, 405abc <ferror@plt+0x302c>
  405aa0:	adrp	x23, 408000 <ferror@plt+0x5570>
  405aa4:	add	x23, x23, #0x1ca
  405aa8:	mov	w2, #0x9                   	// #9
  405aac:	mov	x0, x23
  405ab0:	mov	w1, w22
  405ab4:	bl	4028f0 <memchr@plt>
  405ab8:	cbz	x0, 405870 <ferror@plt+0x2de0>
  405abc:	sub	w8, w0, w23
  405ac0:	adds	w8, w8, #0x1
  405ac4:	b.cs	405ae8 <ferror@plt+0x3058>  // b.hs, b.nlast
  405ac8:	mvn	w9, w0
  405acc:	add	w9, w9, w23
  405ad0:	umulh	x10, x24, x20
  405ad4:	cmp	xzr, x10
  405ad8:	b.ne	405af0 <ferror@plt+0x3060>  // b.any
  405adc:	adds	w9, w9, #0x1
  405ae0:	mul	x20, x20, x24
  405ae4:	b.cc	405ad0 <ferror@plt+0x3040>  // b.lo, b.ul, b.last
  405ae8:	mov	w22, wzr
  405aec:	b	405af4 <ferror@plt+0x3064>
  405af0:	mov	w22, #0xffffffde            	// #-34
  405af4:	cbz	x21, 405afc <ferror@plt+0x306c>
  405af8:	str	w8, [x21]
  405afc:	cbz	x28, 405a68 <ferror@plt+0x2fd8>
  405b00:	cbz	w8, 405a68 <ferror@plt+0x2fd8>
  405b04:	mvn	w8, w0
  405b08:	add	w9, w8, w23
  405b0c:	mov	w8, #0x1                   	// #1
  405b10:	umulh	x10, x24, x8
  405b14:	cmp	xzr, x10
  405b18:	b.ne	405b28 <ferror@plt+0x3098>  // b.any
  405b1c:	adds	w9, w9, #0x1
  405b20:	mul	x8, x8, x24
  405b24:	b.cc	405b10 <ferror@plt+0x3080>  // b.lo, b.ul, b.last
  405b28:	mov	w9, #0xa                   	// #10
  405b2c:	cmp	x28, #0xb
  405b30:	b.cc	405b44 <ferror@plt+0x30b4>  // b.lo, b.ul, b.last
  405b34:	add	x9, x9, x9, lsl #2
  405b38:	lsl	x9, x9, #1
  405b3c:	cmp	x9, x28
  405b40:	b.cc	405b34 <ferror@plt+0x30a4>  // b.lo, b.ul, b.last
  405b44:	cmp	w27, #0x1
  405b48:	b.lt	405bf4 <ferror@plt+0x3164>  // b.tstop
  405b4c:	cmp	w27, #0x3
  405b50:	b.hi	405b5c <ferror@plt+0x30cc>  // b.pmore
  405b54:	mov	w10, wzr
  405b58:	b	405be0 <ferror@plt+0x3150>
  405b5c:	mov	w10, #0x1                   	// #1
  405b60:	dup	v0.2d, x10
  405b64:	and	w10, w27, #0xfffffffc
  405b68:	mov	v1.16b, v0.16b
  405b6c:	mov	v1.d[0], x9
  405b70:	mov	w9, w10
  405b74:	fmov	x12, d1
  405b78:	mov	x11, v1.d[1]
  405b7c:	add	x12, x12, x12, lsl #2
  405b80:	fmov	x13, d0
  405b84:	lsl	x12, x12, #1
  405b88:	add	x11, x11, x11, lsl #2
  405b8c:	add	x13, x13, x13, lsl #2
  405b90:	mov	x14, v0.d[1]
  405b94:	fmov	d1, x12
  405b98:	lsl	x11, x11, #1
  405b9c:	lsl	x13, x13, #1
  405ba0:	mov	v1.d[1], x11
  405ba4:	add	x11, x14, x14, lsl #2
  405ba8:	fmov	d0, x13
  405bac:	lsl	x11, x11, #1
  405bb0:	subs	w9, w9, #0x4
  405bb4:	mov	v0.d[1], x11
  405bb8:	b.ne	405b74 <ferror@plt+0x30e4>  // b.any
  405bbc:	mov	x9, v1.d[1]
  405bc0:	mov	x11, v0.d[1]
  405bc4:	fmov	x12, d1
  405bc8:	fmov	x13, d0
  405bcc:	mul	x12, x13, x12
  405bd0:	mul	x9, x11, x9
  405bd4:	cmp	w27, w10
  405bd8:	mul	x9, x12, x9
  405bdc:	b.eq	405bf4 <ferror@plt+0x3164>  // b.none
  405be0:	sub	w10, w27, w10
  405be4:	add	x9, x9, x9, lsl #2
  405be8:	subs	w10, w10, #0x1
  405bec:	lsl	x9, x9, #1
  405bf0:	b.ne	405be4 <ferror@plt+0x3154>  // b.any
  405bf4:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  405bf8:	mov	w12, #0x1                   	// #1
  405bfc:	movk	x10, #0xcccd
  405c00:	mov	w11, #0xa                   	// #10
  405c04:	b	405c18 <ferror@plt+0x3188>
  405c08:	cmp	x28, #0x9
  405c0c:	mov	x28, x13
  405c10:	mov	x12, x14
  405c14:	b.ls	405a68 <ferror@plt+0x2fd8>  // b.plast
  405c18:	umulh	x13, x28, x10
  405c1c:	lsr	x13, x13, #3
  405c20:	add	x14, x12, x12, lsl #2
  405c24:	msub	x15, x13, x11, x28
  405c28:	lsl	x14, x14, #1
  405c2c:	cbz	x15, 405c08 <ferror@plt+0x3178>
  405c30:	udiv	x12, x9, x12
  405c34:	udiv	x12, x12, x15
  405c38:	udiv	x12, x8, x12
  405c3c:	add	x20, x12, x20
  405c40:	b	405c08 <ferror@plt+0x3178>
  405c44:	mov	x2, xzr
  405c48:	b	405808 <ferror@plt+0x2d78>
  405c4c:	stp	x29, x30, [sp, #-48]!
  405c50:	stp	x20, x19, [sp, #32]
  405c54:	mov	x20, x1
  405c58:	mov	x19, x0
  405c5c:	str	x21, [sp, #16]
  405c60:	mov	x29, sp
  405c64:	cbz	x0, 405c98 <ferror@plt+0x3208>
  405c68:	ldrb	w21, [x19]
  405c6c:	mov	x8, x19
  405c70:	cbz	w21, 405c9c <ferror@plt+0x320c>
  405c74:	bl	4027a0 <__ctype_b_loc@plt>
  405c78:	ldr	x9, [x0]
  405c7c:	mov	x8, x19
  405c80:	and	x10, x21, #0xff
  405c84:	ldrh	w10, [x9, x10, lsl #1]
  405c88:	tbz	w10, #11, 405c9c <ferror@plt+0x320c>
  405c8c:	ldrb	w21, [x8, #1]!
  405c90:	cbnz	w21, 405c80 <ferror@plt+0x31f0>
  405c94:	b	405c9c <ferror@plt+0x320c>
  405c98:	mov	x8, xzr
  405c9c:	cbz	x20, 405ca4 <ferror@plt+0x3214>
  405ca0:	str	x8, [x20]
  405ca4:	cmp	x8, x19
  405ca8:	b.ls	405cbc <ferror@plt+0x322c>  // b.plast
  405cac:	ldrb	w8, [x8]
  405cb0:	cmp	w8, #0x0
  405cb4:	cset	w0, eq  // eq = none
  405cb8:	b	405cc0 <ferror@plt+0x3230>
  405cbc:	mov	w0, wzr
  405cc0:	ldp	x20, x19, [sp, #32]
  405cc4:	ldr	x21, [sp, #16]
  405cc8:	ldp	x29, x30, [sp], #48
  405ccc:	ret
  405cd0:	stp	x29, x30, [sp, #-48]!
  405cd4:	stp	x20, x19, [sp, #32]
  405cd8:	mov	x20, x1
  405cdc:	mov	x19, x0
  405ce0:	str	x21, [sp, #16]
  405ce4:	mov	x29, sp
  405ce8:	cbz	x0, 405d1c <ferror@plt+0x328c>
  405cec:	ldrb	w21, [x19]
  405cf0:	mov	x8, x19
  405cf4:	cbz	w21, 405d20 <ferror@plt+0x3290>
  405cf8:	bl	4027a0 <__ctype_b_loc@plt>
  405cfc:	ldr	x9, [x0]
  405d00:	mov	x8, x19
  405d04:	and	x10, x21, #0xff
  405d08:	ldrh	w10, [x9, x10, lsl #1]
  405d0c:	tbz	w10, #12, 405d20 <ferror@plt+0x3290>
  405d10:	ldrb	w21, [x8, #1]!
  405d14:	cbnz	w21, 405d04 <ferror@plt+0x3274>
  405d18:	b	405d20 <ferror@plt+0x3290>
  405d1c:	mov	x8, xzr
  405d20:	cbz	x20, 405d28 <ferror@plt+0x3298>
  405d24:	str	x8, [x20]
  405d28:	cmp	x8, x19
  405d2c:	b.ls	405d40 <ferror@plt+0x32b0>  // b.plast
  405d30:	ldrb	w8, [x8]
  405d34:	cmp	w8, #0x0
  405d38:	cset	w0, eq  // eq = none
  405d3c:	b	405d44 <ferror@plt+0x32b4>
  405d40:	mov	w0, wzr
  405d44:	ldp	x20, x19, [sp, #32]
  405d48:	ldr	x21, [sp, #16]
  405d4c:	ldp	x29, x30, [sp], #48
  405d50:	ret
  405d54:	sub	sp, sp, #0x110
  405d58:	stp	x29, x30, [sp, #208]
  405d5c:	add	x29, sp, #0xd0
  405d60:	mov	x8, #0xffffffffffffffd0    	// #-48
  405d64:	mov	x9, sp
  405d68:	sub	x10, x29, #0x50
  405d6c:	stp	x28, x23, [sp, #224]
  405d70:	stp	x22, x21, [sp, #240]
  405d74:	stp	x20, x19, [sp, #256]
  405d78:	mov	x20, x1
  405d7c:	mov	x19, x0
  405d80:	movk	x8, #0xff80, lsl #32
  405d84:	add	x11, x29, #0x40
  405d88:	add	x9, x9, #0x80
  405d8c:	add	x22, x10, #0x30
  405d90:	mov	w23, #0xffffffd0            	// #-48
  405d94:	stp	x2, x3, [x29, #-80]
  405d98:	stp	x4, x5, [x29, #-64]
  405d9c:	stp	x6, x7, [x29, #-48]
  405da0:	stp	q1, q2, [sp, #16]
  405da4:	stp	q3, q4, [sp, #48]
  405da8:	str	q0, [sp]
  405dac:	stp	q5, q6, [sp, #80]
  405db0:	str	q7, [sp, #112]
  405db4:	stp	x9, x8, [x29, #-16]
  405db8:	stp	x11, x22, [x29, #-32]
  405dbc:	tbnz	w23, #31, 405dc8 <ferror@plt+0x3338>
  405dc0:	mov	w8, w23
  405dc4:	b	405de0 <ferror@plt+0x3350>
  405dc8:	add	w8, w23, #0x8
  405dcc:	cmn	w23, #0x8
  405dd0:	stur	w8, [x29, #-8]
  405dd4:	b.gt	405de0 <ferror@plt+0x3350>
  405dd8:	add	x9, x22, w23, sxtw
  405ddc:	b	405dec <ferror@plt+0x335c>
  405de0:	ldur	x9, [x29, #-32]
  405de4:	add	x10, x9, #0x8
  405de8:	stur	x10, [x29, #-32]
  405dec:	ldr	x1, [x9]
  405df0:	cbz	x1, 405e68 <ferror@plt+0x33d8>
  405df4:	tbnz	w8, #31, 405e00 <ferror@plt+0x3370>
  405df8:	mov	w23, w8
  405dfc:	b	405e18 <ferror@plt+0x3388>
  405e00:	add	w23, w8, #0x8
  405e04:	cmn	w8, #0x8
  405e08:	stur	w23, [x29, #-8]
  405e0c:	b.gt	405e18 <ferror@plt+0x3388>
  405e10:	add	x8, x22, w8, sxtw
  405e14:	b	405e24 <ferror@plt+0x3394>
  405e18:	ldur	x8, [x29, #-32]
  405e1c:	add	x9, x8, #0x8
  405e20:	stur	x9, [x29, #-32]
  405e24:	ldr	x21, [x8]
  405e28:	cbz	x21, 405e68 <ferror@plt+0x33d8>
  405e2c:	mov	x0, x19
  405e30:	bl	402780 <strcmp@plt>
  405e34:	cbz	w0, 405e4c <ferror@plt+0x33bc>
  405e38:	mov	x0, x19
  405e3c:	mov	x1, x21
  405e40:	bl	402780 <strcmp@plt>
  405e44:	cbnz	w0, 405dbc <ferror@plt+0x332c>
  405e48:	b	405e50 <ferror@plt+0x33c0>
  405e4c:	mov	w0, #0x1                   	// #1
  405e50:	ldp	x20, x19, [sp, #256]
  405e54:	ldp	x22, x21, [sp, #240]
  405e58:	ldp	x28, x23, [sp, #224]
  405e5c:	ldp	x29, x30, [sp, #208]
  405e60:	add	sp, sp, #0x110
  405e64:	ret
  405e68:	adrp	x8, 419000 <ferror@plt+0x16570>
  405e6c:	ldr	w0, [x8, #952]
  405e70:	adrp	x1, 408000 <ferror@plt+0x5570>
  405e74:	add	x1, x1, #0x1d3
  405e78:	mov	x2, x20
  405e7c:	mov	x3, x19
  405e80:	bl	4029b0 <errx@plt>
  405e84:	cbz	x1, 405ea8 <ferror@plt+0x3418>
  405e88:	sxtb	w8, w2
  405e8c:	ldrsb	w9, [x0]
  405e90:	cbz	w9, 405ea8 <ferror@plt+0x3418>
  405e94:	cmp	w8, w9
  405e98:	b.eq	405eac <ferror@plt+0x341c>  // b.none
  405e9c:	sub	x1, x1, #0x1
  405ea0:	add	x0, x0, #0x1
  405ea4:	cbnz	x1, 405e8c <ferror@plt+0x33fc>
  405ea8:	mov	x0, xzr
  405eac:	ret
  405eb0:	stp	x29, x30, [sp, #-32]!
  405eb4:	stp	x20, x19, [sp, #16]
  405eb8:	mov	x29, sp
  405ebc:	mov	x20, x1
  405ec0:	mov	x19, x0
  405ec4:	bl	406020 <ferror@plt+0x3590>
  405ec8:	cmp	x0, w0, sxtw
  405ecc:	b.ne	405ee4 <ferror@plt+0x3454>  // b.any
  405ed0:	cmp	w0, w0, sxth
  405ed4:	b.ne	405ee4 <ferror@plt+0x3454>  // b.any
  405ed8:	ldp	x20, x19, [sp, #16]
  405edc:	ldp	x29, x30, [sp], #32
  405ee0:	ret
  405ee4:	bl	402a00 <__errno_location@plt>
  405ee8:	mov	w8, #0x22                  	// #34
  405eec:	str	w8, [x0]
  405ef0:	adrp	x8, 419000 <ferror@plt+0x16570>
  405ef4:	ldr	w0, [x8, #952]
  405ef8:	adrp	x1, 408000 <ferror@plt+0x5570>
  405efc:	add	x1, x1, #0x1d3
  405f00:	mov	x2, x20
  405f04:	mov	x3, x19
  405f08:	bl	402a50 <err@plt>
  405f0c:	stp	x29, x30, [sp, #-32]!
  405f10:	stp	x20, x19, [sp, #16]
  405f14:	mov	x29, sp
  405f18:	mov	x20, x1
  405f1c:	mov	x19, x0
  405f20:	bl	406020 <ferror@plt+0x3590>
  405f24:	cmp	x0, w0, sxtw
  405f28:	b.ne	405f38 <ferror@plt+0x34a8>  // b.any
  405f2c:	ldp	x20, x19, [sp, #16]
  405f30:	ldp	x29, x30, [sp], #32
  405f34:	ret
  405f38:	bl	402a00 <__errno_location@plt>
  405f3c:	mov	w8, #0x22                  	// #34
  405f40:	str	w8, [x0]
  405f44:	adrp	x8, 419000 <ferror@plt+0x16570>
  405f48:	ldr	w0, [x8, #952]
  405f4c:	adrp	x1, 408000 <ferror@plt+0x5570>
  405f50:	add	x1, x1, #0x1d3
  405f54:	mov	x2, x20
  405f58:	mov	x3, x19
  405f5c:	bl	402a50 <err@plt>
  405f60:	stp	x29, x30, [sp, #-32]!
  405f64:	mov	w2, #0xa                   	// #10
  405f68:	stp	x20, x19, [sp, #16]
  405f6c:	mov	x29, sp
  405f70:	mov	x20, x1
  405f74:	mov	x19, x0
  405f78:	bl	406190 <ferror@plt+0x3700>
  405f7c:	lsr	x8, x0, #32
  405f80:	cbnz	x8, 405f98 <ferror@plt+0x3508>
  405f84:	cmp	w0, #0x10, lsl #12
  405f88:	b.cs	405f98 <ferror@plt+0x3508>  // b.hs, b.nlast
  405f8c:	ldp	x20, x19, [sp, #16]
  405f90:	ldp	x29, x30, [sp], #32
  405f94:	ret
  405f98:	bl	402a00 <__errno_location@plt>
  405f9c:	mov	w8, #0x22                  	// #34
  405fa0:	str	w8, [x0]
  405fa4:	adrp	x8, 419000 <ferror@plt+0x16570>
  405fa8:	ldr	w0, [x8, #952]
  405fac:	adrp	x1, 408000 <ferror@plt+0x5570>
  405fb0:	add	x1, x1, #0x1d3
  405fb4:	mov	x2, x20
  405fb8:	mov	x3, x19
  405fbc:	bl	402a50 <err@plt>
  405fc0:	stp	x29, x30, [sp, #-32]!
  405fc4:	mov	w2, #0x10                  	// #16
  405fc8:	stp	x20, x19, [sp, #16]
  405fcc:	mov	x29, sp
  405fd0:	mov	x20, x1
  405fd4:	mov	x19, x0
  405fd8:	bl	406190 <ferror@plt+0x3700>
  405fdc:	lsr	x8, x0, #32
  405fe0:	cbnz	x8, 405ff8 <ferror@plt+0x3568>
  405fe4:	cmp	w0, #0x10, lsl #12
  405fe8:	b.cs	405ff8 <ferror@plt+0x3568>  // b.hs, b.nlast
  405fec:	ldp	x20, x19, [sp, #16]
  405ff0:	ldp	x29, x30, [sp], #32
  405ff4:	ret
  405ff8:	bl	402a00 <__errno_location@plt>
  405ffc:	mov	w8, #0x22                  	// #34
  406000:	str	w8, [x0]
  406004:	adrp	x8, 419000 <ferror@plt+0x16570>
  406008:	ldr	w0, [x8, #952]
  40600c:	adrp	x1, 408000 <ferror@plt+0x5570>
  406010:	add	x1, x1, #0x1d3
  406014:	mov	x2, x20
  406018:	mov	x3, x19
  40601c:	bl	402a50 <err@plt>
  406020:	stp	x29, x30, [sp, #-48]!
  406024:	mov	x29, sp
  406028:	str	x21, [sp, #16]
  40602c:	stp	x20, x19, [sp, #32]
  406030:	mov	x20, x1
  406034:	mov	x19, x0
  406038:	str	xzr, [x29, #24]
  40603c:	bl	402a00 <__errno_location@plt>
  406040:	str	wzr, [x0]
  406044:	cbz	x19, 406098 <ferror@plt+0x3608>
  406048:	ldrb	w8, [x19]
  40604c:	cbz	w8, 406098 <ferror@plt+0x3608>
  406050:	mov	x21, x0
  406054:	add	x1, x29, #0x18
  406058:	mov	w2, #0xa                   	// #10
  40605c:	mov	x0, x19
  406060:	mov	w3, wzr
  406064:	bl	4025d0 <__strtol_internal@plt>
  406068:	ldr	w8, [x21]
  40606c:	cbnz	w8, 4060b4 <ferror@plt+0x3624>
  406070:	ldr	x8, [x29, #24]
  406074:	cmp	x8, x19
  406078:	b.eq	406098 <ferror@plt+0x3608>  // b.none
  40607c:	cbz	x8, 406088 <ferror@plt+0x35f8>
  406080:	ldrb	w8, [x8]
  406084:	cbnz	w8, 406098 <ferror@plt+0x3608>
  406088:	ldp	x20, x19, [sp, #32]
  40608c:	ldr	x21, [sp, #16]
  406090:	ldp	x29, x30, [sp], #48
  406094:	ret
  406098:	adrp	x8, 419000 <ferror@plt+0x16570>
  40609c:	ldr	w0, [x8, #952]
  4060a0:	adrp	x1, 408000 <ferror@plt+0x5570>
  4060a4:	add	x1, x1, #0x1d3
  4060a8:	mov	x2, x20
  4060ac:	mov	x3, x19
  4060b0:	bl	4029b0 <errx@plt>
  4060b4:	adrp	x9, 419000 <ferror@plt+0x16570>
  4060b8:	ldr	w0, [x9, #952]
  4060bc:	cmp	w8, #0x22
  4060c0:	b.ne	4060a0 <ferror@plt+0x3610>  // b.any
  4060c4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4060c8:	add	x1, x1, #0x1d3
  4060cc:	mov	x2, x20
  4060d0:	mov	x3, x19
  4060d4:	bl	402a50 <err@plt>
  4060d8:	stp	x29, x30, [sp, #-32]!
  4060dc:	mov	w2, #0xa                   	// #10
  4060e0:	stp	x20, x19, [sp, #16]
  4060e4:	mov	x29, sp
  4060e8:	mov	x20, x1
  4060ec:	mov	x19, x0
  4060f0:	bl	406190 <ferror@plt+0x3700>
  4060f4:	lsr	x8, x0, #32
  4060f8:	cbnz	x8, 406108 <ferror@plt+0x3678>
  4060fc:	ldp	x20, x19, [sp, #16]
  406100:	ldp	x29, x30, [sp], #32
  406104:	ret
  406108:	bl	402a00 <__errno_location@plt>
  40610c:	mov	w8, #0x22                  	// #34
  406110:	str	w8, [x0]
  406114:	adrp	x8, 419000 <ferror@plt+0x16570>
  406118:	ldr	w0, [x8, #952]
  40611c:	adrp	x1, 408000 <ferror@plt+0x5570>
  406120:	add	x1, x1, #0x1d3
  406124:	mov	x2, x20
  406128:	mov	x3, x19
  40612c:	bl	402a50 <err@plt>
  406130:	stp	x29, x30, [sp, #-32]!
  406134:	mov	w2, #0x10                  	// #16
  406138:	stp	x20, x19, [sp, #16]
  40613c:	mov	x29, sp
  406140:	mov	x20, x1
  406144:	mov	x19, x0
  406148:	bl	406190 <ferror@plt+0x3700>
  40614c:	lsr	x8, x0, #32
  406150:	cbnz	x8, 406160 <ferror@plt+0x36d0>
  406154:	ldp	x20, x19, [sp, #16]
  406158:	ldp	x29, x30, [sp], #32
  40615c:	ret
  406160:	bl	402a00 <__errno_location@plt>
  406164:	mov	w8, #0x22                  	// #34
  406168:	str	w8, [x0]
  40616c:	adrp	x8, 419000 <ferror@plt+0x16570>
  406170:	ldr	w0, [x8, #952]
  406174:	adrp	x1, 408000 <ferror@plt+0x5570>
  406178:	add	x1, x1, #0x1d3
  40617c:	mov	x2, x20
  406180:	mov	x3, x19
  406184:	bl	402a50 <err@plt>
  406188:	mov	w2, #0xa                   	// #10
  40618c:	b	406190 <ferror@plt+0x3700>
  406190:	sub	sp, sp, #0x40
  406194:	stp	x29, x30, [sp, #16]
  406198:	stp	x22, x21, [sp, #32]
  40619c:	stp	x20, x19, [sp, #48]
  4061a0:	add	x29, sp, #0x10
  4061a4:	mov	w21, w2
  4061a8:	mov	x20, x1
  4061ac:	mov	x19, x0
  4061b0:	str	xzr, [sp, #8]
  4061b4:	bl	402a00 <__errno_location@plt>
  4061b8:	str	wzr, [x0]
  4061bc:	cbz	x19, 406214 <ferror@plt+0x3784>
  4061c0:	ldrb	w8, [x19]
  4061c4:	cbz	w8, 406214 <ferror@plt+0x3784>
  4061c8:	mov	x22, x0
  4061cc:	add	x1, sp, #0x8
  4061d0:	mov	x0, x19
  4061d4:	mov	w2, w21
  4061d8:	mov	w3, wzr
  4061dc:	bl	402670 <__strtoul_internal@plt>
  4061e0:	ldr	w8, [x22]
  4061e4:	cbnz	w8, 406230 <ferror@plt+0x37a0>
  4061e8:	ldr	x8, [sp, #8]
  4061ec:	cmp	x8, x19
  4061f0:	b.eq	406214 <ferror@plt+0x3784>  // b.none
  4061f4:	cbz	x8, 406200 <ferror@plt+0x3770>
  4061f8:	ldrb	w8, [x8]
  4061fc:	cbnz	w8, 406214 <ferror@plt+0x3784>
  406200:	ldp	x20, x19, [sp, #48]
  406204:	ldp	x22, x21, [sp, #32]
  406208:	ldp	x29, x30, [sp, #16]
  40620c:	add	sp, sp, #0x40
  406210:	ret
  406214:	adrp	x8, 419000 <ferror@plt+0x16570>
  406218:	ldr	w0, [x8, #952]
  40621c:	adrp	x1, 408000 <ferror@plt+0x5570>
  406220:	add	x1, x1, #0x1d3
  406224:	mov	x2, x20
  406228:	mov	x3, x19
  40622c:	bl	4029b0 <errx@plt>
  406230:	adrp	x9, 419000 <ferror@plt+0x16570>
  406234:	ldr	w0, [x9, #952]
  406238:	cmp	w8, #0x22
  40623c:	b.ne	40621c <ferror@plt+0x378c>  // b.any
  406240:	adrp	x1, 408000 <ferror@plt+0x5570>
  406244:	add	x1, x1, #0x1d3
  406248:	mov	x2, x20
  40624c:	mov	x3, x19
  406250:	bl	402a50 <err@plt>
  406254:	mov	w2, #0x10                  	// #16
  406258:	b	406190 <ferror@plt+0x3700>
  40625c:	stp	x29, x30, [sp, #-48]!
  406260:	mov	x29, sp
  406264:	str	x21, [sp, #16]
  406268:	stp	x20, x19, [sp, #32]
  40626c:	mov	x20, x1
  406270:	mov	x19, x0
  406274:	str	xzr, [x29, #24]
  406278:	bl	402a00 <__errno_location@plt>
  40627c:	str	wzr, [x0]
  406280:	cbz	x19, 4062cc <ferror@plt+0x383c>
  406284:	ldrb	w8, [x19]
  406288:	cbz	w8, 4062cc <ferror@plt+0x383c>
  40628c:	mov	x21, x0
  406290:	add	x1, x29, #0x18
  406294:	mov	x0, x19
  406298:	bl	402420 <strtod@plt>
  40629c:	ldr	w8, [x21]
  4062a0:	cbnz	w8, 4062e8 <ferror@plt+0x3858>
  4062a4:	ldr	x8, [x29, #24]
  4062a8:	cmp	x8, x19
  4062ac:	b.eq	4062cc <ferror@plt+0x383c>  // b.none
  4062b0:	cbz	x8, 4062bc <ferror@plt+0x382c>
  4062b4:	ldrb	w8, [x8]
  4062b8:	cbnz	w8, 4062cc <ferror@plt+0x383c>
  4062bc:	ldp	x20, x19, [sp, #32]
  4062c0:	ldr	x21, [sp, #16]
  4062c4:	ldp	x29, x30, [sp], #48
  4062c8:	ret
  4062cc:	adrp	x8, 419000 <ferror@plt+0x16570>
  4062d0:	ldr	w0, [x8, #952]
  4062d4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4062d8:	add	x1, x1, #0x1d3
  4062dc:	mov	x2, x20
  4062e0:	mov	x3, x19
  4062e4:	bl	4029b0 <errx@plt>
  4062e8:	adrp	x9, 419000 <ferror@plt+0x16570>
  4062ec:	ldr	w0, [x9, #952]
  4062f0:	cmp	w8, #0x22
  4062f4:	b.ne	4062d4 <ferror@plt+0x3844>  // b.any
  4062f8:	adrp	x1, 408000 <ferror@plt+0x5570>
  4062fc:	add	x1, x1, #0x1d3
  406300:	mov	x2, x20
  406304:	mov	x3, x19
  406308:	bl	402a50 <err@plt>
  40630c:	stp	x29, x30, [sp, #-48]!
  406310:	mov	x29, sp
  406314:	str	x21, [sp, #16]
  406318:	stp	x20, x19, [sp, #32]
  40631c:	mov	x20, x1
  406320:	mov	x19, x0
  406324:	str	xzr, [x29, #24]
  406328:	bl	402a00 <__errno_location@plt>
  40632c:	str	wzr, [x0]
  406330:	cbz	x19, 406380 <ferror@plt+0x38f0>
  406334:	ldrb	w8, [x19]
  406338:	cbz	w8, 406380 <ferror@plt+0x38f0>
  40633c:	mov	x21, x0
  406340:	add	x1, x29, #0x18
  406344:	mov	w2, #0xa                   	// #10
  406348:	mov	x0, x19
  40634c:	bl	4027c0 <strtol@plt>
  406350:	ldr	w8, [x21]
  406354:	cbnz	w8, 40639c <ferror@plt+0x390c>
  406358:	ldr	x8, [x29, #24]
  40635c:	cmp	x8, x19
  406360:	b.eq	406380 <ferror@plt+0x38f0>  // b.none
  406364:	cbz	x8, 406370 <ferror@plt+0x38e0>
  406368:	ldrb	w8, [x8]
  40636c:	cbnz	w8, 406380 <ferror@plt+0x38f0>
  406370:	ldp	x20, x19, [sp, #32]
  406374:	ldr	x21, [sp, #16]
  406378:	ldp	x29, x30, [sp], #48
  40637c:	ret
  406380:	adrp	x8, 419000 <ferror@plt+0x16570>
  406384:	ldr	w0, [x8, #952]
  406388:	adrp	x1, 408000 <ferror@plt+0x5570>
  40638c:	add	x1, x1, #0x1d3
  406390:	mov	x2, x20
  406394:	mov	x3, x19
  406398:	bl	4029b0 <errx@plt>
  40639c:	adrp	x9, 419000 <ferror@plt+0x16570>
  4063a0:	ldr	w0, [x9, #952]
  4063a4:	cmp	w8, #0x22
  4063a8:	b.ne	406388 <ferror@plt+0x38f8>  // b.any
  4063ac:	adrp	x1, 408000 <ferror@plt+0x5570>
  4063b0:	add	x1, x1, #0x1d3
  4063b4:	mov	x2, x20
  4063b8:	mov	x3, x19
  4063bc:	bl	402a50 <err@plt>
  4063c0:	stp	x29, x30, [sp, #-48]!
  4063c4:	mov	x29, sp
  4063c8:	str	x21, [sp, #16]
  4063cc:	stp	x20, x19, [sp, #32]
  4063d0:	mov	x20, x1
  4063d4:	mov	x19, x0
  4063d8:	str	xzr, [x29, #24]
  4063dc:	bl	402a00 <__errno_location@plt>
  4063e0:	str	wzr, [x0]
  4063e4:	cbz	x19, 406434 <ferror@plt+0x39a4>
  4063e8:	ldrb	w8, [x19]
  4063ec:	cbz	w8, 406434 <ferror@plt+0x39a4>
  4063f0:	mov	x21, x0
  4063f4:	add	x1, x29, #0x18
  4063f8:	mov	w2, #0xa                   	// #10
  4063fc:	mov	x0, x19
  406400:	bl	402390 <strtoul@plt>
  406404:	ldr	w8, [x21]
  406408:	cbnz	w8, 406450 <ferror@plt+0x39c0>
  40640c:	ldr	x8, [x29, #24]
  406410:	cmp	x8, x19
  406414:	b.eq	406434 <ferror@plt+0x39a4>  // b.none
  406418:	cbz	x8, 406424 <ferror@plt+0x3994>
  40641c:	ldrb	w8, [x8]
  406420:	cbnz	w8, 406434 <ferror@plt+0x39a4>
  406424:	ldp	x20, x19, [sp, #32]
  406428:	ldr	x21, [sp, #16]
  40642c:	ldp	x29, x30, [sp], #48
  406430:	ret
  406434:	adrp	x8, 419000 <ferror@plt+0x16570>
  406438:	ldr	w0, [x8, #952]
  40643c:	adrp	x1, 408000 <ferror@plt+0x5570>
  406440:	add	x1, x1, #0x1d3
  406444:	mov	x2, x20
  406448:	mov	x3, x19
  40644c:	bl	4029b0 <errx@plt>
  406450:	adrp	x9, 419000 <ferror@plt+0x16570>
  406454:	ldr	w0, [x9, #952]
  406458:	cmp	w8, #0x22
  40645c:	b.ne	40643c <ferror@plt+0x39ac>  // b.any
  406460:	adrp	x1, 408000 <ferror@plt+0x5570>
  406464:	add	x1, x1, #0x1d3
  406468:	mov	x2, x20
  40646c:	mov	x3, x19
  406470:	bl	402a50 <err@plt>
  406474:	sub	sp, sp, #0x30
  406478:	stp	x20, x19, [sp, #32]
  40647c:	mov	x20, x1
  406480:	add	x1, sp, #0x8
  406484:	mov	x2, xzr
  406488:	stp	x29, x30, [sp, #16]
  40648c:	add	x29, sp, #0x10
  406490:	mov	x19, x0
  406494:	bl	405808 <ferror@plt+0x2d78>
  406498:	cbnz	w0, 4064b0 <ferror@plt+0x3a20>
  40649c:	ldr	x0, [sp, #8]
  4064a0:	ldp	x20, x19, [sp, #32]
  4064a4:	ldp	x29, x30, [sp, #16]
  4064a8:	add	sp, sp, #0x30
  4064ac:	ret
  4064b0:	bl	402a00 <__errno_location@plt>
  4064b4:	adrp	x9, 419000 <ferror@plt+0x16570>
  4064b8:	ldr	w8, [x0]
  4064bc:	ldr	w0, [x9, #952]
  4064c0:	adrp	x1, 408000 <ferror@plt+0x5570>
  4064c4:	add	x1, x1, #0x1d3
  4064c8:	mov	x2, x20
  4064cc:	mov	x3, x19
  4064d0:	cbnz	w8, 4064d8 <ferror@plt+0x3a48>
  4064d4:	bl	4029b0 <errx@plt>
  4064d8:	bl	402a50 <err@plt>
  4064dc:	stp	x29, x30, [sp, #-32]!
  4064e0:	str	x19, [sp, #16]
  4064e4:	mov	x19, x1
  4064e8:	mov	x1, x2
  4064ec:	mov	x29, sp
  4064f0:	bl	40625c <ferror@plt+0x37cc>
  4064f4:	fcvtzs	x8, d0
  4064f8:	mov	x9, #0x848000000000        	// #145685290680320
  4064fc:	movk	x9, #0x412e, lsl #48
  406500:	scvtf	d1, x8
  406504:	fmov	d2, x9
  406508:	fsub	d0, d0, d1
  40650c:	fmul	d0, d0, d2
  406510:	fcvtzs	x9, d0
  406514:	stp	x8, x9, [x19]
  406518:	ldr	x19, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #32
  406520:	ret
  406524:	and	w8, w0, #0xf000
  406528:	sub	w8, w8, #0x1, lsl #12
  40652c:	lsr	w9, w8, #12
  406530:	cmp	w9, #0xb
  406534:	mov	w8, wzr
  406538:	b.hi	40658c <ferror@plt+0x3afc>  // b.pmore
  40653c:	adrp	x10, 408000 <ferror@plt+0x5570>
  406540:	add	x10, x10, #0x1b5
  406544:	adr	x11, 406558 <ferror@plt+0x3ac8>
  406548:	ldrb	w12, [x10, x9]
  40654c:	add	x11, x11, x12, lsl #2
  406550:	mov	w9, #0x64                  	// #100
  406554:	br	x11
  406558:	mov	w9, #0x70                  	// #112
  40655c:	b	406584 <ferror@plt+0x3af4>
  406560:	mov	w9, #0x63                  	// #99
  406564:	b	406584 <ferror@plt+0x3af4>
  406568:	mov	w9, #0x62                  	// #98
  40656c:	b	406584 <ferror@plt+0x3af4>
  406570:	mov	w9, #0x6c                  	// #108
  406574:	b	406584 <ferror@plt+0x3af4>
  406578:	mov	w9, #0x73                  	// #115
  40657c:	b	406584 <ferror@plt+0x3af4>
  406580:	mov	w9, #0x2d                  	// #45
  406584:	mov	w8, #0x1                   	// #1
  406588:	strb	w9, [x1]
  40658c:	tst	w0, #0x100
  406590:	mov	w9, #0x72                  	// #114
  406594:	mov	w10, #0x2d                  	// #45
  406598:	add	x11, x1, x8
  40659c:	mov	w12, #0x77                  	// #119
  4065a0:	csel	w17, w10, w9, eq  // eq = none
  4065a4:	tst	w0, #0x80
  4065a8:	mov	w14, #0x53                  	// #83
  4065ac:	mov	w15, #0x73                  	// #115
  4065b0:	mov	w16, #0x78                  	// #120
  4065b4:	strb	w17, [x11]
  4065b8:	csel	w17, w10, w12, eq  // eq = none
  4065bc:	tst	w0, #0x40
  4065c0:	orr	x13, x8, #0x2
  4065c4:	strb	w17, [x11, #1]
  4065c8:	csel	w11, w15, w14, ne  // ne = any
  4065cc:	csel	w17, w16, w10, ne  // ne = any
  4065d0:	tst	w0, #0x800
  4065d4:	csel	w11, w17, w11, eq  // eq = none
  4065d8:	add	x13, x13, x1
  4065dc:	tst	w0, #0x20
  4065e0:	strb	w11, [x13]
  4065e4:	csel	w11, w10, w9, eq  // eq = none
  4065e8:	tst	w0, #0x10
  4065ec:	strb	w11, [x13, #1]
  4065f0:	csel	w11, w10, w12, eq  // eq = none
  4065f4:	tst	w0, #0x8
  4065f8:	csel	w14, w15, w14, ne  // ne = any
  4065fc:	csel	w15, w16, w10, ne  // ne = any
  406600:	tst	w0, #0x400
  406604:	orr	x8, x8, #0x6
  406608:	csel	w14, w15, w14, eq  // eq = none
  40660c:	tst	w0, #0x4
  406610:	add	x8, x8, x1
  406614:	csel	w9, w10, w9, eq  // eq = none
  406618:	tst	w0, #0x2
  40661c:	mov	w17, #0x54                  	// #84
  406620:	strb	w11, [x13, #2]
  406624:	mov	w11, #0x74                  	// #116
  406628:	strb	w14, [x13, #3]
  40662c:	strb	w9, [x8]
  406630:	csel	w9, w10, w12, eq  // eq = none
  406634:	tst	w0, #0x1
  406638:	strb	w9, [x8, #1]
  40663c:	csel	w9, w11, w17, ne  // ne = any
  406640:	csel	w10, w16, w10, ne  // ne = any
  406644:	tst	w0, #0x200
  406648:	csel	w9, w10, w9, eq  // eq = none
  40664c:	mov	x0, x1
  406650:	strb	w9, [x8, #2]
  406654:	strb	wzr, [x8, #3]
  406658:	ret
  40665c:	sub	sp, sp, #0x50
  406660:	add	x8, sp, #0x8
  406664:	stp	x29, x30, [sp, #48]
  406668:	stp	x20, x19, [sp, #64]
  40666c:	add	x29, sp, #0x30
  406670:	tbz	w0, #1, 406680 <ferror@plt+0x3bf0>
  406674:	orr	x8, x8, #0x1
  406678:	mov	w9, #0x20                  	// #32
  40667c:	strb	w9, [sp, #8]
  406680:	cmp	x1, #0x400
  406684:	b.cs	406698 <ferror@plt+0x3c08>  // b.hs, b.nlast
  406688:	mov	w9, #0x42                  	// #66
  40668c:	mov	w19, w1
  406690:	strh	w9, [x8]
  406694:	b	4067f8 <ferror@plt+0x3d68>
  406698:	cmp	x1, #0x100, lsl #12
  40669c:	b.cs	4066a8 <ferror@plt+0x3c18>  // b.hs, b.nlast
  4066a0:	mov	w9, #0xa                   	// #10
  4066a4:	b	4066ec <ferror@plt+0x3c5c>
  4066a8:	lsr	x9, x1, #30
  4066ac:	cbnz	x9, 4066b8 <ferror@plt+0x3c28>
  4066b0:	mov	w9, #0x14                  	// #20
  4066b4:	b	4066ec <ferror@plt+0x3c5c>
  4066b8:	lsr	x9, x1, #40
  4066bc:	cbnz	x9, 4066c8 <ferror@plt+0x3c38>
  4066c0:	mov	w9, #0x1e                  	// #30
  4066c4:	b	4066ec <ferror@plt+0x3c5c>
  4066c8:	lsr	x9, x1, #50
  4066cc:	cbnz	x9, 4066d8 <ferror@plt+0x3c48>
  4066d0:	mov	w9, #0x28                  	// #40
  4066d4:	b	4066ec <ferror@plt+0x3c5c>
  4066d8:	lsr	x9, x1, #60
  4066dc:	mov	w10, #0x3c                  	// #60
  4066e0:	cmp	x9, #0x0
  4066e4:	mov	w9, #0x32                  	// #50
  4066e8:	csel	w9, w9, w10, eq  // eq = none
  4066ec:	mov	w10, #0xcccd                	// #52429
  4066f0:	movk	w10, #0xcccc, lsl #16
  4066f4:	adrp	x11, 408000 <ferror@plt+0x5570>
  4066f8:	umull	x10, w9, w10
  4066fc:	add	x11, x11, #0x1dc
  406700:	lsr	x10, x10, #35
  406704:	ldrb	w12, [x11, x10]
  406708:	mov	x10, #0xffffffffffffffff    	// #-1
  40670c:	lsl	x10, x10, x9
  406710:	mov	x11, x8
  406714:	lsr	x19, x1, x9
  406718:	bic	x10, x1, x10
  40671c:	strb	w12, [x11], #1
  406720:	tbz	w0, #0, 406738 <ferror@plt+0x3ca8>
  406724:	cmp	w9, #0xa
  406728:	b.cc	406738 <ferror@plt+0x3ca8>  // b.lo, b.ul, b.last
  40672c:	mov	w11, #0x4269                	// #17001
  406730:	sturh	w11, [x8, #1]
  406734:	add	x11, x8, #0x3
  406738:	strb	wzr, [x11]
  40673c:	cbz	x10, 4067f8 <ferror@plt+0x3d68>
  406740:	sub	w8, w9, #0xa
  406744:	lsr	x8, x10, x8
  406748:	tbnz	w0, #2, 406760 <ferror@plt+0x3cd0>
  40674c:	sub	x9, x8, #0x3b6
  406750:	cmp	x9, #0x64
  406754:	b.cs	4067d4 <ferror@plt+0x3d44>  // b.hs, b.nlast
  406758:	add	w19, w19, #0x1
  40675c:	b	4067f8 <ferror@plt+0x3d68>
  406760:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406764:	add	x8, x8, #0x5
  406768:	movk	x9, #0xcccd
  40676c:	umulh	x10, x8, x9
  406770:	lsr	x20, x10, #3
  406774:	mul	x9, x20, x9
  406778:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40677c:	ror	x9, x9, #1
  406780:	movk	x10, #0x1999, lsl #48
  406784:	cmp	x9, x10
  406788:	b.ls	4067d8 <ferror@plt+0x3d48>  // b.plast
  40678c:	cbz	x20, 4067f8 <ferror@plt+0x3d68>
  406790:	bl	402510 <localeconv@plt>
  406794:	cbz	x0, 4067a8 <ferror@plt+0x3d18>
  406798:	ldr	x4, [x0]
  40679c:	cbz	x4, 4067a8 <ferror@plt+0x3d18>
  4067a0:	ldrb	w8, [x4]
  4067a4:	cbnz	w8, 4067b0 <ferror@plt+0x3d20>
  4067a8:	adrp	x4, 408000 <ferror@plt+0x5570>
  4067ac:	add	x4, x4, #0x1e4
  4067b0:	adrp	x2, 408000 <ferror@plt+0x5570>
  4067b4:	add	x2, x2, #0x1e6
  4067b8:	add	x0, sp, #0x10
  4067bc:	add	x6, sp, #0x8
  4067c0:	mov	w1, #0x20                  	// #32
  4067c4:	mov	w3, w19
  4067c8:	mov	x5, x20
  4067cc:	bl	4024f0 <snprintf@plt>
  4067d0:	b	406814 <ferror@plt+0x3d84>
  4067d4:	add	x8, x8, #0x32
  4067d8:	mov	x9, #0xf5c3                	// #62915
  4067dc:	movk	x9, #0x5c28, lsl #16
  4067e0:	movk	x9, #0xc28f, lsl #32
  4067e4:	lsr	x8, x8, #2
  4067e8:	movk	x9, #0x28f5, lsl #48
  4067ec:	umulh	x8, x8, x9
  4067f0:	lsr	x20, x8, #2
  4067f4:	cbnz	x20, 406790 <ferror@plt+0x3d00>
  4067f8:	adrp	x2, 408000 <ferror@plt+0x5570>
  4067fc:	add	x2, x2, #0x1f0
  406800:	add	x0, sp, #0x10
  406804:	add	x4, sp, #0x8
  406808:	mov	w1, #0x20                  	// #32
  40680c:	mov	w3, w19
  406810:	bl	4024f0 <snprintf@plt>
  406814:	add	x0, sp, #0x10
  406818:	bl	4026b0 <strdup@plt>
  40681c:	ldp	x20, x19, [sp, #64]
  406820:	ldp	x29, x30, [sp, #48]
  406824:	add	sp, sp, #0x50
  406828:	ret
  40682c:	stp	x29, x30, [sp, #-64]!
  406830:	stp	x24, x23, [sp, #16]
  406834:	stp	x22, x21, [sp, #32]
  406838:	stp	x20, x19, [sp, #48]
  40683c:	mov	x29, sp
  406840:	cbz	x0, 4068f4 <ferror@plt+0x3e64>
  406844:	mov	x19, x3
  406848:	mov	x9, x0
  40684c:	mov	w0, #0xffffffff            	// #-1
  406850:	cbz	x3, 4068f8 <ferror@plt+0x3e68>
  406854:	mov	x20, x2
  406858:	cbz	x2, 4068f8 <ferror@plt+0x3e68>
  40685c:	mov	x21, x1
  406860:	cbz	x1, 4068f8 <ferror@plt+0x3e68>
  406864:	ldrb	w10, [x9]
  406868:	cbz	w10, 4068f8 <ferror@plt+0x3e68>
  40686c:	mov	x23, xzr
  406870:	mov	x8, xzr
  406874:	add	x22, x9, #0x1
  406878:	b	40688c <ferror@plt+0x3dfc>
  40687c:	mov	x0, x23
  406880:	add	x22, x22, #0x1
  406884:	mov	x23, x0
  406888:	cbz	w10, 4068f8 <ferror@plt+0x3e68>
  40688c:	cmp	x23, x20
  406890:	b.cs	40690c <ferror@plt+0x3e7c>  // b.hs, b.nlast
  406894:	and	w11, w10, #0xff
  406898:	ldrb	w10, [x22]
  40689c:	sub	x9, x22, #0x1
  4068a0:	cmp	x8, #0x0
  4068a4:	csel	x8, x9, x8, eq  // eq = none
  4068a8:	cmp	w11, #0x2c
  4068ac:	csel	x9, x9, xzr, eq  // eq = none
  4068b0:	cmp	w10, #0x0
  4068b4:	csel	x24, x22, x9, eq  // eq = none
  4068b8:	cbz	x8, 40687c <ferror@plt+0x3dec>
  4068bc:	cbz	x24, 40687c <ferror@plt+0x3dec>
  4068c0:	subs	x1, x24, x8
  4068c4:	b.ls	4068f4 <ferror@plt+0x3e64>  // b.plast
  4068c8:	mov	x0, x8
  4068cc:	blr	x19
  4068d0:	cmn	w0, #0x1
  4068d4:	b.eq	4068f4 <ferror@plt+0x3e64>  // b.none
  4068d8:	str	w0, [x21, x23, lsl #2]
  4068dc:	ldrb	w8, [x24]
  4068e0:	add	x0, x23, #0x1
  4068e4:	cbz	w8, 4068f8 <ferror@plt+0x3e68>
  4068e8:	ldrb	w10, [x22]
  4068ec:	mov	x8, xzr
  4068f0:	b	406880 <ferror@plt+0x3df0>
  4068f4:	mov	w0, #0xffffffff            	// #-1
  4068f8:	ldp	x20, x19, [sp, #48]
  4068fc:	ldp	x22, x21, [sp, #32]
  406900:	ldp	x24, x23, [sp, #16]
  406904:	ldp	x29, x30, [sp], #64
  406908:	ret
  40690c:	mov	w0, #0xfffffffe            	// #-2
  406910:	b	4068f8 <ferror@plt+0x3e68>
  406914:	stp	x29, x30, [sp, #-80]!
  406918:	str	x25, [sp, #16]
  40691c:	stp	x24, x23, [sp, #32]
  406920:	stp	x22, x21, [sp, #48]
  406924:	stp	x20, x19, [sp, #64]
  406928:	mov	x29, sp
  40692c:	cbz	x0, 406954 <ferror@plt+0x3ec4>
  406930:	mov	x19, x3
  406934:	mov	x9, x0
  406938:	mov	w0, #0xffffffff            	// #-1
  40693c:	cbz	x3, 406958 <ferror@plt+0x3ec8>
  406940:	ldrb	w8, [x9]
  406944:	cbz	w8, 406958 <ferror@plt+0x3ec8>
  406948:	ldr	x11, [x19]
  40694c:	cmp	x11, x2
  406950:	b.ls	406970 <ferror@plt+0x3ee0>  // b.plast
  406954:	mov	w0, #0xffffffff            	// #-1
  406958:	ldp	x20, x19, [sp, #64]
  40695c:	ldp	x22, x21, [sp, #48]
  406960:	ldp	x24, x23, [sp, #32]
  406964:	ldr	x25, [sp, #16]
  406968:	ldp	x29, x30, [sp], #80
  40696c:	ret
  406970:	mov	x20, x4
  406974:	cmp	w8, #0x2b
  406978:	b.ne	406984 <ferror@plt+0x3ef4>  // b.any
  40697c:	add	x9, x9, #0x1
  406980:	b	40698c <ferror@plt+0x3efc>
  406984:	mov	x11, xzr
  406988:	str	xzr, [x19]
  40698c:	mov	w0, #0xffffffff            	// #-1
  406990:	cbz	x20, 406958 <ferror@plt+0x3ec8>
  406994:	sub	x21, x2, x11
  406998:	cbz	x21, 406958 <ferror@plt+0x3ec8>
  40699c:	cbz	x1, 406958 <ferror@plt+0x3ec8>
  4069a0:	ldrb	w10, [x9]
  4069a4:	cbz	w10, 406958 <ferror@plt+0x3ec8>
  4069a8:	mov	x24, xzr
  4069ac:	mov	x8, xzr
  4069b0:	add	x22, x1, x11, lsl #2
  4069b4:	add	x23, x9, #0x1
  4069b8:	b	4069cc <ferror@plt+0x3f3c>
  4069bc:	mov	x0, x24
  4069c0:	add	x23, x23, #0x1
  4069c4:	mov	x24, x0
  4069c8:	cbz	w10, 406a34 <ferror@plt+0x3fa4>
  4069cc:	cmp	x24, x21
  4069d0:	b.cs	406a4c <ferror@plt+0x3fbc>  // b.hs, b.nlast
  4069d4:	and	w11, w10, #0xff
  4069d8:	ldrb	w10, [x23]
  4069dc:	sub	x9, x23, #0x1
  4069e0:	cmp	x8, #0x0
  4069e4:	csel	x8, x9, x8, eq  // eq = none
  4069e8:	cmp	w11, #0x2c
  4069ec:	csel	x9, x9, xzr, eq  // eq = none
  4069f0:	cmp	w10, #0x0
  4069f4:	csel	x25, x23, x9, eq  // eq = none
  4069f8:	cbz	x8, 4069bc <ferror@plt+0x3f2c>
  4069fc:	cbz	x25, 4069bc <ferror@plt+0x3f2c>
  406a00:	subs	x1, x25, x8
  406a04:	b.ls	406954 <ferror@plt+0x3ec4>  // b.plast
  406a08:	mov	x0, x8
  406a0c:	blr	x20
  406a10:	cmn	w0, #0x1
  406a14:	b.eq	406954 <ferror@plt+0x3ec4>  // b.none
  406a18:	str	w0, [x22, x24, lsl #2]
  406a1c:	ldrb	w8, [x25]
  406a20:	add	x0, x24, #0x1
  406a24:	cbz	w8, 406a34 <ferror@plt+0x3fa4>
  406a28:	ldrb	w10, [x23]
  406a2c:	mov	x8, xzr
  406a30:	b	4069c0 <ferror@plt+0x3f30>
  406a34:	cmp	w0, #0x1
  406a38:	b.lt	406958 <ferror@plt+0x3ec8>  // b.tstop
  406a3c:	ldr	x8, [x19]
  406a40:	add	x8, x8, w0, uxtw
  406a44:	str	x8, [x19]
  406a48:	b	406958 <ferror@plt+0x3ec8>
  406a4c:	mov	w0, #0xfffffffe            	// #-2
  406a50:	b	406958 <ferror@plt+0x3ec8>
  406a54:	stp	x29, x30, [sp, #-64]!
  406a58:	mov	x8, x0
  406a5c:	mov	w0, #0xffffffea            	// #-22
  406a60:	str	x23, [sp, #16]
  406a64:	stp	x22, x21, [sp, #32]
  406a68:	stp	x20, x19, [sp, #48]
  406a6c:	mov	x29, sp
  406a70:	cbz	x1, 406b18 <ferror@plt+0x4088>
  406a74:	cbz	x8, 406b18 <ferror@plt+0x4088>
  406a78:	mov	x19, x2
  406a7c:	cbz	x2, 406b18 <ferror@plt+0x4088>
  406a80:	ldrb	w9, [x8]
  406a84:	cbz	w9, 406b14 <ferror@plt+0x4084>
  406a88:	mov	x20, x1
  406a8c:	mov	x0, xzr
  406a90:	add	x21, x8, #0x1
  406a94:	mov	w22, #0x1                   	// #1
  406a98:	b	406aa4 <ferror@plt+0x4014>
  406a9c:	add	x21, x21, #0x1
  406aa0:	cbz	w9, 406b14 <ferror@plt+0x4084>
  406aa4:	mov	x8, x21
  406aa8:	ldrb	w10, [x8], #-1
  406aac:	and	w9, w9, #0xff
  406ab0:	cmp	x0, #0x0
  406ab4:	csel	x0, x8, x0, eq  // eq = none
  406ab8:	cmp	w9, #0x2c
  406abc:	csel	x8, x8, xzr, eq  // eq = none
  406ac0:	cmp	w10, #0x0
  406ac4:	mov	w9, w10
  406ac8:	csel	x23, x21, x8, eq  // eq = none
  406acc:	cbz	x0, 406a9c <ferror@plt+0x400c>
  406ad0:	cbz	x23, 406a9c <ferror@plt+0x400c>
  406ad4:	subs	x1, x23, x0
  406ad8:	b.ls	406b2c <ferror@plt+0x409c>  // b.plast
  406adc:	blr	x19
  406ae0:	tbnz	w0, #31, 406b18 <ferror@plt+0x4088>
  406ae4:	mov	w8, w0
  406ae8:	lsr	x8, x8, #3
  406aec:	ldrb	w9, [x20, x8]
  406af0:	and	w10, w0, #0x7
  406af4:	lsl	w10, w22, w10
  406af8:	orr	w9, w9, w10
  406afc:	strb	w9, [x20, x8]
  406b00:	ldrb	w8, [x23]
  406b04:	cbz	w8, 406b14 <ferror@plt+0x4084>
  406b08:	ldrb	w9, [x21]
  406b0c:	mov	x0, xzr
  406b10:	b	406a9c <ferror@plt+0x400c>
  406b14:	mov	w0, wzr
  406b18:	ldp	x20, x19, [sp, #48]
  406b1c:	ldp	x22, x21, [sp, #32]
  406b20:	ldr	x23, [sp, #16]
  406b24:	ldp	x29, x30, [sp], #64
  406b28:	ret
  406b2c:	mov	w0, #0xffffffff            	// #-1
  406b30:	b	406b18 <ferror@plt+0x4088>
  406b34:	stp	x29, x30, [sp, #-48]!
  406b38:	mov	x8, x0
  406b3c:	mov	w0, #0xffffffea            	// #-22
  406b40:	stp	x22, x21, [sp, #16]
  406b44:	stp	x20, x19, [sp, #32]
  406b48:	mov	x29, sp
  406b4c:	cbz	x1, 406be0 <ferror@plt+0x4150>
  406b50:	cbz	x8, 406be0 <ferror@plt+0x4150>
  406b54:	mov	x19, x2
  406b58:	cbz	x2, 406be0 <ferror@plt+0x4150>
  406b5c:	ldrb	w9, [x8]
  406b60:	cbz	w9, 406bdc <ferror@plt+0x414c>
  406b64:	mov	x20, x1
  406b68:	mov	x0, xzr
  406b6c:	add	x21, x8, #0x1
  406b70:	b	406b7c <ferror@plt+0x40ec>
  406b74:	add	x21, x21, #0x1
  406b78:	cbz	w9, 406bdc <ferror@plt+0x414c>
  406b7c:	mov	x8, x21
  406b80:	ldrb	w10, [x8], #-1
  406b84:	and	w9, w9, #0xff
  406b88:	cmp	x0, #0x0
  406b8c:	csel	x0, x8, x0, eq  // eq = none
  406b90:	cmp	w9, #0x2c
  406b94:	csel	x8, x8, xzr, eq  // eq = none
  406b98:	cmp	w10, #0x0
  406b9c:	mov	w9, w10
  406ba0:	csel	x22, x21, x8, eq  // eq = none
  406ba4:	cbz	x0, 406b74 <ferror@plt+0x40e4>
  406ba8:	cbz	x22, 406b74 <ferror@plt+0x40e4>
  406bac:	subs	x1, x22, x0
  406bb0:	b.ls	406bf0 <ferror@plt+0x4160>  // b.plast
  406bb4:	blr	x19
  406bb8:	tbnz	x0, #63, 406be0 <ferror@plt+0x4150>
  406bbc:	ldr	x8, [x20]
  406bc0:	orr	x8, x8, x0
  406bc4:	str	x8, [x20]
  406bc8:	ldrb	w8, [x22]
  406bcc:	cbz	w8, 406bdc <ferror@plt+0x414c>
  406bd0:	ldrb	w9, [x21]
  406bd4:	mov	x0, xzr
  406bd8:	b	406b74 <ferror@plt+0x40e4>
  406bdc:	mov	w0, wzr
  406be0:	ldp	x20, x19, [sp, #32]
  406be4:	ldp	x22, x21, [sp, #16]
  406be8:	ldp	x29, x30, [sp], #48
  406bec:	ret
  406bf0:	mov	w0, #0xffffffff            	// #-1
  406bf4:	b	406be0 <ferror@plt+0x4150>
  406bf8:	stp	x29, x30, [sp, #-64]!
  406bfc:	mov	x29, sp
  406c00:	str	x23, [sp, #16]
  406c04:	stp	x22, x21, [sp, #32]
  406c08:	stp	x20, x19, [sp, #48]
  406c0c:	str	xzr, [x29, #24]
  406c10:	cbz	x0, 406ce8 <ferror@plt+0x4258>
  406c14:	mov	w21, w3
  406c18:	mov	x19, x2
  406c1c:	mov	x23, x1
  406c20:	mov	x22, x0
  406c24:	str	w3, [x1]
  406c28:	str	w3, [x2]
  406c2c:	bl	402a00 <__errno_location@plt>
  406c30:	str	wzr, [x0]
  406c34:	ldrb	w8, [x22]
  406c38:	mov	x20, x0
  406c3c:	cmp	w8, #0x3a
  406c40:	b.ne	406c4c <ferror@plt+0x41bc>  // b.any
  406c44:	add	x21, x22, #0x1
  406c48:	b	406ca8 <ferror@plt+0x4218>
  406c4c:	add	x1, x29, #0x18
  406c50:	mov	w2, #0xa                   	// #10
  406c54:	mov	x0, x22
  406c58:	bl	4027c0 <strtol@plt>
  406c5c:	str	w0, [x23]
  406c60:	str	w0, [x19]
  406c64:	ldr	x8, [x29, #24]
  406c68:	mov	w0, #0xffffffff            	// #-1
  406c6c:	cmp	x8, x22
  406c70:	b.eq	406ce8 <ferror@plt+0x4258>  // b.none
  406c74:	ldr	w9, [x20]
  406c78:	cbnz	w9, 406ce8 <ferror@plt+0x4258>
  406c7c:	cbz	x8, 406ce8 <ferror@plt+0x4258>
  406c80:	ldrb	w9, [x8]
  406c84:	cmp	w9, #0x2d
  406c88:	b.eq	406c9c <ferror@plt+0x420c>  // b.none
  406c8c:	cmp	w9, #0x3a
  406c90:	b.ne	406ce4 <ferror@plt+0x4254>  // b.any
  406c94:	ldrb	w9, [x8, #1]
  406c98:	cbz	w9, 406cfc <ferror@plt+0x426c>
  406c9c:	add	x21, x8, #0x1
  406ca0:	str	xzr, [x29, #24]
  406ca4:	str	wzr, [x20]
  406ca8:	add	x1, x29, #0x18
  406cac:	mov	w2, #0xa                   	// #10
  406cb0:	mov	x0, x21
  406cb4:	bl	4027c0 <strtol@plt>
  406cb8:	str	w0, [x19]
  406cbc:	ldr	w8, [x20]
  406cc0:	mov	w0, #0xffffffff            	// #-1
  406cc4:	cbnz	w8, 406ce8 <ferror@plt+0x4258>
  406cc8:	ldr	x8, [x29, #24]
  406ccc:	cbz	x8, 406ce8 <ferror@plt+0x4258>
  406cd0:	cmp	x8, x21
  406cd4:	mov	w0, #0xffffffff            	// #-1
  406cd8:	b.eq	406ce8 <ferror@plt+0x4258>  // b.none
  406cdc:	ldrb	w8, [x8]
  406ce0:	cbnz	w8, 406ce8 <ferror@plt+0x4258>
  406ce4:	mov	w0, wzr
  406ce8:	ldp	x20, x19, [sp, #48]
  406cec:	ldp	x22, x21, [sp, #32]
  406cf0:	ldr	x23, [sp, #16]
  406cf4:	ldp	x29, x30, [sp], #64
  406cf8:	ret
  406cfc:	str	w21, [x19]
  406d00:	b	406ce4 <ferror@plt+0x4254>
  406d04:	stp	x29, x30, [sp, #-48]!
  406d08:	mov	w8, wzr
  406d0c:	str	x21, [sp, #16]
  406d10:	stp	x20, x19, [sp, #32]
  406d14:	mov	x29, sp
  406d18:	cbz	x1, 406e4c <ferror@plt+0x43bc>
  406d1c:	cbz	x0, 406e4c <ferror@plt+0x43bc>
  406d20:	ldrb	w8, [x0]
  406d24:	and	w8, w8, #0xff
  406d28:	cmp	w8, #0x2f
  406d2c:	mov	x19, x0
  406d30:	b.ne	406d4c <ferror@plt+0x42bc>  // b.any
  406d34:	mov	x0, x19
  406d38:	ldrb	w8, [x0, #1]!
  406d3c:	cmp	w8, #0x2f
  406d40:	mov	w8, #0x2f                  	// #47
  406d44:	b.eq	406d24 <ferror@plt+0x4294>  // b.none
  406d48:	b	406d5c <ferror@plt+0x42cc>
  406d4c:	cbnz	w8, 406d5c <ferror@plt+0x42cc>
  406d50:	mov	x20, xzr
  406d54:	mov	x19, xzr
  406d58:	b	406d7c <ferror@plt+0x42ec>
  406d5c:	mov	w20, #0x1                   	// #1
  406d60:	ldrb	w8, [x19, x20]
  406d64:	cbz	w8, 406d7c <ferror@plt+0x42ec>
  406d68:	cmp	w8, #0x2f
  406d6c:	b.eq	406d7c <ferror@plt+0x42ec>  // b.none
  406d70:	add	x20, x20, #0x1
  406d74:	ldrb	w8, [x19, x20]
  406d78:	cbnz	w8, 406d68 <ferror@plt+0x42d8>
  406d7c:	ldrb	w8, [x1]
  406d80:	and	w8, w8, #0xff
  406d84:	cmp	w8, #0x2f
  406d88:	mov	x21, x1
  406d8c:	b.ne	406da8 <ferror@plt+0x4318>  // b.any
  406d90:	mov	x1, x21
  406d94:	ldrb	w8, [x1, #1]!
  406d98:	cmp	w8, #0x2f
  406d9c:	mov	w8, #0x2f                  	// #47
  406da0:	b.eq	406d80 <ferror@plt+0x42f0>  // b.none
  406da4:	b	406db8 <ferror@plt+0x4328>
  406da8:	cbnz	w8, 406db8 <ferror@plt+0x4328>
  406dac:	mov	x8, xzr
  406db0:	mov	x21, xzr
  406db4:	b	406dd8 <ferror@plt+0x4348>
  406db8:	mov	w8, #0x1                   	// #1
  406dbc:	ldrb	w9, [x21, x8]
  406dc0:	cbz	w9, 406dd8 <ferror@plt+0x4348>
  406dc4:	cmp	w9, #0x2f
  406dc8:	b.eq	406dd8 <ferror@plt+0x4348>  // b.none
  406dcc:	add	x8, x8, #0x1
  406dd0:	ldrb	w9, [x21, x8]
  406dd4:	cbnz	w9, 406dc4 <ferror@plt+0x4334>
  406dd8:	add	x9, x8, x20
  406ddc:	cmp	x9, #0x1
  406de0:	b.eq	406dec <ferror@plt+0x435c>  // b.none
  406de4:	cbnz	x9, 406e0c <ferror@plt+0x437c>
  406de8:	b	406e40 <ferror@plt+0x43b0>
  406dec:	cbz	x19, 406dfc <ferror@plt+0x436c>
  406df0:	ldrb	w9, [x19]
  406df4:	cmp	w9, #0x2f
  406df8:	b.eq	406e40 <ferror@plt+0x43b0>  // b.none
  406dfc:	cbz	x21, 406e48 <ferror@plt+0x43b8>
  406e00:	ldrb	w9, [x21]
  406e04:	cmp	w9, #0x2f
  406e08:	b.eq	406e40 <ferror@plt+0x43b0>  // b.none
  406e0c:	cmp	x20, x8
  406e10:	mov	w8, wzr
  406e14:	b.ne	406e4c <ferror@plt+0x43bc>  // b.any
  406e18:	cbz	x19, 406e4c <ferror@plt+0x43bc>
  406e1c:	cbz	x21, 406e4c <ferror@plt+0x43bc>
  406e20:	mov	x0, x19
  406e24:	mov	x1, x21
  406e28:	mov	x2, x20
  406e2c:	bl	4025f0 <strncmp@plt>
  406e30:	cbnz	w0, 406e48 <ferror@plt+0x43b8>
  406e34:	add	x0, x19, x20
  406e38:	add	x1, x21, x20
  406e3c:	b	406d20 <ferror@plt+0x4290>
  406e40:	mov	w8, #0x1                   	// #1
  406e44:	b	406e4c <ferror@plt+0x43bc>
  406e48:	mov	w8, wzr
  406e4c:	ldp	x20, x19, [sp, #32]
  406e50:	ldr	x21, [sp, #16]
  406e54:	mov	w0, w8
  406e58:	ldp	x29, x30, [sp], #48
  406e5c:	ret
  406e60:	stp	x29, x30, [sp, #-64]!
  406e64:	orr	x8, x0, x1
  406e68:	stp	x24, x23, [sp, #16]
  406e6c:	stp	x22, x21, [sp, #32]
  406e70:	stp	x20, x19, [sp, #48]
  406e74:	mov	x29, sp
  406e78:	cbz	x8, 406eac <ferror@plt+0x441c>
  406e7c:	mov	x19, x1
  406e80:	mov	x21, x0
  406e84:	mov	x20, x2
  406e88:	cbz	x0, 406ec8 <ferror@plt+0x4438>
  406e8c:	cbz	x19, 406ee4 <ferror@plt+0x4454>
  406e90:	mov	x0, x21
  406e94:	bl	4023a0 <strlen@plt>
  406e98:	mvn	x8, x0
  406e9c:	cmp	x8, x20
  406ea0:	b.cs	406eec <ferror@plt+0x445c>  // b.hs, b.nlast
  406ea4:	mov	x22, xzr
  406ea8:	b	406f28 <ferror@plt+0x4498>
  406eac:	adrp	x0, 407000 <ferror@plt+0x4570>
  406eb0:	add	x0, x0, #0xb09
  406eb4:	ldp	x20, x19, [sp, #48]
  406eb8:	ldp	x22, x21, [sp, #32]
  406ebc:	ldp	x24, x23, [sp, #16]
  406ec0:	ldp	x29, x30, [sp], #64
  406ec4:	b	4026b0 <strdup@plt>
  406ec8:	mov	x0, x19
  406ecc:	mov	x1, x20
  406ed0:	ldp	x20, x19, [sp, #48]
  406ed4:	ldp	x22, x21, [sp, #32]
  406ed8:	ldp	x24, x23, [sp, #16]
  406edc:	ldp	x29, x30, [sp], #64
  406ee0:	b	402830 <strndup@plt>
  406ee4:	mov	x0, x21
  406ee8:	b	406eb4 <ferror@plt+0x4424>
  406eec:	add	x24, x0, x20
  406ef0:	mov	x23, x0
  406ef4:	add	x0, x24, #0x1
  406ef8:	bl	402570 <malloc@plt>
  406efc:	mov	x22, x0
  406f00:	cbz	x0, 406f28 <ferror@plt+0x4498>
  406f04:	mov	x0, x22
  406f08:	mov	x1, x21
  406f0c:	mov	x2, x23
  406f10:	bl	402350 <memcpy@plt>
  406f14:	add	x0, x22, x23
  406f18:	mov	x1, x19
  406f1c:	mov	x2, x20
  406f20:	bl	402350 <memcpy@plt>
  406f24:	strb	wzr, [x22, x24]
  406f28:	mov	x0, x22
  406f2c:	ldp	x20, x19, [sp, #48]
  406f30:	ldp	x22, x21, [sp, #32]
  406f34:	ldp	x24, x23, [sp, #16]
  406f38:	ldp	x29, x30, [sp], #64
  406f3c:	ret
  406f40:	stp	x29, x30, [sp, #-64]!
  406f44:	stp	x20, x19, [sp, #48]
  406f48:	mov	x20, x0
  406f4c:	stp	x24, x23, [sp, #16]
  406f50:	stp	x22, x21, [sp, #32]
  406f54:	mov	x29, sp
  406f58:	cbz	x1, 406f8c <ferror@plt+0x44fc>
  406f5c:	mov	x0, x1
  406f60:	mov	x19, x1
  406f64:	bl	4023a0 <strlen@plt>
  406f68:	mov	x21, x0
  406f6c:	cbz	x20, 406f98 <ferror@plt+0x4508>
  406f70:	mov	x0, x20
  406f74:	bl	4023a0 <strlen@plt>
  406f78:	mvn	x8, x0
  406f7c:	cmp	x21, x8
  406f80:	b.ls	406fb4 <ferror@plt+0x4524>  // b.plast
  406f84:	mov	x22, xzr
  406f88:	b	406ff0 <ferror@plt+0x4560>
  406f8c:	cbz	x20, 407008 <ferror@plt+0x4578>
  406f90:	mov	x0, x20
  406f94:	b	407010 <ferror@plt+0x4580>
  406f98:	mov	x0, x19
  406f9c:	mov	x1, x21
  406fa0:	ldp	x20, x19, [sp, #48]
  406fa4:	ldp	x22, x21, [sp, #32]
  406fa8:	ldp	x24, x23, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #64
  406fb0:	b	402830 <strndup@plt>
  406fb4:	add	x24, x0, x21
  406fb8:	mov	x23, x0
  406fbc:	add	x0, x24, #0x1
  406fc0:	bl	402570 <malloc@plt>
  406fc4:	mov	x22, x0
  406fc8:	cbz	x0, 406ff0 <ferror@plt+0x4560>
  406fcc:	mov	x0, x22
  406fd0:	mov	x1, x20
  406fd4:	mov	x2, x23
  406fd8:	bl	402350 <memcpy@plt>
  406fdc:	add	x0, x22, x23
  406fe0:	mov	x1, x19
  406fe4:	mov	x2, x21
  406fe8:	bl	402350 <memcpy@plt>
  406fec:	strb	wzr, [x22, x24]
  406ff0:	mov	x0, x22
  406ff4:	ldp	x20, x19, [sp, #48]
  406ff8:	ldp	x22, x21, [sp, #32]
  406ffc:	ldp	x24, x23, [sp, #16]
  407000:	ldp	x29, x30, [sp], #64
  407004:	ret
  407008:	adrp	x0, 407000 <ferror@plt+0x4570>
  40700c:	add	x0, x0, #0xb09
  407010:	ldp	x20, x19, [sp, #48]
  407014:	ldp	x22, x21, [sp, #32]
  407018:	ldp	x24, x23, [sp, #16]
  40701c:	ldp	x29, x30, [sp], #64
  407020:	b	4026b0 <strdup@plt>
  407024:	sub	sp, sp, #0x140
  407028:	stp	x29, x30, [sp, #240]
  40702c:	add	x29, sp, #0xf0
  407030:	sub	x9, x29, #0x70
  407034:	mov	x10, sp
  407038:	mov	x11, #0xffffffffffffffd0    	// #-48
  40703c:	add	x8, x29, #0x50
  407040:	movk	x11, #0xff80, lsl #32
  407044:	add	x9, x9, #0x30
  407048:	add	x10, x10, #0x80
  40704c:	stp	x8, x9, [x29, #-32]
  407050:	stp	x10, x11, [x29, #-16]
  407054:	stp	x2, x3, [x29, #-112]
  407058:	stp	x4, x5, [x29, #-96]
  40705c:	stp	x6, x7, [x29, #-80]
  407060:	stp	q1, q2, [sp, #16]
  407064:	str	q0, [sp]
  407068:	ldp	q0, q1, [x29, #-32]
  40706c:	stp	x20, x19, [sp, #304]
  407070:	mov	x19, x0
  407074:	add	x0, x29, #0x18
  407078:	sub	x2, x29, #0x40
  40707c:	str	x28, [sp, #256]
  407080:	stp	x24, x23, [sp, #272]
  407084:	stp	x22, x21, [sp, #288]
  407088:	stp	q3, q4, [sp, #48]
  40708c:	stp	q5, q6, [sp, #80]
  407090:	str	q7, [sp, #112]
  407094:	stp	q0, q1, [x29, #-64]
  407098:	bl	402810 <vasprintf@plt>
  40709c:	tbnz	w0, #31, 4070d4 <ferror@plt+0x4644>
  4070a0:	ldr	x21, [x29, #24]
  4070a4:	orr	x8, x19, x21
  4070a8:	cbz	x8, 4070dc <ferror@plt+0x464c>
  4070ac:	mov	w22, w0
  4070b0:	cbz	x19, 4070f0 <ferror@plt+0x4660>
  4070b4:	cbz	x21, 407104 <ferror@plt+0x4674>
  4070b8:	mov	x0, x19
  4070bc:	bl	4023a0 <strlen@plt>
  4070c0:	mvn	x8, x0
  4070c4:	cmp	x8, x22
  4070c8:	b.cs	40710c <ferror@plt+0x467c>  // b.hs, b.nlast
  4070cc:	mov	x20, xzr
  4070d0:	b	407148 <ferror@plt+0x46b8>
  4070d4:	mov	x20, xzr
  4070d8:	b	407150 <ferror@plt+0x46c0>
  4070dc:	adrp	x0, 407000 <ferror@plt+0x4570>
  4070e0:	add	x0, x0, #0xb09
  4070e4:	bl	4026b0 <strdup@plt>
  4070e8:	mov	x20, x0
  4070ec:	b	407148 <ferror@plt+0x46b8>
  4070f0:	mov	x0, x21
  4070f4:	mov	x1, x22
  4070f8:	bl	402830 <strndup@plt>
  4070fc:	mov	x20, x0
  407100:	b	407148 <ferror@plt+0x46b8>
  407104:	mov	x0, x19
  407108:	b	4070e4 <ferror@plt+0x4654>
  40710c:	add	x24, x0, x22
  407110:	mov	x23, x0
  407114:	add	x0, x24, #0x1
  407118:	bl	402570 <malloc@plt>
  40711c:	mov	x20, x0
  407120:	cbz	x0, 407148 <ferror@plt+0x46b8>
  407124:	mov	x0, x20
  407128:	mov	x1, x19
  40712c:	mov	x2, x23
  407130:	bl	402350 <memcpy@plt>
  407134:	add	x0, x20, x23
  407138:	mov	x1, x21
  40713c:	mov	x2, x22
  407140:	bl	402350 <memcpy@plt>
  407144:	strb	wzr, [x20, x24]
  407148:	ldr	x0, [x29, #24]
  40714c:	bl	4027f0 <free@plt>
  407150:	mov	x0, x20
  407154:	ldp	x20, x19, [sp, #304]
  407158:	ldp	x22, x21, [sp, #288]
  40715c:	ldp	x24, x23, [sp, #272]
  407160:	ldr	x28, [sp, #256]
  407164:	ldp	x29, x30, [sp, #240]
  407168:	add	sp, sp, #0x140
  40716c:	ret
  407170:	sub	sp, sp, #0x60
  407174:	stp	x29, x30, [sp, #16]
  407178:	stp	x26, x25, [sp, #32]
  40717c:	stp	x24, x23, [sp, #48]
  407180:	stp	x22, x21, [sp, #64]
  407184:	stp	x20, x19, [sp, #80]
  407188:	ldr	x23, [x0]
  40718c:	add	x29, sp, #0x10
  407190:	ldrb	w8, [x23]
  407194:	cbz	w8, 407344 <ferror@plt+0x48b4>
  407198:	mov	x20, x0
  40719c:	mov	x22, x1
  4071a0:	mov	x0, x23
  4071a4:	mov	x1, x2
  4071a8:	mov	w24, w3
  4071ac:	mov	x21, x2
  4071b0:	bl	402840 <strspn@plt>
  4071b4:	add	x19, x23, x0
  4071b8:	ldrb	w25, [x19]
  4071bc:	cbz	x25, 407340 <ferror@plt+0x48b0>
  4071c0:	cbz	w24, 407244 <ferror@plt+0x47b4>
  4071c4:	cmp	w25, #0x3f
  4071c8:	b.hi	407260 <ferror@plt+0x47d0>  // b.pmore
  4071cc:	mov	w8, #0x1                   	// #1
  4071d0:	mov	x9, #0x1                   	// #1
  4071d4:	lsl	x8, x8, x25
  4071d8:	movk	x9, #0x84, lsl #32
  4071dc:	and	x8, x8, x9
  4071e0:	cbz	x8, 407260 <ferror@plt+0x47d0>
  4071e4:	sturb	w25, [x29, #-4]
  4071e8:	sturb	wzr, [x29, #-3]
  4071ec:	mov	x24, x19
  4071f0:	ldrb	w9, [x24, #1]!
  4071f4:	cbz	w9, 4072dc <ferror@plt+0x484c>
  4071f8:	add	x10, x0, x23
  4071fc:	mov	x26, xzr
  407200:	mov	w8, wzr
  407204:	add	x23, x10, #0x2
  407208:	b	40722c <ferror@plt+0x479c>
  40720c:	sxtb	w1, w9
  407210:	sub	x0, x29, #0x4
  407214:	bl	402850 <strchr@plt>
  407218:	cbnz	x0, 4072f0 <ferror@plt+0x4860>
  40721c:	mov	w8, wzr
  407220:	ldrb	w9, [x23, x26]
  407224:	add	x26, x26, #0x1
  407228:	cbz	w9, 4072d8 <ferror@plt+0x4848>
  40722c:	cbnz	w8, 40721c <ferror@plt+0x478c>
  407230:	and	w8, w9, #0xff
  407234:	cmp	w8, #0x5c
  407238:	b.ne	40720c <ferror@plt+0x477c>  // b.any
  40723c:	mov	w8, #0x1                   	// #1
  407240:	b	407220 <ferror@plt+0x4790>
  407244:	mov	x0, x19
  407248:	mov	x1, x21
  40724c:	bl	4029d0 <strcspn@plt>
  407250:	add	x8, x19, x0
  407254:	str	x0, [x22]
  407258:	str	x8, [x20]
  40725c:	b	407348 <ferror@plt+0x48b8>
  407260:	add	x9, x0, x23
  407264:	mov	x24, xzr
  407268:	mov	w8, wzr
  40726c:	add	x23, x9, #0x1
  407270:	b	407294 <ferror@plt+0x4804>
  407274:	sxtb	w1, w25
  407278:	mov	x0, x21
  40727c:	bl	402850 <strchr@plt>
  407280:	cbnz	x0, 4072e8 <ferror@plt+0x4858>
  407284:	mov	w8, wzr
  407288:	ldrb	w25, [x23, x24]
  40728c:	add	x24, x24, #0x1
  407290:	cbz	w25, 4072ac <ferror@plt+0x481c>
  407294:	cbnz	w8, 407284 <ferror@plt+0x47f4>
  407298:	and	w8, w25, #0xff
  40729c:	cmp	w8, #0x5c
  4072a0:	b.ne	407274 <ferror@plt+0x47e4>  // b.any
  4072a4:	mov	w8, #0x1                   	// #1
  4072a8:	b	407288 <ferror@plt+0x47f8>
  4072ac:	sub	w8, w24, w8
  4072b0:	sxtw	x8, w8
  4072b4:	str	x8, [x22]
  4072b8:	add	x22, x19, x8
  4072bc:	ldrsb	w1, [x22]
  4072c0:	cbz	w1, 4072d0 <ferror@plt+0x4840>
  4072c4:	mov	x0, x21
  4072c8:	bl	402850 <strchr@plt>
  4072cc:	cbz	x0, 407340 <ferror@plt+0x48b0>
  4072d0:	str	x22, [x20]
  4072d4:	b	407348 <ferror@plt+0x48b8>
  4072d8:	b	4072f4 <ferror@plt+0x4864>
  4072dc:	mov	w8, wzr
  4072e0:	mov	w26, wzr
  4072e4:	b	4072f4 <ferror@plt+0x4864>
  4072e8:	mov	w8, wzr
  4072ec:	b	4072ac <ferror@plt+0x481c>
  4072f0:	mov	w8, wzr
  4072f4:	sub	w8, w26, w8
  4072f8:	sxtw	x23, w8
  4072fc:	str	x23, [x22]
  407300:	add	x8, x23, x19
  407304:	ldrb	w8, [x8, #1]
  407308:	cbz	w8, 407340 <ferror@plt+0x48b0>
  40730c:	cmp	w8, w25
  407310:	b.ne	407340 <ferror@plt+0x48b0>  // b.any
  407314:	add	x8, x23, x19
  407318:	ldrsb	w1, [x8, #2]
  40731c:	cbz	w1, 40732c <ferror@plt+0x489c>
  407320:	mov	x0, x21
  407324:	bl	402850 <strchr@plt>
  407328:	cbz	x0, 407340 <ferror@plt+0x48b0>
  40732c:	add	x8, x19, x23
  407330:	add	x8, x8, #0x2
  407334:	str	x8, [x20]
  407338:	mov	x19, x24
  40733c:	b	407348 <ferror@plt+0x48b8>
  407340:	str	x19, [x20]
  407344:	mov	x19, xzr
  407348:	mov	x0, x19
  40734c:	ldp	x20, x19, [sp, #80]
  407350:	ldp	x22, x21, [sp, #64]
  407354:	ldp	x24, x23, [sp, #48]
  407358:	ldp	x26, x25, [sp, #32]
  40735c:	ldp	x29, x30, [sp, #16]
  407360:	add	sp, sp, #0x60
  407364:	ret
  407368:	stp	x29, x30, [sp, #-32]!
  40736c:	str	x19, [sp, #16]
  407370:	mov	x19, x0
  407374:	mov	x29, sp
  407378:	mov	x0, x19
  40737c:	bl	402620 <fgetc@plt>
  407380:	cmp	w0, #0xa
  407384:	b.eq	407398 <ferror@plt+0x4908>  // b.none
  407388:	cmn	w0, #0x1
  40738c:	b.ne	407378 <ferror@plt+0x48e8>  // b.any
  407390:	mov	w0, #0x1                   	// #1
  407394:	b	40739c <ferror@plt+0x490c>
  407398:	mov	w0, wzr
  40739c:	ldr	x19, [sp, #16]
  4073a0:	ldp	x29, x30, [sp], #32
  4073a4:	ret
  4073a8:	stp	x29, x30, [sp, #-64]!
  4073ac:	str	x28, [sp, #16]
  4073b0:	stp	x22, x21, [sp, #32]
  4073b4:	stp	x20, x19, [sp, #48]
  4073b8:	mov	x29, sp
  4073bc:	sub	sp, sp, #0x210
  4073c0:	sub	x8, x29, #0xa8
  4073c4:	mov	w19, w0
  4073c8:	add	x0, x8, #0x8
  4073cc:	stp	x1, x2, [sp, #152]
  4073d0:	stp	x3, x4, [sp, #168]
  4073d4:	stp	x5, x6, [sp, #184]
  4073d8:	str	x7, [sp, #200]
  4073dc:	stp	q0, q1, [sp, #16]
  4073e0:	stp	q2, q3, [sp, #48]
  4073e4:	stp	q4, q5, [sp, #80]
  4073e8:	stp	q6, q7, [sp, #112]
  4073ec:	bl	4025e0 <sigemptyset@plt>
  4073f0:	mov	w8, #0x1                   	// #1
  4073f4:	mov	w9, #0x10000000            	// #268435456
  4073f8:	sub	x1, x29, #0xa8
  4073fc:	add	x2, sp, #0xd0
  407400:	mov	w0, #0xd                   	// #13
  407404:	stur	x8, [x29, #-168]
  407408:	stur	w9, [x29, #-32]
  40740c:	bl	4026e0 <sigaction@plt>
  407410:	cmp	w19, #0x3f
  407414:	strb	wzr, [x29, #25]
  407418:	b.eq	4074c8 <ferror@plt+0x4a38>  // b.none
  40741c:	cmp	w19, #0x51
  407420:	b.eq	4074d0 <ferror@plt+0x4a40>  // b.none
  407424:	cmp	w19, #0x50
  407428:	b.ne	4075d4 <ferror@plt+0x4b44>  // b.any
  40742c:	bl	4076c8 <ferror@plt+0x4c38>
  407430:	tbnz	w0, #31, 40768c <ferror@plt+0x4bfc>
  407434:	mov	w8, #0x50                  	// #80
  407438:	mov	w19, w0
  40743c:	add	x20, x29, #0x18
  407440:	strb	w8, [x29, #24]
  407444:	mov	w21, #0x2                   	// #2
  407448:	bl	402a00 <__errno_location@plt>
  40744c:	adrp	x8, 407000 <ferror@plt+0x4570>
  407450:	ldr	q0, [x8, #2208]
  407454:	mov	x22, x0
  407458:	str	q0, [sp]
  40745c:	b	407464 <ferror@plt+0x49d4>
  407460:	cbz	x21, 40756c <ferror@plt+0x4adc>
  407464:	mov	w0, w19
  407468:	mov	x1, x20
  40746c:	mov	x2, x21
  407470:	str	wzr, [x22]
  407474:	bl	402720 <write@plt>
  407478:	cmp	x0, #0x1
  40747c:	b.lt	407494 <ferror@plt+0x4a04>  // b.tstop
  407480:	ldr	w8, [x22]
  407484:	subs	x21, x21, x0
  407488:	add	x9, x20, x0
  40748c:	csel	x20, x20, x9, eq  // eq = none
  407490:	b	4074a8 <ferror@plt+0x4a18>
  407494:	ldr	w8, [x22]
  407498:	cmp	w8, #0xb
  40749c:	b.eq	4074a8 <ferror@plt+0x4a18>  // b.none
  4074a0:	cmp	w8, #0x4
  4074a4:	b.ne	40756c <ferror@plt+0x4adc>  // b.any
  4074a8:	cmp	w8, #0xb
  4074ac:	b.ne	407460 <ferror@plt+0x49d0>  // b.any
  4074b0:	ldr	q0, [sp]
  4074b4:	sub	x0, x29, #0x10
  4074b8:	mov	x1, xzr
  4074bc:	stur	q0, [x29, #-16]
  4074c0:	bl	402800 <nanosleep@plt>
  4074c4:	b	407460 <ferror@plt+0x49d0>
  4074c8:	mov	w19, wzr
  4074cc:	b	4076ac <ferror@plt+0x4c1c>
  4074d0:	bl	4076c8 <ferror@plt+0x4c38>
  4074d4:	tbnz	w0, #31, 40768c <ferror@plt+0x4bfc>
  4074d8:	mov	w8, #0x51                  	// #81
  4074dc:	mov	w19, w0
  4074e0:	add	x20, x29, #0x18
  4074e4:	strb	w8, [x29, #24]
  4074e8:	mov	w21, #0x2                   	// #2
  4074ec:	bl	402a00 <__errno_location@plt>
  4074f0:	adrp	x8, 407000 <ferror@plt+0x4570>
  4074f4:	ldr	q0, [x8, #2208]
  4074f8:	mov	x22, x0
  4074fc:	str	q0, [sp]
  407500:	b	407508 <ferror@plt+0x4a78>
  407504:	cbz	x21, 40756c <ferror@plt+0x4adc>
  407508:	mov	w0, w19
  40750c:	mov	x1, x20
  407510:	mov	x2, x21
  407514:	str	wzr, [x22]
  407518:	bl	402720 <write@plt>
  40751c:	cmp	x0, #0x1
  407520:	b.lt	407538 <ferror@plt+0x4aa8>  // b.tstop
  407524:	ldr	w8, [x22]
  407528:	subs	x21, x21, x0
  40752c:	add	x9, x20, x0
  407530:	csel	x20, x20, x9, eq  // eq = none
  407534:	b	40754c <ferror@plt+0x4abc>
  407538:	ldr	w8, [x22]
  40753c:	cmp	w8, #0xb
  407540:	b.eq	40754c <ferror@plt+0x4abc>  // b.none
  407544:	cmp	w8, #0x4
  407548:	b.ne	40756c <ferror@plt+0x4adc>  // b.any
  40754c:	cmp	w8, #0xb
  407550:	b.ne	407504 <ferror@plt+0x4a74>  // b.any
  407554:	ldr	q0, [sp]
  407558:	sub	x0, x29, #0x10
  40755c:	mov	x1, xzr
  407560:	stur	q0, [x29, #-16]
  407564:	bl	402800 <nanosleep@plt>
  407568:	b	407504 <ferror@plt+0x4a74>
  40756c:	strb	wzr, [x29, #28]
  407570:	tbnz	w19, #31, 407698 <ferror@plt+0x4c08>
  407574:	mov	w8, #0x3                   	// #3
  407578:	stp	w19, w8, [x29, #-16]
  40757c:	sub	x0, x29, #0x10
  407580:	mov	w1, #0x1                   	// #1
  407584:	mov	w2, #0x3e8                 	// #1000
  407588:	bl	4025a0 <poll@plt>
  40758c:	mov	w20, w0
  407590:	tbz	w0, #31, 4075a4 <ferror@plt+0x4b14>
  407594:	bl	402a00 <__errno_location@plt>
  407598:	ldr	w8, [x0]
  40759c:	cmp	w8, #0x4
  4075a0:	b.eq	40757c <ferror@plt+0x4aec>  // b.none
  4075a4:	cmp	w20, #0x1
  4075a8:	b.ne	407674 <ferror@plt+0x4be4>  // b.any
  4075ac:	ldurh	w8, [x29, #-10]
  4075b0:	and	w8, w8, #0x3
  4075b4:	cbz	w8, 407674 <ferror@plt+0x4be4>
  4075b8:	adrp	x8, 407000 <ferror@plt+0x4570>
  4075bc:	ldr	q0, [x8, #2208]
  4075c0:	add	x20, x29, #0x1c
  4075c4:	mov	w21, #0x2                   	// #2
  4075c8:	strh	wzr, [x29, #28]
  4075cc:	str	q0, [sp]
  4075d0:	b	407604 <ferror@plt+0x4b74>
  4075d4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4075d8:	add	x1, x1, #0x1f5
  4075dc:	mov	w2, #0x5                   	// #5
  4075e0:	mov	x0, xzr
  4075e4:	bl	402950 <dcgettext@plt>
  4075e8:	mov	w1, w19
  4075ec:	bl	4028d0 <warnx@plt>
  4075f0:	mov	w19, wzr
  4075f4:	b	4076ac <ferror@plt+0x4c1c>
  4075f8:	subs	x21, x21, x0
  4075fc:	add	x20, x20, x0
  407600:	b.eq	407674 <ferror@plt+0x4be4>  // b.none
  407604:	mov	w0, w19
  407608:	mov	x1, x20
  40760c:	mov	x2, x21
  407610:	bl	4028e0 <read@plt>
  407614:	cmp	x0, #0x0
  407618:	b.gt	4075f8 <ferror@plt+0x4b68>
  40761c:	mov	w22, #0x6                   	// #6
  407620:	tbz	x0, #63, 407674 <ferror@plt+0x4be4>
  407624:	bl	402a00 <__errno_location@plt>
  407628:	ldr	w8, [x0]
  40762c:	cmp	w8, #0xb
  407630:	b.eq	40763c <ferror@plt+0x4bac>  // b.none
  407634:	cmp	w8, #0x4
  407638:	b.ne	407674 <ferror@plt+0x4be4>  // b.any
  40763c:	subs	w22, w22, #0x1
  407640:	b.eq	407674 <ferror@plt+0x4be4>  // b.none
  407644:	ldr	q0, [sp]
  407648:	sub	x0, x29, #0x10
  40764c:	mov	x1, xzr
  407650:	stur	q0, [x29, #-16]
  407654:	bl	402800 <nanosleep@plt>
  407658:	mov	w0, w19
  40765c:	mov	x1, x20
  407660:	mov	x2, x21
  407664:	bl	4028e0 <read@plt>
  407668:	cmp	x0, #0x1
  40766c:	b.lt	407620 <ferror@plt+0x4b90>  // b.tstop
  407670:	b	4075f8 <ferror@plt+0x4b68>
  407674:	mov	w0, w19
  407678:	bl	4026d0 <close@plt>
  40767c:	ldrb	w8, [x29, #28]
  407680:	cmp	w8, #0x6
  407684:	cset	w19, eq  // eq = none
  407688:	b	40769c <ferror@plt+0x4c0c>
  40768c:	mov	w19, wzr
  407690:	strb	wzr, [x29, #28]
  407694:	b	40769c <ferror@plt+0x4c0c>
  407698:	mov	w19, wzr
  40769c:	add	x1, sp, #0xd0
  4076a0:	mov	w0, #0xd                   	// #13
  4076a4:	mov	x2, xzr
  4076a8:	bl	4026e0 <sigaction@plt>
  4076ac:	mov	w0, w19
  4076b0:	add	sp, sp, #0x210
  4076b4:	ldp	x20, x19, [sp, #48]
  4076b8:	ldp	x22, x21, [sp, #32]
  4076bc:	ldr	x28, [sp, #16]
  4076c0:	ldp	x29, x30, [sp], #64
  4076c4:	ret
  4076c8:	sub	sp, sp, #0x90
  4076cc:	adrp	x8, 408000 <ferror@plt+0x5570>
  4076d0:	add	x8, x8, #0x278
  4076d4:	ldp	q0, q1, [x8, #48]
  4076d8:	ldr	q2, [x8, #80]
  4076dc:	mov	w1, #0x801                 	// #2049
  4076e0:	stp	x29, x30, [sp, #112]
  4076e4:	stp	q0, q1, [sp, #48]
  4076e8:	ldur	q0, [x8, #94]
  4076ec:	ldr	q1, [x8]
  4076f0:	str	q2, [sp, #80]
  4076f4:	ldp	q2, q3, [x8, #16]
  4076f8:	add	x29, sp, #0x70
  4076fc:	mov	w8, #0x1                   	// #1
  407700:	mov	w0, #0x1                   	// #1
  407704:	movk	w1, #0x8, lsl #16
  407708:	mov	w2, wzr
  40770c:	str	x19, [sp, #128]
  407710:	stur	q0, [sp, #94]
  407714:	stp	q1, q2, [sp]
  407718:	str	q3, [sp, #32]
  40771c:	str	w8, [x29, #28]
  407720:	bl	402880 <socket@plt>
  407724:	mov	w19, w0
  407728:	tbnz	w0, #31, 407784 <ferror@plt+0x4cf4>
  40772c:	add	x3, x29, #0x1c
  407730:	mov	w1, #0x1                   	// #1
  407734:	mov	w2, #0x10                  	// #16
  407738:	mov	w4, #0x4                   	// #4
  40773c:	mov	w0, w19
  407740:	bl	402580 <setsockopt@plt>
  407744:	tbnz	w0, #31, 4077a0 <ferror@plt+0x4d10>
  407748:	mov	x8, sp
  40774c:	orr	x0, x8, #0x3
  407750:	bl	4023a0 <strlen@plt>
  407754:	add	w2, w0, #0x3
  407758:	mov	x1, sp
  40775c:	mov	w0, w19
  407760:	bl	402820 <connect@plt>
  407764:	tbz	w0, #31, 4077c4 <ferror@plt+0x4d34>
  407768:	bl	402a00 <__errno_location@plt>
  40776c:	ldr	w8, [x0]
  407770:	cmp	w8, #0x6f
  407774:	b.eq	4077b8 <ferror@plt+0x4d28>  // b.none
  407778:	adrp	x1, 408000 <ferror@plt+0x5570>
  40777c:	add	x1, x1, #0x25a
  407780:	b	4077a8 <ferror@plt+0x4d18>
  407784:	adrp	x1, 408000 <ferror@plt+0x5570>
  407788:	add	x1, x1, #0x220
  40778c:	mov	w2, #0x5                   	// #5
  407790:	mov	x0, xzr
  407794:	bl	402950 <dcgettext@plt>
  407798:	bl	4028d0 <warnx@plt>
  40779c:	b	4077c4 <ferror@plt+0x4d34>
  4077a0:	adrp	x1, 408000 <ferror@plt+0x5570>
  4077a4:	add	x1, x1, #0x238
  4077a8:	mov	w2, #0x5                   	// #5
  4077ac:	mov	x0, xzr
  4077b0:	bl	402950 <dcgettext@plt>
  4077b4:	bl	4028d0 <warnx@plt>
  4077b8:	mov	w0, w19
  4077bc:	bl	4026d0 <close@plt>
  4077c0:	mov	w19, #0xffffffff            	// #-1
  4077c4:	mov	w0, w19
  4077c8:	ldr	x19, [sp, #128]
  4077cc:	ldp	x29, x30, [sp, #112]
  4077d0:	add	sp, sp, #0x90
  4077d4:	ret
  4077d8:	stp	x29, x30, [sp, #-64]!
  4077dc:	mov	x29, sp
  4077e0:	stp	x19, x20, [sp, #16]
  4077e4:	adrp	x20, 418000 <ferror@plt+0x15570>
  4077e8:	add	x20, x20, #0xde0
  4077ec:	stp	x21, x22, [sp, #32]
  4077f0:	adrp	x21, 418000 <ferror@plt+0x15570>
  4077f4:	add	x21, x21, #0xdd8
  4077f8:	sub	x20, x20, x21
  4077fc:	mov	w22, w0
  407800:	stp	x23, x24, [sp, #48]
  407804:	mov	x23, x1
  407808:	mov	x24, x2
  40780c:	bl	402318 <memcpy@plt-0x38>
  407810:	cmp	xzr, x20, asr #3
  407814:	b.eq	407840 <ferror@plt+0x4db0>  // b.none
  407818:	asr	x20, x20, #3
  40781c:	mov	x19, #0x0                   	// #0
  407820:	ldr	x3, [x21, x19, lsl #3]
  407824:	mov	x2, x24
  407828:	add	x19, x19, #0x1
  40782c:	mov	x1, x23
  407830:	mov	w0, w22
  407834:	blr	x3
  407838:	cmp	x20, x19
  40783c:	b.ne	407820 <ferror@plt+0x4d90>  // b.any
  407840:	ldp	x19, x20, [sp, #16]
  407844:	ldp	x21, x22, [sp, #32]
  407848:	ldp	x23, x24, [sp, #48]
  40784c:	ldp	x29, x30, [sp], #64
  407850:	ret
  407854:	nop
  407858:	ret
  40785c:	nop
  407860:	adrp	x2, 419000 <ferror@plt+0x16570>
  407864:	mov	x1, #0x0                   	// #0
  407868:	ldr	x2, [x2, #944]
  40786c:	b	4024a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407870 <.fini>:
  407870:	stp	x29, x30, [sp, #-16]!
  407874:	mov	x29, sp
  407878:	ldp	x29, x30, [sp], #16
  40787c:	ret
