// Seed: 1147355551
module module_0 (
    input tri1 id_0
    , id_13,
    input uwire id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output uwire id_7,
    input wire id_8,
    output wor id_9,
    input tri0 id_10,
    output wire id_11
);
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5
);
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_1,
      id_5,
      id_3,
      id_3,
      id_4,
      id_3,
      id_1,
      id_5,
      id_1
  );
  assign modCall_1.id_9 = 0;
  tri id_7 = 1'h0;
endmodule
