# Implementation of Direct Digital Synthesis in VHDL

Please refer to the documents in `doc/` for more consice explanations.

Here are some pictures from the testbench:

![dds testbench pic 1](doc/pics/dds_tb_1.png)
![dds testbench pic 1](doc/pics/dds_tb_2.png)
