module mux_dff_feedback (
  input sel,
  input d0,
  input d1,
  input clk,
  output reg q
);

  wire mux_out;

  assign mux_out = (sel) ? d1 : d0;

  always @(posedge clk) begin
    q <= mux_out;
  end

endmodule

