

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_ROW_COL1'
================================================================
* Date:           Thu Nov  2 21:48:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   258433|   258433|  2.584 ms|  2.584 ms|  258433|  258433|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- IN_ROW_COL1  |   258431|   258431|        51|         19|         19|  13600|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 52


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 1
  Pipeline-0 : II = 19, D = 52, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 54 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 55 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten25 = alloca i32 1"   --->   Operation 56 'alloca' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 57 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten81 = alloca i32 1"   --->   Operation 58 'alloca' 'indvar_flatten81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten81"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten25"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2.4"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 65 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten25_load = load i10 %indvar_flatten25" [src/conv3.cpp:42]   --->   Operation 66 'load' 'indvar_flatten25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten81_load = load i14 %indvar_flatten81" [src/conv3.cpp:40]   --->   Operation 67 'load' 'indvar_flatten81_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.83ns)   --->   "%icmp_ln40 = icmp_eq  i14 %indvar_flatten81_load, i14 13600" [src/conv3.cpp:40]   --->   Operation 68 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.83ns)   --->   "%add_ln40_25 = add i14 %indvar_flatten81_load, i14 1" [src/conv3.cpp:40]   --->   Operation 69 'add' 'add_ln40_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc63, void %RELU.0.i.preheader.exitStub" [src/conv3.cpp:40]   --->   Operation 70 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv3.cpp:44]   --->   Operation 71 'load' 'col_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [src/conv3.cpp:40]   --->   Operation 72 'load' 'i_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.78ns)   --->   "%add_ln40 = add i6 %i_load, i6 1" [src/conv3.cpp:40]   --->   Operation 73 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.78ns)   --->   "%icmp_ln42 = icmp_eq  i10 %indvar_flatten25_load, i10 425" [src/conv3.cpp:42]   --->   Operation 74 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.20ns)   --->   "%select_ln40 = select i1 %icmp_ln42, i3 0, i3 %r_2" [src/conv3.cpp:40]   --->   Operation 75 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%select_ln40_1 = select i1 %icmp_ln42, i6 %add_ln40, i6 %i_load" [src/conv3.cpp:40]   --->   Operation 76 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %select_ln40_1" [src/conv3.cpp:57]   --->   Operation 77 'zext' 'zext_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln40_1, i3 0" [src/conv3.cpp:57]   --->   Operation 78 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %tmp_113" [src/conv3.cpp:57]   --->   Operation 79 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.77ns)   --->   "%add_ln57_5 = add i10 %zext_ln57_1, i10 %zext_ln57" [src/conv3.cpp:57]   --->   Operation 80 'add' 'add_ln57_5' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %select_ln40_1" [src/conv3.cpp:40]   --->   Operation 81 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%mul_ln40 = mul i11 %zext_ln40, i11 25" [src/conv3.cpp:40]   --->   Operation 82 'mul' 'mul_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%select_ln40_2_cast1 = zext i11 %mul_ln40" [src/conv3.cpp:40]   --->   Operation 83 'zext' 'select_ln40_2_cast1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty_200 = trunc i11 %mul_ln40" [src/conv3.cpp:40]   --->   Operation 84 'trunc' 'empty_200' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i32 %weight_buffer_0, i64 0, i64 %select_ln40_2_cast1" [src/conv3.cpp:40]   --->   Operation 85 'getelementptr' 'weight_buffer_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:40]   --->   Operation 86 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln40_1 = add i10 %empty_200, i10 1" [src/conv3.cpp:40]   --->   Operation 87 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln40_1_cast = zext i10 %add_ln40_1" [src/conv3.cpp:40]   --->   Operation 88 'zext' 'add_ln40_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_1 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_1_cast" [src/conv3.cpp:40]   --->   Operation 89 'getelementptr' 'weight_buffer_0_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:40]   --->   Operation 90 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln42, i1 1" [src/conv3.cpp:40]   --->   Operation 91 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %col_load, i8 255" [src/conv3.cpp:44]   --->   Operation 92 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln44, i1 %xor_ln40" [src/conv3.cpp:40]   --->   Operation 93 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.67ns)   --->   "%indvars_iv_next158_dup = add i3 %select_ln40, i3 1" [src/conv3.cpp:40]   --->   Operation 94 'add' 'indvars_iv_next158_dup' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln40, i1 %icmp_ln42" [src/conv3.cpp:42]   --->   Operation 95 'or' 'or_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %col_load" [src/conv3.cpp:42]   --->   Operation 96 'select' 'select_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.20ns)   --->   "%select_ln42_1 = select i1 %and_ln40, i3 %indvars_iv_next158_dup, i3 %select_ln40" [src/conv3.cpp:42]   --->   Operation 97 'select' 'select_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i3 %select_ln42_1" [src/conv3.cpp:57]   --->   Operation 98 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln57_6 = add i10 %add_ln57_5, i10 %zext_ln57_2" [src/conv3.cpp:57]   --->   Operation 99 'add' 'add_ln57_6' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i10 %add_ln57_6" [src/conv3.cpp:57]   --->   Operation 100 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln57, i7 0" [src/conv3.cpp:57]   --->   Operation 101 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln57_6, i1 0" [src/conv3.cpp:57]   --->   Operation 102 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i11 %p_shl2" [src/conv3.cpp:57]   --->   Operation 103 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.85ns)   --->   "%add_ln57_7 = add i16 %p_shl1, i16 %zext_ln57_3" [src/conv3.cpp:57]   --->   Operation 104 'add' 'add_ln57_7' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %select_ln42" [src/conv3.cpp:44]   --->   Operation 105 'zext' 'zext_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i8 %select_ln42" [src/conv3.cpp:44]   --->   Operation 106 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.76ns)   --->   "%icmp_ln44_2 = icmp_ult  i8 %select_ln42, i8 130" [src/conv3.cpp:44]   --->   Operation 107 'icmp' 'icmp_ln44_2' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln44 = add i8 %select_ln42, i8 126" [src/conv3.cpp:44]   --->   Operation 108 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.39ns)   --->   "%select_ln44 = select i1 %icmp_ln44_2, i8 %select_ln42, i8 %add_ln44" [src/conv3.cpp:44]   --->   Operation 109 'select' 'select_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i8 %select_ln44" [src/conv3.cpp:57]   --->   Operation 110 'zext' 'zext_ln57_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.85ns)   --->   "%add_ln57_16 = add i16 %add_ln57_7, i16 %zext_ln57_12" [src/conv3.cpp:57]   --->   Operation 111 'add' 'add_ln57_16' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i16 %add_ln57_16" [src/conv3.cpp:57]   --->   Operation 112 'zext' 'zext_ln57_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_261 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_13" [src/conv3.cpp:57]   --->   Operation 113 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_261' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_266 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_13" [src/conv3.cpp:57]   --->   Operation 114 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_266' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln42, i32 7" [src/conv3.cpp:44]   --->   Operation 115 'bitselect' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_271 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_261" [src/conv3.cpp:57]   --->   Operation 116 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_271' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_272 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_266" [src/conv3.cpp:57]   --->   Operation 117 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_272' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln55 = add i8 %select_ln42, i8 1" [src/conv3.cpp:55]   --->   Operation 118 'add' 'add_ln55' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln55, i32 7" [src/conv3.cpp:57]   --->   Operation 119 'bitselect' 'tmp_116' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.76ns)   --->   "%icmp_ln57_1 = icmp_ult  i8 %add_ln55, i8 130" [src/conv3.cpp:57]   --->   Operation 120 'icmp' 'icmp_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.76ns)   --->   "%add_ln57_21 = add i8 %select_ln42, i8 127" [src/conv3.cpp:57]   --->   Operation 121 'add' 'add_ln57_21' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.39ns)   --->   "%select_ln57 = select i1 %icmp_ln57_1, i8 %add_ln55, i8 %add_ln57_21" [src/conv3.cpp:57]   --->   Operation 122 'select' 'select_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln57_18 = zext i8 %select_ln57" [src/conv3.cpp:57]   --->   Operation 123 'zext' 'zext_ln57_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.85ns)   --->   "%add_ln57_22 = add i16 %add_ln57_7, i16 %zext_ln57_18" [src/conv3.cpp:57]   --->   Operation 124 'add' 'add_ln57_22' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln57_19 = zext i16 %add_ln57_22" [src/conv3.cpp:57]   --->   Operation 125 'zext' 'zext_ln57_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_273 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_19" [src/conv3.cpp:57]   --->   Operation 126 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_273' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_278 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_19" [src/conv3.cpp:57]   --->   Operation 127 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_278' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.76ns)   --->   "%icmp_ln57 = icmp_ugt  i8 %add_ln55, i8 129" [src/conv3.cpp:57]   --->   Operation 128 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_283 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_273" [src/conv3.cpp:57]   --->   Operation 129 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_283' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 130 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_284 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_278" [src/conv3.cpp:57]   --->   Operation 130 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_284' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln57_4 = add i8 %select_ln42, i8 3" [src/conv3.cpp:57]   --->   Operation 131 'add' 'add_ln57_4' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.76ns)   --->   "%add_ln55_3 = add i9 %zext_ln44, i9 5" [src/conv3.cpp:55]   --->   Operation 132 'add' 'add_ln55_3' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [13/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 133 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %arrayidx522.case.0, void %arrayidx522.case.1" [src/conv3.cpp:60]   --->   Operation 134 'br' 'br_ln60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_116, void %arrayidx522.1.case.0, void %arrayidx522.1.case.1" [src/conv3.cpp:60]   --->   Operation 135 'br' 'br_ln60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.78ns)   --->   "%add_ln42 = add i10 %indvar_flatten25_load, i10 1" [src/conv3.cpp:42]   --->   Operation 136 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.40ns)   --->   "%select_ln42_6 = select i1 %icmp_ln42, i10 1, i10 %add_ln42" [src/conv3.cpp:42]   --->   Operation 137 'select' 'select_ln42_6' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln44 = store i14 %add_ln40_25, i14 %indvar_flatten81" [src/conv3.cpp:44]   --->   Operation 138 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln44 = store i6 %select_ln40_1, i6 %i" [src/conv3.cpp:44]   --->   Operation 139 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln44 = store i10 %select_ln42_6, i10 %indvar_flatten25" [src/conv3.cpp:44]   --->   Operation 140 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %select_ln42_1, i3 %r" [src/conv3.cpp:44]   --->   Operation 141 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %add_ln57_4, i8 %col" [src/conv3.cpp:44]   --->   Operation 142 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.2.4" [src/conv3.cpp:44]   --->   Operation 143 'br' 'br_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 144 [1/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:40]   --->   Operation 144 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 145 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:40]   --->   Operation 145 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln40_2 = add i10 %empty_200, i10 2" [src/conv3.cpp:40]   --->   Operation 146 'add' 'add_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%add_ln40_2_cast = zext i10 %add_ln40_2" [src/conv3.cpp:40]   --->   Operation 147 'zext' 'add_ln40_2_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_2 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_2_cast" [src/conv3.cpp:40]   --->   Operation 148 'getelementptr' 'weight_buffer_0_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:40]   --->   Operation 149 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 150 [1/1] (0.78ns)   --->   "%add_ln40_5 = add i10 %empty_200, i10 5" [src/conv3.cpp:40]   --->   Operation 150 'add' 'add_ln40_5' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%add_ln40_5_cast = zext i10 %add_ln40_5" [src/conv3.cpp:40]   --->   Operation 151 'zext' 'add_ln40_5_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_5 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_5_cast" [src/conv3.cpp:40]   --->   Operation 152 'getelementptr' 'weight_buffer_0_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:40]   --->   Operation 153 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 154 [1/1] (0.76ns)   --->   "%icmp_ln44_1 = icmp_ugt  i8 %select_ln42, i8 129" [src/conv3.cpp:44]   --->   Operation 154 'icmp' 'icmp_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_271 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_261" [src/conv3.cpp:57]   --->   Operation 155 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_271' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_272 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_266" [src/conv3.cpp:57]   --->   Operation 156 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_272' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 157 [1/1] (0.42ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_271, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_272, i1 %icmp_ln44_1" [src/conv3.cpp:57]   --->   Operation 157 'mux' 'tmp_1' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_283 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_273" [src/conv3.cpp:57]   --->   Operation 158 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_283' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 159 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_284 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_278" [src/conv3.cpp:57]   --->   Operation 159 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_284' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 160 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_283, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_284, i1 %icmp_ln57" [src/conv3.cpp:57]   --->   Operation 160 'mux' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln55_1 = add i9 %zext_ln44, i9 2" [src/conv3.cpp:55]   --->   Operation 161 'add' 'add_ln55_1' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.76ns)   --->   "%add_ln57_1 = add i8 %select_ln42, i8 2" [src/conv3.cpp:57]   --->   Operation 162 'add' 'add_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln57_1, i32 7" [src/conv3.cpp:57]   --->   Operation 163 'bitselect' 'tmp_118' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.77ns)   --->   "%icmp_ln57_2 = icmp_ult  i9 %add_ln55_1, i9 130" [src/conv3.cpp:57]   --->   Operation 164 'icmp' 'icmp_ln57_2' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%xor_ln57 = xor i8 %select_ln42, i8 128" [src/conv3.cpp:57]   --->   Operation 165 'xor' 'xor_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%sext_ln57 = sext i8 %xor_ln57" [src/conv3.cpp:57]   --->   Operation 166 'sext' 'sext_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln57_1 = select i1 %icmp_ln57_2, i9 %add_ln55_1, i9 %sext_ln57" [src/conv3.cpp:57]   --->   Operation 167 'select' 'select_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln57_24 = zext i9 %select_ln57_1" [src/conv3.cpp:57]   --->   Operation 168 'zext' 'zext_ln57_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.85ns)   --->   "%add_ln57_27 = add i16 %add_ln57_7, i16 %zext_ln57_24" [src/conv3.cpp:57]   --->   Operation 169 'add' 'add_ln57_27' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln57_25 = zext i16 %add_ln57_27" [src/conv3.cpp:57]   --->   Operation 170 'zext' 'zext_ln57_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_285 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_25" [src/conv3.cpp:57]   --->   Operation 171 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_285' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_290 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_25" [src/conv3.cpp:57]   --->   Operation 172 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_290' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln57_30 = zext i9 %add_ln55_1" [src/conv3.cpp:57]   --->   Operation 173 'zext' 'zext_ln57_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.14ns)   --->   "%mul_ln57 = mul i19 %zext_ln57_30, i19 1009" [src/conv3.cpp:57]   --->   Operation 174 'mul' 'mul_ln57' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln57, i32 17" [src/conv3.cpp:57]   --->   Operation 175 'bitselect' 'tmp_119' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_295 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_285" [src/conv3.cpp:57]   --->   Operation 176 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_295' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 177 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_296 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_290" [src/conv3.cpp:57]   --->   Operation 177 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_296' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 178 [1/1] (0.76ns)   --->   "%add_ln57_3 = add i9 %zext_ln44, i9 3" [src/conv3.cpp:57]   --->   Operation 178 'add' 'add_ln57_3' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.77ns)   --->   "%icmp_ln57_3 = icmp_ult  i9 %add_ln57_3, i9 130" [src/conv3.cpp:57]   --->   Operation 179 'icmp' 'icmp_ln57_3' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.76ns)   --->   "%add_ln57_32 = add i9 %zext_ln44, i9 385" [src/conv3.cpp:57]   --->   Operation 180 'add' 'add_ln57_32' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.39ns)   --->   "%select_ln57_2 = select i1 %icmp_ln57_3, i9 %add_ln57_3, i9 %add_ln57_32" [src/conv3.cpp:57]   --->   Operation 181 'select' 'select_ln57_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln57_31 = zext i9 %select_ln57_2" [src/conv3.cpp:57]   --->   Operation 182 'zext' 'zext_ln57_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.85ns)   --->   "%add_ln57_33 = add i16 %add_ln57_7, i16 %zext_ln57_31" [src/conv3.cpp:57]   --->   Operation 183 'add' 'add_ln57_33' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln57_32 = zext i16 %add_ln57_33" [src/conv3.cpp:57]   --->   Operation 184 'zext' 'zext_ln57_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_297 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_32" [src/conv3.cpp:57]   --->   Operation 185 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_297' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_302 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_32" [src/conv3.cpp:57]   --->   Operation 186 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_302' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 187 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_307 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_297" [src/conv3.cpp:57]   --->   Operation 187 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_307' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 188 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_308 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_302" [src/conv3.cpp:57]   --->   Operation 188 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_308' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 189 [12/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 189 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.76ns)   --->   "%add_ln55_4 = add i9 %zext_ln44, i9 6" [src/conv3.cpp:55]   --->   Operation 190 'add' 'add_ln55_4' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [13/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 191 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_118, void %arrayidx522.2.case.0, void %arrayidx522.2.case.1" [src/conv3.cpp:60]   --->   Operation 192 'br' 'br_ln60' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 193 [1/1] (0.67ns)   --->   "%indvars_iv_next158 = add i3 %r_2, i3 1"   --->   Operation 193 'add' 'indvars_iv_next158' <Predicate = (!icmp_ln42 & !and_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:40]   --->   Operation 194 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 195 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:40]   --->   Operation 195 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 196 [1/1] (0.78ns)   --->   "%add_ln40_6 = add i10 %empty_200, i10 6" [src/conv3.cpp:40]   --->   Operation 196 'add' 'add_ln40_6' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%add_ln40_6_cast = zext i10 %add_ln40_6" [src/conv3.cpp:40]   --->   Operation 197 'zext' 'add_ln40_6_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_6 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_6_cast" [src/conv3.cpp:40]   --->   Operation 198 'getelementptr' 'weight_buffer_0_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 199 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:40]   --->   Operation 199 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 200 [1/1] (0.78ns)   --->   "%add_ln40_10 = add i10 %empty_200, i10 10" [src/conv3.cpp:40]   --->   Operation 200 'add' 'add_ln40_10' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%add_ln40_10_cast = zext i10 %add_ln40_10" [src/conv3.cpp:40]   --->   Operation 201 'zext' 'add_ln40_10_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_10 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_10_cast" [src/conv3.cpp:40]   --->   Operation 202 'getelementptr' 'weight_buffer_0_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 203 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:40]   --->   Operation 203 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_8)   --->   "%select_ln40_2 = select i1 %icmp_ln42, i3 1, i3 %indvars_iv_next158" [src/conv3.cpp:40]   --->   Operation 204 'select' 'select_ln40_2' <Predicate = (!icmp_ln40 & !and_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.67ns)   --->   "%indvars_iv_next158_mid1 = add i3 %select_ln40, i3 2" [src/conv3.cpp:40]   --->   Operation 205 'add' 'indvars_iv_next158_mid1' <Predicate = (!icmp_ln40 & and_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_8)   --->   "%select_ln42_2 = select i1 %and_ln40, i3 %indvars_iv_next158_mid1, i3 %select_ln40_2" [src/conv3.cpp:42]   --->   Operation 206 'select' 'select_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_8)   --->   "%zext_ln57_4 = zext i3 %select_ln42_2" [src/conv3.cpp:57]   --->   Operation 207 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln57_8 = add i10 %add_ln57_5, i10 %zext_ln57_4" [src/conv3.cpp:57]   --->   Operation 208 'add' 'add_ln57_8' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i10 %add_ln57_8" [src/conv3.cpp:57]   --->   Operation 209 'trunc' 'trunc_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln57_1, i7 0" [src/conv3.cpp:57]   --->   Operation 210 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln57_8, i1 0" [src/conv3.cpp:57]   --->   Operation 211 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i11 %p_shl4" [src/conv3.cpp:57]   --->   Operation 212 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.85ns)   --->   "%add_ln57_9 = add i16 %p_shl3, i16 %zext_ln57_5" [src/conv3.cpp:57]   --->   Operation 213 'add' 'add_ln57_9' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.85ns)   --->   "%add_ln57_17 = add i16 %add_ln57_9, i16 %zext_ln57_12" [src/conv3.cpp:57]   --->   Operation 214 'add' 'add_ln57_17' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i16 %add_ln57_17" [src/conv3.cpp:57]   --->   Operation 215 'zext' 'zext_ln57_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_262 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_14" [src/conv3.cpp:57]   --->   Operation 216 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_262' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_267 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_14" [src/conv3.cpp:57]   --->   Operation 217 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_267' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : [1/1] (1.18ns)   --->   Input mux for Operation 218 '%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1'
ST_4 : Operation 218 [3/3] (5.83ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1" [src/conv3.cpp:57]   --->   Operation 218 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.85ns)   --->   "%add_ln57_23 = add i16 %add_ln57_9, i16 %zext_ln57_18" [src/conv3.cpp:57]   --->   Operation 219 'add' 'add_ln57_23' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln57_20 = zext i16 %add_ln57_23" [src/conv3.cpp:57]   --->   Operation 220 'zext' 'zext_ln57_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_274 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_20" [src/conv3.cpp:57]   --->   Operation 221 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_274' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_279 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_20" [src/conv3.cpp:57]   --->   Operation 222 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_279' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : [1/1] (1.18ns)   --->   Input mux for Operation 223 '%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3'
ST_4 : Operation 223 [3/3] (5.83ns)   --->   "%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3" [src/conv3.cpp:57]   --->   Operation 223 'fmul' 'mul_s' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_295 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_285" [src/conv3.cpp:57]   --->   Operation 224 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_295' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 225 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_296 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_290" [src/conv3.cpp:57]   --->   Operation 225 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_296' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 226 [1/1] (0.42ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_295, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_296, i1 %tmp_119" [src/conv3.cpp:57]   --->   Operation 226 'mux' 'tmp_5' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln57_37 = zext i9 %add_ln57_3" [src/conv3.cpp:57]   --->   Operation 227 'zext' 'zext_ln57_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (2.14ns)   --->   "%mul_ln57_1 = mul i19 %zext_ln57_37, i19 1009" [src/conv3.cpp:57]   --->   Operation 228 'mul' 'mul_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln57_1, i32 17" [src/conv3.cpp:57]   --->   Operation 229 'bitselect' 'tmp_120' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 230 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_307 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_297" [src/conv3.cpp:57]   --->   Operation 230 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_307' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 231 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_308 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_302" [src/conv3.cpp:57]   --->   Operation 231 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_308' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 232 [1/1] (0.42ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_307, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_308, i1 %tmp_120" [src/conv3.cpp:57]   --->   Operation 232 'mux' 'tmp_7' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_321 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_262" [src/conv3.cpp:57]   --->   Operation 233 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_321' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 234 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_322 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_267" [src/conv3.cpp:57]   --->   Operation 234 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_322' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 235 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_323 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_274" [src/conv3.cpp:57]   --->   Operation 235 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_323' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 236 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_324 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_279" [src/conv3.cpp:57]   --->   Operation 236 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_324' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : [1/1] (1.18ns)   --->   Input mux for Operation 237 '%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3'
ST_4 : Operation 237 [3/3] (5.83ns)   --->   "%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3" [src/conv3.cpp:57]   --->   Operation 237 'fmul' 'mul_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [11/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 238 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [12/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 239 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 240 [1/1] (0.78ns)   --->   "%add_ln40_3 = add i10 %empty_200, i10 3" [src/conv3.cpp:40]   --->   Operation 240 'add' 'add_ln40_3' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%add_ln40_3_cast = zext i10 %add_ln40_3" [src/conv3.cpp:40]   --->   Operation 241 'zext' 'add_ln40_3_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_3 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_3_cast" [src/conv3.cpp:40]   --->   Operation 242 'getelementptr' 'weight_buffer_0_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 243 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:40]   --->   Operation 243 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 244 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:40]   --->   Operation 244 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 245 [1/1] (0.78ns)   --->   "%add_ln40_7 = add i10 %empty_200, i10 7" [src/conv3.cpp:40]   --->   Operation 245 'add' 'add_ln40_7' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%add_ln40_7_cast = zext i10 %add_ln40_7" [src/conv3.cpp:40]   --->   Operation 246 'zext' 'add_ln40_7_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_7 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_7_cast" [src/conv3.cpp:40]   --->   Operation 247 'getelementptr' 'weight_buffer_0_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 248 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:40]   --->   Operation 248 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 249 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:40]   --->   Operation 249 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 250 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1" [src/conv3.cpp:57]   --->   Operation 250 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3" [src/conv3.cpp:57]   --->   Operation 251 'fmul' 'mul_s' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.85ns)   --->   "%add_ln57_28 = add i16 %add_ln57_9, i16 %zext_ln57_24" [src/conv3.cpp:57]   --->   Operation 252 'add' 'add_ln57_28' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln57_26 = zext i16 %add_ln57_28" [src/conv3.cpp:57]   --->   Operation 253 'zext' 'zext_ln57_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_286 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_26" [src/conv3.cpp:57]   --->   Operation 254 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_286' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_291 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_26" [src/conv3.cpp:57]   --->   Operation 255 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_291' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : [1/1] (1.18ns)   --->   Input mux for Operation 256 '%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5'
ST_5 : Operation 256 [3/3] (5.83ns)   --->   "%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 256 'fmul' 'mul_5' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.76ns)   --->   "%add_ln55_2 = add i9 %zext_ln44, i9 4" [src/conv3.cpp:55]   --->   Operation 257 'add' 'add_ln55_2' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.77ns)   --->   "%icmp_ln57_4 = icmp_ult  i9 %add_ln55_2, i9 130" [src/conv3.cpp:57]   --->   Operation 258 'icmp' 'icmp_ln57_4' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.76ns)   --->   "%add_ln57_38 = add i9 %zext_ln44, i9 386" [src/conv3.cpp:57]   --->   Operation 259 'add' 'add_ln57_38' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.39ns)   --->   "%select_ln57_3 = select i1 %icmp_ln57_4, i9 %add_ln55_2, i9 %add_ln57_38" [src/conv3.cpp:57]   --->   Operation 260 'select' 'select_ln57_3' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln57_38 = zext i9 %select_ln57_3" [src/conv3.cpp:57]   --->   Operation 261 'zext' 'zext_ln57_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.85ns)   --->   "%add_ln57_39 = add i16 %add_ln57_7, i16 %zext_ln57_38" [src/conv3.cpp:57]   --->   Operation 262 'add' 'add_ln57_39' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln57_39 = zext i16 %add_ln57_39" [src/conv3.cpp:57]   --->   Operation 263 'zext' 'zext_ln57_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_309 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_39" [src/conv3.cpp:57]   --->   Operation 264 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_309' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_314 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_39" [src/conv3.cpp:57]   --->   Operation 265 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_314' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln57_44 = zext i9 %add_ln55_2" [src/conv3.cpp:57]   --->   Operation 266 'zext' 'zext_ln57_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (2.14ns)   --->   "%mul_ln57_2 = mul i19 %zext_ln57_44, i19 1009" [src/conv3.cpp:57]   --->   Operation 267 'mul' 'mul_ln57_2' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln57_2, i32 17" [src/conv3.cpp:57]   --->   Operation 268 'bitselect' 'tmp_121' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 269 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_319 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_309" [src/conv3.cpp:57]   --->   Operation 269 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_319' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 270 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_320 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_314" [src/conv3.cpp:57]   --->   Operation 270 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_320' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 271 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_321 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_262" [src/conv3.cpp:57]   --->   Operation 271 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_321' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 272 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_322 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_267" [src/conv3.cpp:57]   --->   Operation 272 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_322' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 273 [1/1] (0.42ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_321, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_322, i1 %icmp_ln44_1" [src/conv3.cpp:57]   --->   Operation 273 'mux' 'tmp_11' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_323 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_274" [src/conv3.cpp:57]   --->   Operation 274 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_323' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 275 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_324 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_279" [src/conv3.cpp:57]   --->   Operation 275 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_324' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 276 [1/1] (0.42ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_323, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_324, i1 %icmp_ln57" [src/conv3.cpp:57]   --->   Operation 276 'mux' 'tmp_13' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_325 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_286" [src/conv3.cpp:57]   --->   Operation 277 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_325' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 278 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_326 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_291" [src/conv3.cpp:57]   --->   Operation 278 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_326' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 279 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3" [src/conv3.cpp:57]   --->   Operation 279 'fmul' 'mul_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.18ns)   --->   Input mux for Operation 280 '%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5'
ST_5 : Operation 280 [3/3] (5.83ns)   --->   "%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 280 'fmul' 'mul_1_s' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [10/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 281 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.18ns)   --->   Input mux for Operation 282 '%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5'
ST_5 : Operation 282 [3/3] (5.83ns)   --->   "%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 282 'fmul' 'mul_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.18ns)   --->   Input mux for Operation 283 '%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7'
ST_5 : Operation 283 [3/3] (5.83ns)   --->   "%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 283 'fmul' 'mul_2_s' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [11/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 284 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 285 [1/1] (0.67ns)   --->   "%empty = add i3 %r_2, i3 2"   --->   Operation 285 'add' 'empty' <Predicate = (!icmp_ln42 & !and_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:40]   --->   Operation 286 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 287 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:40]   --->   Operation 287 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 288 [1/1] (0.78ns)   --->   "%add_ln40_11 = add i10 %empty_200, i10 11" [src/conv3.cpp:40]   --->   Operation 288 'add' 'add_ln40_11' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%add_ln40_11_cast = zext i10 %add_ln40_11" [src/conv3.cpp:40]   --->   Operation 289 'zext' 'add_ln40_11_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_11 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_11_cast" [src/conv3.cpp:40]   --->   Operation 290 'getelementptr' 'weight_buffer_0_addr_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 291 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:40]   --->   Operation 291 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 292 [1/1] (0.78ns)   --->   "%add_ln40_15 = add i10 %empty_200, i10 15" [src/conv3.cpp:40]   --->   Operation 292 'add' 'add_ln40_15' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%add_ln40_15_cast = zext i10 %add_ln40_15" [src/conv3.cpp:40]   --->   Operation 293 'zext' 'add_ln40_15_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_15 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_15_cast" [src/conv3.cpp:40]   --->   Operation 294 'getelementptr' 'weight_buffer_0_addr_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 295 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:40]   --->   Operation 295 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_10)   --->   "%select_ln40_3 = select i1 %icmp_ln42, i3 2, i3 %empty" [src/conv3.cpp:40]   --->   Operation 296 'select' 'select_ln40_3' <Predicate = (!icmp_ln40 & !and_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.67ns)   --->   "%p_mid1 = add i3 %select_ln40, i3 3" [src/conv3.cpp:40]   --->   Operation 297 'add' 'p_mid1' <Predicate = (!icmp_ln40 & and_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_10)   --->   "%select_ln42_3 = select i1 %and_ln40, i3 %p_mid1, i3 %select_ln40_3" [src/conv3.cpp:42]   --->   Operation 298 'select' 'select_ln42_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_10)   --->   "%zext_ln57_6 = zext i3 %select_ln42_3" [src/conv3.cpp:57]   --->   Operation 299 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln57_10 = add i10 %add_ln57_5, i10 %zext_ln57_6" [src/conv3.cpp:57]   --->   Operation 300 'add' 'add_ln57_10' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = trunc i10 %add_ln57_10" [src/conv3.cpp:57]   --->   Operation 301 'trunc' 'trunc_ln57_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln57_2, i7 0" [src/conv3.cpp:57]   --->   Operation 302 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln57_10, i1 0" [src/conv3.cpp:57]   --->   Operation 303 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i11 %p_shl6" [src/conv3.cpp:57]   --->   Operation 304 'zext' 'zext_ln57_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.85ns)   --->   "%add_ln57_11 = add i16 %p_shl5, i16 %zext_ln57_7" [src/conv3.cpp:57]   --->   Operation 305 'add' 'add_ln57_11' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (0.85ns)   --->   "%add_ln57_18 = add i16 %add_ln57_11, i16 %zext_ln57_12" [src/conv3.cpp:57]   --->   Operation 306 'add' 'add_ln57_18' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i16 %add_ln57_18" [src/conv3.cpp:57]   --->   Operation 307 'zext' 'zext_ln57_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_263 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_15" [src/conv3.cpp:57]   --->   Operation 308 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_263' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_268 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_15" [src/conv3.cpp:57]   --->   Operation 309 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_268' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 310 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1" [src/conv3.cpp:57]   --->   Operation 310 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3" [src/conv3.cpp:57]   --->   Operation 311 'fmul' 'mul_s' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 312 'fmul' 'mul_5' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.85ns)   --->   "%add_ln57_34 = add i16 %add_ln57_9, i16 %zext_ln57_31" [src/conv3.cpp:57]   --->   Operation 313 'add' 'add_ln57_34' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln57_33 = zext i16 %add_ln57_34" [src/conv3.cpp:57]   --->   Operation 314 'zext' 'zext_ln57_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_298 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_33" [src/conv3.cpp:57]   --->   Operation 315 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_298' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_303 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_33" [src/conv3.cpp:57]   --->   Operation 316 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_303' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 317 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_319 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_309" [src/conv3.cpp:57]   --->   Operation 317 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_319' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 318 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_320 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_314" [src/conv3.cpp:57]   --->   Operation 318 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_320' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 319 [1/1] (0.42ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_319, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_320, i1 %tmp_121" [src/conv3.cpp:57]   --->   Operation 319 'mux' 'tmp_9' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.18ns)   --->   Input mux for Operation 320 '%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11'
ST_6 : Operation 320 [3/3] (5.83ns)   --->   "%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11" [src/conv3.cpp:57]   --->   Operation 320 'fmul' 'mul_8' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.18ns)   --->   Input mux for Operation 321 '%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13'
ST_6 : Operation 321 [3/3] (5.83ns)   --->   "%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 321 'fmul' 'mul_130_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_325 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_286" [src/conv3.cpp:57]   --->   Operation 322 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_325' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 323 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_326 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_291" [src/conv3.cpp:57]   --->   Operation 323 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_326' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 324 [1/1] (0.42ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_325, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_326, i1 %tmp_119" [src/conv3.cpp:57]   --->   Operation 324 'mux' 'tmp_15' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_327 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_298" [src/conv3.cpp:57]   --->   Operation 325 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_327' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 326 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_328 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_303" [src/conv3.cpp:57]   --->   Operation 326 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_328' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 327 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_331 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_263" [src/conv3.cpp:57]   --->   Operation 327 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_331' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 328 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_332 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_268" [src/conv3.cpp:57]   --->   Operation 328 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_332' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 329 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3" [src/conv3.cpp:57]   --->   Operation 329 'fmul' 'mul_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [2/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 330 'fmul' 'mul_1_s' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.18ns)   --->   Input mux for Operation 331 '%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7'
ST_6 : Operation 331 [3/3] (5.83ns)   --->   "%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 331 'fmul' 'mul_1_5' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [9/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 332 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln57_51 = zext i9 %add_ln55_3" [src/conv3.cpp:57]   --->   Operation 333 'zext' 'zext_ln57_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (2.14ns)   --->   "%mul_ln57_3 = mul i19 %zext_ln57_51, i19 1009" [src/conv3.cpp:57]   --->   Operation 334 'mul' 'mul_ln57_3' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln57_3, i32 17" [src/conv3.cpp:57]   --->   Operation 335 'bitselect' 'tmp_122' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : [1/1] (1.18ns)   --->   Input mux for Operation 336 '%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13'
ST_6 : Operation 336 [3/3] (5.83ns)   --->   "%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 336 'fmul' 'mul_1_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 337 'fmul' 'mul_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [2/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 338 'fmul' 'mul_2_s' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [10/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 339 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 340 [1/1] (0.78ns)   --->   "%add_ln40_4 = add i10 %empty_200, i10 4" [src/conv3.cpp:40]   --->   Operation 340 'add' 'add_ln40_4' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%add_ln40_4_cast = zext i10 %add_ln40_4" [src/conv3.cpp:40]   --->   Operation 341 'zext' 'add_ln40_4_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_4 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_4_cast" [src/conv3.cpp:40]   --->   Operation 342 'getelementptr' 'weight_buffer_0_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 343 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:40]   --->   Operation 343 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 344 [1/1] (0.78ns)   --->   "%add_ln40_8 = add i10 %empty_200, i10 8" [src/conv3.cpp:40]   --->   Operation 344 'add' 'add_ln40_8' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%add_ln40_8_cast = zext i10 %add_ln40_8" [src/conv3.cpp:40]   --->   Operation 345 'zext' 'add_ln40_8_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_8 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_8_cast" [src/conv3.cpp:40]   --->   Operation 346 'getelementptr' 'weight_buffer_0_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 347 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:40]   --->   Operation 347 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 348 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:40]   --->   Operation 348 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 349 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:40]   --->   Operation 349 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : [1/1] (1.31ns)   --->   Input mux for Operation 350 '%tmp_2 = fadd i32 %mul, i32 0'
ST_7 : Operation 350 [4/4] (5.12ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:57]   --->   Operation 350 'fadd' 'tmp_2' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.85ns)   --->   "%add_ln57_24 = add i16 %add_ln57_11, i16 %zext_ln57_18" [src/conv3.cpp:57]   --->   Operation 351 'add' 'add_ln57_24' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln57_21 = zext i16 %add_ln57_24" [src/conv3.cpp:57]   --->   Operation 352 'zext' 'zext_ln57_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_275 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_21" [src/conv3.cpp:57]   --->   Operation 353 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_275' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_280 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_21" [src/conv3.cpp:57]   --->   Operation 354 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_280' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.85ns)   --->   "%add_ln57_29 = add i16 %add_ln57_11, i16 %zext_ln57_24" [src/conv3.cpp:57]   --->   Operation 355 'add' 'add_ln57_29' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln57_27 = zext i16 %add_ln57_29" [src/conv3.cpp:57]   --->   Operation 356 'zext' 'zext_ln57_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_287 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_27" [src/conv3.cpp:57]   --->   Operation 357 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_287' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_292 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_27" [src/conv3.cpp:57]   --->   Operation 358 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_292' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 359 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 359 'fmul' 'mul_5' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.18ns)   --->   Input mux for Operation 360 '%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7'
ST_7 : Operation 360 [3/3] (5.83ns)   --->   "%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 360 'fmul' 'mul_6' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11" [src/conv3.cpp:57]   --->   Operation 361 'fmul' 'mul_8' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 362 [2/3] (7.01ns)   --->   "%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 362 'fmul' 'mul_130_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_327 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_298" [src/conv3.cpp:57]   --->   Operation 363 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_327' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 364 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_328 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_303" [src/conv3.cpp:57]   --->   Operation 364 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_328' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 365 [1/1] (0.42ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_327, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_328, i1 %tmp_120" [src/conv3.cpp:57]   --->   Operation 365 'mux' 'tmp_17' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_331 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_263" [src/conv3.cpp:57]   --->   Operation 366 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_331' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 367 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_332 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_268" [src/conv3.cpp:57]   --->   Operation 367 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_332' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 368 [1/1] (0.42ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_331, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_332, i1 %icmp_ln44_1" [src/conv3.cpp:57]   --->   Operation 368 'mux' 'tmp_21' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_333 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_275" [src/conv3.cpp:57]   --->   Operation 369 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_333' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 370 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_334 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_280" [src/conv3.cpp:57]   --->   Operation 370 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_334' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 371 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_335 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_287" [src/conv3.cpp:57]   --->   Operation 371 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_335' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 372 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_336 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_292" [src/conv3.cpp:57]   --->   Operation 372 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_336' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : [1/1] (1.31ns)   --->   Input mux for Operation 373 '%tmp_51 = fadd i32 %mul_1, i32 0'
ST_7 : Operation 373 [4/4] (5.12ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:57]   --->   Operation 373 'fadd' 'tmp_51' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 374 [1/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 374 'fmul' 'mul_1_s' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 375 'fmul' 'mul_1_5' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [8/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 376 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 377 'fmul' 'mul_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.18ns)   --->   Input mux for Operation 378 '%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15'
ST_7 : Operation 378 [3/3] (5.83ns)   --->   "%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 378 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5" [src/conv3.cpp:57]   --->   Operation 379 'fmul' 'mul_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 380 'fmul' 'mul_2_s' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.18ns)   --->   Input mux for Operation 381 '%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9'
ST_7 : Operation 381 [3/3] (5.83ns)   --->   "%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 381 'fmul' 'mul_2_5' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [9/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 382 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln57_58 = zext i9 %add_ln55_4" [src/conv3.cpp:57]   --->   Operation 383 'zext' 'zext_ln57_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (2.14ns)   --->   "%mul_ln57_4 = mul i19 %zext_ln57_58, i19 1009" [src/conv3.cpp:57]   --->   Operation 384 'mul' 'mul_ln57_4' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln57_4, i32 17" [src/conv3.cpp:57]   --->   Operation 385 'bitselect' 'tmp_123' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : [1/1] (1.18ns)   --->   Input mux for Operation 386 '%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15'
ST_7 : Operation 386 [3/3] (5.83ns)   --->   "%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 386 'fmul' 'mul_2_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 387 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:40]   --->   Operation 387 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 388 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:40]   --->   Operation 388 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 389 [1/1] (0.78ns)   --->   "%add_ln40_12 = add i10 %empty_200, i10 12" [src/conv3.cpp:40]   --->   Operation 389 'add' 'add_ln40_12' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%add_ln40_12_cast = zext i10 %add_ln40_12" [src/conv3.cpp:40]   --->   Operation 390 'zext' 'add_ln40_12_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_12 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_12_cast" [src/conv3.cpp:40]   --->   Operation 391 'getelementptr' 'weight_buffer_0_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 392 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:40]   --->   Operation 392 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 393 [1/1] (0.78ns)   --->   "%add_ln40_16 = add i10 %empty_200, i10 16" [src/conv3.cpp:40]   --->   Operation 393 'add' 'add_ln40_16' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%add_ln40_16_cast = zext i10 %add_ln40_16" [src/conv3.cpp:40]   --->   Operation 394 'zext' 'add_ln40_16_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_16 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_16_cast" [src/conv3.cpp:40]   --->   Operation 395 'getelementptr' 'weight_buffer_0_addr_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 396 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:40]   --->   Operation 396 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 397 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:57]   --->   Operation 397 'fadd' 'tmp_2' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [1/1] (0.85ns)   --->   "%add_ln57_35 = add i16 %add_ln57_11, i16 %zext_ln57_31" [src/conv3.cpp:57]   --->   Operation 398 'add' 'add_ln57_35' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln57_34 = zext i16 %add_ln57_35" [src/conv3.cpp:57]   --->   Operation 399 'zext' 'zext_ln57_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_299 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_34" [src/conv3.cpp:57]   --->   Operation 400 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_299' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_304 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_34" [src/conv3.cpp:57]   --->   Operation 401 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_304' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 402 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 402 'fmul' 'mul_6' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.85ns)   --->   "%add_ln57_40 = add i16 %add_ln57_9, i16 %zext_ln57_38" [src/conv3.cpp:57]   --->   Operation 403 'add' 'add_ln57_40' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln57_40 = zext i16 %add_ln57_40" [src/conv3.cpp:57]   --->   Operation 404 'zext' 'zext_ln57_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_310 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_40" [src/conv3.cpp:57]   --->   Operation 405 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_310' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_315 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_40" [src/conv3.cpp:57]   --->   Operation 406 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_315' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 407 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11" [src/conv3.cpp:57]   --->   Operation 407 'fmul' 'mul_8' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 408 [1/3] (7.01ns)   --->   "%mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 408 'fmul' 'mul_130_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.18ns)   --->   Input mux for Operation 409 '%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15'
ST_8 : Operation 409 [3/3] (5.83ns)   --->   "%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 409 'fmul' 'mul_130_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_329 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_310" [src/conv3.cpp:57]   --->   Operation 410 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_329' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 411 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_330 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_315" [src/conv3.cpp:57]   --->   Operation 411 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_330' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : [1/1] (1.18ns)   --->   Input mux for Operation 412 '%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21'
ST_8 : Operation 412 [3/3] (5.83ns)   --->   "%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21" [src/conv3.cpp:57]   --->   Operation 412 'fmul' 'mul_9' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_333 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_275" [src/conv3.cpp:57]   --->   Operation 413 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_333' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 414 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_334 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_280" [src/conv3.cpp:57]   --->   Operation 414 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_334' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 415 [1/1] (0.42ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_333, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_334, i1 %icmp_ln57" [src/conv3.cpp:57]   --->   Operation 415 'mux' 'tmp_23' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_335 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_287" [src/conv3.cpp:57]   --->   Operation 416 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_335' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 417 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_336 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_292" [src/conv3.cpp:57]   --->   Operation 417 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_336' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 418 [1/1] (0.42ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_335, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_336, i1 %tmp_119" [src/conv3.cpp:57]   --->   Operation 418 'mux' 'tmp_25' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_337 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_299" [src/conv3.cpp:57]   --->   Operation 419 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_337' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 420 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_338 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_304" [src/conv3.cpp:57]   --->   Operation 420 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_338' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 421 [3/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:57]   --->   Operation 421 'fadd' 'tmp_51' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 422 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 422 'fmul' 'mul_1_5' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.18ns)   --->   Input mux for Operation 423 '%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9'
ST_8 : Operation 423 [3/3] (5.83ns)   --->   "%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 423 'fmul' 'mul_1_6' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [7/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 424 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 425 'fmul' 'mul_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [2/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 426 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.31ns)   --->   Input mux for Operation 427 '%tmp_77 = fadd i32 %mul_2, i32 0'
ST_8 : Operation 427 [4/4] (5.12ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:57]   --->   Operation 427 'fadd' 'tmp_77' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [2/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 428 'fmul' 'mul_2_5' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [8/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 429 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 430 'fmul' 'mul_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.18ns)   --->   Input mux for Operation 431 '%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17'
ST_8 : Operation 431 [3/3] (5.83ns)   --->   "%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 431 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %r_2" [src/conv3.cpp:42]   --->   Operation 432 'zext' 'zext_ln42' <Predicate = (!icmp_ln42 & !and_ln40)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.67ns)   --->   "%empty_198 = add i3 %r_2, i3 3"   --->   Operation 433 'add' 'empty_198' <Predicate = (!icmp_ln42 & !and_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/1] (0.79ns)   --->   "%empty_199 = add i4 %zext_ln42, i4 4" [src/conv3.cpp:42]   --->   Operation 434 'add' 'empty_199' <Predicate = (!icmp_ln42 & !and_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [1/1] (0.78ns)   --->   "%add_ln40_9 = add i10 %empty_200, i10 9" [src/conv3.cpp:40]   --->   Operation 435 'add' 'add_ln40_9' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%add_ln40_9_cast = zext i10 %add_ln40_9" [src/conv3.cpp:40]   --->   Operation 436 'zext' 'add_ln40_9_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_9 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_9_cast" [src/conv3.cpp:40]   --->   Operation 437 'getelementptr' 'weight_buffer_0_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 438 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:40]   --->   Operation 438 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 439 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:40]   --->   Operation 439 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 440 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:40]   --->   Operation 440 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 441 [1/1] (0.78ns)   --->   "%add_ln40_20 = add i10 %empty_200, i10 20" [src/conv3.cpp:40]   --->   Operation 441 'add' 'add_ln40_20' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%add_ln40_20_cast = zext i10 %add_ln40_20" [src/conv3.cpp:40]   --->   Operation 442 'zext' 'add_ln40_20_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_20 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_20_cast" [src/conv3.cpp:40]   --->   Operation 443 'getelementptr' 'weight_buffer_0_addr_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 444 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:40]   --->   Operation 444 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_12)   --->   "%select_ln40_4 = select i1 %icmp_ln42, i3 3, i3 %empty_198" [src/conv3.cpp:40]   --->   Operation 445 'select' 'select_ln40_4' <Predicate = (!icmp_ln40 & !and_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_14)   --->   "%select_ln40_5 = select i1 %icmp_ln42, i4 4, i4 %empty_199" [src/conv3.cpp:40]   --->   Operation 446 'select' 'select_ln40_5' <Predicate = (!icmp_ln40 & !and_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i3 %indvars_iv_next158_dup" [src/conv3.cpp:42]   --->   Operation 447 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln40 & and_ln40)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_12)   --->   "%p_mid121 = xor i3 %select_ln40, i3 4" [src/conv3.cpp:40]   --->   Operation 448 'xor' 'p_mid121' <Predicate = (!icmp_ln40 & and_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_12)   --->   "%select_ln42_4 = select i1 %and_ln40, i3 %p_mid121, i3 %select_ln40_4" [src/conv3.cpp:42]   --->   Operation 449 'select' 'select_ln42_4' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_12)   --->   "%zext_ln57_8 = zext i3 %select_ln42_4" [src/conv3.cpp:57]   --->   Operation 450 'zext' 'zext_ln57_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln57_12 = add i10 %add_ln57_5, i10 %zext_ln57_8" [src/conv3.cpp:57]   --->   Operation 451 'add' 'add_ln57_12' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = trunc i10 %add_ln57_12" [src/conv3.cpp:57]   --->   Operation 452 'trunc' 'trunc_ln57_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln57_3, i7 0" [src/conv3.cpp:57]   --->   Operation 453 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln57_12, i1 0" [src/conv3.cpp:57]   --->   Operation 454 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i11 %p_shl8" [src/conv3.cpp:57]   --->   Operation 455 'zext' 'zext_ln57_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.85ns)   --->   "%add_ln57_13 = add i16 %p_shl7, i16 %zext_ln57_9" [src/conv3.cpp:57]   --->   Operation 456 'add' 'add_ln57_13' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 457 [1/1] (0.79ns)   --->   "%p_mid123 = add i4 %zext_ln42_1, i4 4" [src/conv3.cpp:42]   --->   Operation 457 'add' 'p_mid123' <Predicate = (!icmp_ln40 & and_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_14)   --->   "%select_ln42_5 = select i1 %and_ln40, i4 %p_mid123, i4 %select_ln40_5" [src/conv3.cpp:42]   --->   Operation 458 'select' 'select_ln42_5' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_14)   --->   "%zext_ln57_10 = zext i4 %select_ln42_5" [src/conv3.cpp:57]   --->   Operation 459 'zext' 'zext_ln57_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln57_14 = add i10 %add_ln57_5, i10 %zext_ln57_10" [src/conv3.cpp:57]   --->   Operation 460 'add' 'add_ln57_14' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln57_4 = trunc i10 %add_ln57_14" [src/conv3.cpp:57]   --->   Operation 461 'trunc' 'trunc_ln57_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln57_4, i7 0" [src/conv3.cpp:57]   --->   Operation 462 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln57_14, i1 0" [src/conv3.cpp:57]   --->   Operation 463 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i11 %p_shl" [src/conv3.cpp:57]   --->   Operation 464 'zext' 'zext_ln57_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.85ns)   --->   "%add_ln57_15 = add i16 %p_shl9, i16 %zext_ln57_11" [src/conv3.cpp:57]   --->   Operation 465 'add' 'add_ln57_15' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 466 [1/1] (0.85ns)   --->   "%add_ln57_19 = add i16 %add_ln57_13, i16 %zext_ln57_12" [src/conv3.cpp:57]   --->   Operation 466 'add' 'add_ln57_19' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln57_16 = zext i16 %add_ln57_19" [src/conv3.cpp:57]   --->   Operation 467 'zext' 'zext_ln57_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_264 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_16" [src/conv3.cpp:57]   --->   Operation 468 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_264' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_269 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_16" [src/conv3.cpp:57]   --->   Operation 469 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_269' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 470 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:57]   --->   Operation 470 'fadd' 'tmp_2' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (0.85ns)   --->   "%add_ln57_25 = add i16 %add_ln57_13, i16 %zext_ln57_18" [src/conv3.cpp:57]   --->   Operation 471 'add' 'add_ln57_25' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln57_22 = zext i16 %add_ln57_25" [src/conv3.cpp:57]   --->   Operation 472 'zext' 'zext_ln57_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_276 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_22" [src/conv3.cpp:57]   --->   Operation 473 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_276' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_281 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_22" [src/conv3.cpp:57]   --->   Operation 474 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_281' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 475 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7" [src/conv3.cpp:57]   --->   Operation 475 'fmul' 'mul_6' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.31ns)   --->   Input mux for Operation 476 '%tmp_12 = fadd i32 %mul_8, i32 0'
ST_9 : Operation 476 [4/4] (5.12ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:57]   --->   Operation 476 'fadd' 'tmp_12' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 477 [2/3] (7.01ns)   --->   "%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 477 'fmul' 'mul_130_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 478 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_329 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_310" [src/conv3.cpp:57]   --->   Operation 478 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_329' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 479 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_330 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_315" [src/conv3.cpp:57]   --->   Operation 479 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_330' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 480 [1/1] (0.42ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_329, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_330, i1 %tmp_121" [src/conv3.cpp:57]   --->   Operation 480 'mux' 'tmp_19' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 481 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21" [src/conv3.cpp:57]   --->   Operation 481 'fmul' 'mul_9' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.18ns)   --->   Input mux for Operation 482 '%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23'
ST_9 : Operation 482 [3/3] (5.83ns)   --->   "%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 482 'fmul' 'mul_252_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 483 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_337 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_299" [src/conv3.cpp:57]   --->   Operation 483 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_337' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 484 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_338 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_304" [src/conv3.cpp:57]   --->   Operation 484 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_338' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 485 [1/1] (0.42ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_337, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_338, i1 %tmp_120" [src/conv3.cpp:57]   --->   Operation 485 'mux' 'tmp_27' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 486 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_341 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_264" [src/conv3.cpp:57]   --->   Operation 486 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_341' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 487 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_342 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_269" [src/conv3.cpp:57]   --->   Operation 487 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_342' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 488 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_343 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_276" [src/conv3.cpp:57]   --->   Operation 488 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_343' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 489 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_344 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_281" [src/conv3.cpp:57]   --->   Operation 489 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_344' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 490 [2/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:57]   --->   Operation 490 'fadd' 'tmp_51' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 491 'fmul' 'mul_1_6' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [6/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 492 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.31ns)   --->   Input mux for Operation 493 '%tmp_57 = fadd i32 %mul_1_1, i32 0'
ST_9 : Operation 493 [4/4] (5.12ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:57]   --->   Operation 493 'fadd' 'tmp_57' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 494 [1/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 494 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.18ns)   --->   Input mux for Operation 495 '%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17'
ST_9 : Operation 495 [3/3] (5.83ns)   --->   "%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 495 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.18ns)   --->   Input mux for Operation 496 '%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23'
ST_9 : Operation 496 [3/3] (5.83ns)   --->   "%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 496 'fmul' 'mul_1_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [3/4] (6.43ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:57]   --->   Operation 497 'fadd' 'tmp_77' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 498 [1/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 498 'fmul' 'mul_2_5' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 499 [7/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 499 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 500 'fmul' 'mul_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 501 [2/3] (7.01ns)   --->   "%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 501 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.18ns)   --->   Input mux for Operation 502 '%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25'
ST_9 : Operation 502 [3/3] (5.83ns)   --->   "%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 502 'fmul' 'mul_2_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 503 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:40]   --->   Operation 503 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 504 [1/1] (0.78ns)   --->   "%add_ln40_13 = add i10 %empty_200, i10 13" [src/conv3.cpp:40]   --->   Operation 504 'add' 'add_ln40_13' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%add_ln40_13_cast = zext i10 %add_ln40_13" [src/conv3.cpp:40]   --->   Operation 505 'zext' 'add_ln40_13_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 506 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_13 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_13_cast" [src/conv3.cpp:40]   --->   Operation 506 'getelementptr' 'weight_buffer_0_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 507 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:40]   --->   Operation 507 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 508 [1/1] (0.78ns)   --->   "%add_ln40_17 = add i10 %empty_200, i10 17" [src/conv3.cpp:40]   --->   Operation 508 'add' 'add_ln40_17' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 509 [1/1] (0.00ns)   --->   "%add_ln40_17_cast = zext i10 %add_ln40_17" [src/conv3.cpp:40]   --->   Operation 509 'zext' 'add_ln40_17_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_17 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_17_cast" [src/conv3.cpp:40]   --->   Operation 510 'getelementptr' 'weight_buffer_0_addr_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 511 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:40]   --->   Operation 511 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 512 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:40]   --->   Operation 512 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 513 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %mul, i32 0" [src/conv3.cpp:57]   --->   Operation 513 'fadd' 'tmp_2' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 514 [1/1] (0.85ns)   --->   "%add_ln57_30 = add i16 %add_ln57_13, i16 %zext_ln57_24" [src/conv3.cpp:57]   --->   Operation 514 'add' 'add_ln57_30' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln57_28 = zext i16 %add_ln57_30" [src/conv3.cpp:57]   --->   Operation 515 'zext' 'zext_ln57_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_288 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_28" [src/conv3.cpp:57]   --->   Operation 516 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_288' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_293 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_28" [src/conv3.cpp:57]   --->   Operation 517 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_293' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (0.85ns)   --->   "%add_ln57_41 = add i16 %add_ln57_11, i16 %zext_ln57_38" [src/conv3.cpp:57]   --->   Operation 518 'add' 'add_ln57_41' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln57_41 = zext i16 %add_ln57_41" [src/conv3.cpp:57]   --->   Operation 519 'zext' 'zext_ln57_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_311 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_41" [src/conv3.cpp:57]   --->   Operation 520 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_311' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_316 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_41" [src/conv3.cpp:57]   --->   Operation 521 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_316' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : [1/1] (1.18ns)   --->   Input mux for Operation 522 '%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9'
ST_10 : Operation 522 [3/3] (5.83ns)   --->   "%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 522 'fmul' 'mul_7' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 523 [3/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:57]   --->   Operation 523 'fadd' 'tmp_12' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 524 [1/3] (7.01ns)   --->   "%mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15" [src/conv3.cpp:57]   --->   Operation 524 'fmul' 'mul_130_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 525 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21" [src/conv3.cpp:57]   --->   Operation 525 'fmul' 'mul_9' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 526 [2/3] (7.01ns)   --->   "%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 526 'fmul' 'mul_252_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 527 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_339 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_311" [src/conv3.cpp:57]   --->   Operation 527 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_339' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 528 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_340 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_316" [src/conv3.cpp:57]   --->   Operation 528 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_340' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 529 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_341 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_264" [src/conv3.cpp:57]   --->   Operation 529 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_341' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 530 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_342 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_269" [src/conv3.cpp:57]   --->   Operation 530 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_342' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 531 [1/1] (0.42ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_341, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_342, i1 %icmp_ln44_1" [src/conv3.cpp:57]   --->   Operation 531 'mux' 'tmp_31' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 532 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_343 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_276" [src/conv3.cpp:57]   --->   Operation 532 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_343' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 533 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_344 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_281" [src/conv3.cpp:57]   --->   Operation 533 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_344' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 534 [1/1] (0.42ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_343, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_344, i1 %icmp_ln57" [src/conv3.cpp:57]   --->   Operation 534 'mux' 'tmp_33' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 535 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_345 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_288" [src/conv3.cpp:57]   --->   Operation 535 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_345' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 536 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_346 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_293" [src/conv3.cpp:57]   --->   Operation 536 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_346' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 537 [1/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:57]   --->   Operation 537 'fadd' 'tmp_51' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 538 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 538 'fmul' 'mul_1_6' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 539 [5/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 539 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 540 [3/4] (6.43ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:57]   --->   Operation 540 'fadd' 'tmp_57' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 541 [2/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 541 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 542 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 542 'fmul' 'mul_1_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.18ns)   --->   Input mux for Operation 543 '%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25'
ST_10 : Operation 543 [3/3] (5.83ns)   --->   "%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 543 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 544 [2/4] (6.43ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:57]   --->   Operation 544 'fadd' 'tmp_77' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 545 [6/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 545 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.31ns)   --->   Input mux for Operation 546 '%tmp_82 = fadd i32 %mul_2_1, i32 0'
ST_10 : Operation 546 [4/4] (5.12ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:57]   --->   Operation 546 'fadd' 'tmp_82' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 547 [1/3] (7.01ns)   --->   "%mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 547 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.18ns)   --->   Input mux for Operation 548 '%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19'
ST_10 : Operation 548 [3/3] (5.83ns)   --->   "%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 548 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 549 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 549 'fmul' 'mul_2_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.18ns)   --->   Input mux for Operation 550 '%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27'
ST_10 : Operation 550 [3/3] (5.83ns)   --->   "%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 550 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 551 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:40]   --->   Operation 551 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 552 [1/1] (0.78ns)   --->   "%add_ln40_14 = add i10 %empty_200, i10 14" [src/conv3.cpp:40]   --->   Operation 552 'add' 'add_ln40_14' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%add_ln40_14_cast = zext i10 %add_ln40_14" [src/conv3.cpp:40]   --->   Operation 553 'zext' 'add_ln40_14_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_14 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_14_cast" [src/conv3.cpp:40]   --->   Operation 554 'getelementptr' 'weight_buffer_0_addr_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 555 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:40]   --->   Operation 555 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 556 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:40]   --->   Operation 556 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 557 [1/1] (0.78ns)   --->   "%add_ln40_21 = add i10 %empty_200, i10 21" [src/conv3.cpp:40]   --->   Operation 557 'add' 'add_ln40_21' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 558 [1/1] (0.00ns)   --->   "%add_ln40_21_cast = zext i10 %add_ln40_21" [src/conv3.cpp:40]   --->   Operation 558 'zext' 'add_ln40_21_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 559 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_21 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_21_cast" [src/conv3.cpp:40]   --->   Operation 559 'getelementptr' 'weight_buffer_0_addr_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 560 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:40]   --->   Operation 560 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 561 [1/1] (0.85ns)   --->   "%add_ln57_20 = add i16 %add_ln57_15, i16 %zext_ln57_12" [src/conv3.cpp:57]   --->   Operation 561 'add' 'add_ln57_20' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln57_17 = zext i16 %add_ln57_20" [src/conv3.cpp:57]   --->   Operation 562 'zext' 'zext_ln57_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_265 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_17" [src/conv3.cpp:57]   --->   Operation 563 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_265' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_270 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_17" [src/conv3.cpp:57]   --->   Operation 564 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_270' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 565 '%tmp_4 = fadd i32 %tmp_2, i32 %mul_s'
ST_11 : Operation 565 [4/4] (5.12ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:57]   --->   Operation 565 'fadd' 'tmp_4' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 566 [1/1] (0.85ns)   --->   "%add_ln57_36 = add i16 %add_ln57_13, i16 %zext_ln57_31" [src/conv3.cpp:57]   --->   Operation 566 'add' 'add_ln57_36' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln57_35 = zext i16 %add_ln57_36" [src/conv3.cpp:57]   --->   Operation 567 'zext' 'zext_ln57_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_300 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_35" [src/conv3.cpp:57]   --->   Operation 568 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_300' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_305 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_35" [src/conv3.cpp:57]   --->   Operation 569 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_305' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 570 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 570 'fmul' 'mul_7' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 571 [2/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:57]   --->   Operation 571 'fadd' 'tmp_12' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.18ns)   --->   Input mux for Operation 572 '%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17'
ST_11 : Operation 572 [3/3] (5.83ns)   --->   "%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 572 'fmul' 'mul_130_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 573 '%tmp_22 = fadd i32 %mul_9, i32 0'
ST_11 : Operation 573 [4/4] (5.12ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:57]   --->   Operation 573 'fadd' 'tmp_22' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 574 [1/3] (7.01ns)   --->   "%mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 574 'fmul' 'mul_252_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.18ns)   --->   Input mux for Operation 575 '%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25'
ST_11 : Operation 575 [3/3] (5.83ns)   --->   "%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 575 'fmul' 'mul_252_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 576 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_339 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_311" [src/conv3.cpp:57]   --->   Operation 576 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_339' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 577 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_340 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_316" [src/conv3.cpp:57]   --->   Operation 577 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_340' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 578 [1/1] (0.42ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_339, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_340, i1 %tmp_121" [src/conv3.cpp:57]   --->   Operation 578 'mux' 'tmp_29' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.18ns)   --->   Input mux for Operation 579 '%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31'
ST_11 : Operation 579 [3/3] (5.83ns)   --->   "%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31" [src/conv3.cpp:57]   --->   Operation 579 'fmul' 'mul_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 580 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_345 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_288" [src/conv3.cpp:57]   --->   Operation 580 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_345' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 581 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_346 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_293" [src/conv3.cpp:57]   --->   Operation 581 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_346' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 582 [1/1] (0.42ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_345, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_346, i1 %tmp_119" [src/conv3.cpp:57]   --->   Operation 582 'mux' 'tmp_35' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_347 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_300" [src/conv3.cpp:57]   --->   Operation 583 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_347' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 584 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_348 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_305" [src/conv3.cpp:57]   --->   Operation 584 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_348' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 585 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_351 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_265" [src/conv3.cpp:57]   --->   Operation 585 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_351' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 586 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_352 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_270" [src/conv3.cpp:57]   --->   Operation 586 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_352' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 587 '%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s'
ST_11 : Operation 587 [4/4] (5.12ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:57]   --->   Operation 587 'fadd' 'tmp_52' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 588 [4/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 588 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 589 [2/4] (6.43ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:57]   --->   Operation 589 'fadd' 'tmp_57' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [1/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 590 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 591 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 591 'fmul' 'mul_1_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 592 [2/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 592 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.18ns)   --->   Input mux for Operation 593 '%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33'
ST_11 : Operation 593 [3/3] (5.83ns)   --->   "%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33" [src/conv3.cpp:57]   --->   Operation 593 'fmul' 'mul_1_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 594 [1/4] (6.43ns)   --->   "%tmp_77 = fadd i32 %mul_2, i32 0" [src/conv3.cpp:57]   --->   Operation 594 'fadd' 'tmp_77' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 595 [5/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 595 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 596 [3/4] (6.43ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:57]   --->   Operation 596 'fadd' 'tmp_82' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 597 [2/3] (7.01ns)   --->   "%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 597 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 598 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 598 'fmul' 'mul_2_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 599 [2/3] (7.01ns)   --->   "%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 599 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 600 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:40]   --->   Operation 600 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 601 [1/1] (0.78ns)   --->   "%add_ln40_18 = add i10 %empty_200, i10 18" [src/conv3.cpp:40]   --->   Operation 601 'add' 'add_ln40_18' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%add_ln40_18_cast = zext i10 %add_ln40_18" [src/conv3.cpp:40]   --->   Operation 602 'zext' 'add_ln40_18_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_18 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_18_cast" [src/conv3.cpp:40]   --->   Operation 603 'getelementptr' 'weight_buffer_0_addr_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 604 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:40]   --->   Operation 604 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 605 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:40]   --->   Operation 605 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 606 [1/1] (0.78ns)   --->   "%add_ln40_22 = add i10 %empty_200, i10 22" [src/conv3.cpp:40]   --->   Operation 606 'add' 'add_ln40_22' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%add_ln40_22_cast = zext i10 %add_ln40_22" [src/conv3.cpp:40]   --->   Operation 607 'zext' 'add_ln40_22_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_22 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_22_cast" [src/conv3.cpp:40]   --->   Operation 608 'getelementptr' 'weight_buffer_0_addr_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 609 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:40]   --->   Operation 609 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 610 [1/1] (0.85ns)   --->   "%add_ln57_26 = add i16 %add_ln57_15, i16 %zext_ln57_18" [src/conv3.cpp:57]   --->   Operation 610 'add' 'add_ln57_26' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln57_23 = zext i16 %add_ln57_26" [src/conv3.cpp:57]   --->   Operation 611 'zext' 'zext_ln57_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 612 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_277 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_23" [src/conv3.cpp:57]   --->   Operation 612 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_277' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 613 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_282 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_23" [src/conv3.cpp:57]   --->   Operation 613 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_282' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 614 [3/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:57]   --->   Operation 614 'fadd' 'tmp_4' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 615 [1/1] (0.85ns)   --->   "%add_ln57_31 = add i16 %add_ln57_15, i16 %zext_ln57_24" [src/conv3.cpp:57]   --->   Operation 615 'add' 'add_ln57_31' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln57_29 = zext i16 %add_ln57_31" [src/conv3.cpp:57]   --->   Operation 616 'zext' 'zext_ln57_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 617 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_289 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_29" [src/conv3.cpp:57]   --->   Operation 617 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_289' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 618 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_294 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_29" [src/conv3.cpp:57]   --->   Operation 618 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_294' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 619 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 619 'fmul' 'mul_7' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 620 [1/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %mul_8, i32 0" [src/conv3.cpp:57]   --->   Operation 620 'fadd' 'tmp_12' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 621 [2/3] (7.01ns)   --->   "%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 621 'fmul' 'mul_130_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 622 [3/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:57]   --->   Operation 622 'fadd' 'tmp_22' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 623 [2/3] (7.01ns)   --->   "%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 623 'fmul' 'mul_252_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 624 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31" [src/conv3.cpp:57]   --->   Operation 624 'fmul' 'mul_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.18ns)   --->   Input mux for Operation 625 '%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33'
ST_12 : Operation 625 [3/3] (5.83ns)   --->   "%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33" [src/conv3.cpp:57]   --->   Operation 625 'fmul' 'mul_3_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 626 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_347 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_300" [src/conv3.cpp:57]   --->   Operation 626 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_347' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 627 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_348 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_305" [src/conv3.cpp:57]   --->   Operation 627 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_348' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 628 [1/1] (0.42ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_347, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_348, i1 %tmp_120" [src/conv3.cpp:57]   --->   Operation 628 'mux' 'tmp_37' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 629 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_351 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_265" [src/conv3.cpp:57]   --->   Operation 629 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_351' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 630 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_352 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_270" [src/conv3.cpp:57]   --->   Operation 630 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_352' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 631 [1/1] (0.42ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_351, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_352, i1 %icmp_ln44_1" [src/conv3.cpp:57]   --->   Operation 631 'mux' 'tmp_41' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 632 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_353 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_277" [src/conv3.cpp:57]   --->   Operation 632 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_353' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 633 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_354 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_282" [src/conv3.cpp:57]   --->   Operation 633 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_354' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 634 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_355 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_289" [src/conv3.cpp:57]   --->   Operation 634 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_355' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 635 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_356 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_294" [src/conv3.cpp:57]   --->   Operation 635 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_356' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 636 [3/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:57]   --->   Operation 636 'fadd' 'tmp_52' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 637 [3/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 637 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 638 [1/4] (6.43ns)   --->   "%tmp_57 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:57]   --->   Operation 638 'fadd' 'tmp_57' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.18ns)   --->   Input mux for Operation 639 '%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19'
ST_12 : Operation 639 [3/3] (5.83ns)   --->   "%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 639 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 640 '%tmp_62 = fadd i32 %mul_1_2, i32 0'
ST_12 : Operation 640 [4/4] (5.12ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:57]   --->   Operation 640 'fadd' 'tmp_62' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 641 [1/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 641 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.18ns)   --->   Input mux for Operation 642 '%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27'
ST_12 : Operation 642 [3/3] (5.83ns)   --->   "%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 642 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 643 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33" [src/conv3.cpp:57]   --->   Operation 643 'fmul' 'mul_1_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 644 '%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s'
ST_12 : Operation 644 [4/4] (5.12ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:57]   --->   Operation 644 'fadd' 'tmp_78' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 645 [4/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 645 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 646 [2/4] (6.43ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:57]   --->   Operation 646 'fadd' 'tmp_82' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 647 [1/3] (7.01ns)   --->   "%mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 647 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 648 '%tmp_87 = fadd i32 %mul_2_2, i32 0'
ST_12 : Operation 648 [4/4] (5.12ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:57]   --->   Operation 648 'fadd' 'tmp_87' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 649 [1/3] (7.01ns)   --->   "%mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 649 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.18ns)   --->   Input mux for Operation 650 '%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35'
ST_12 : Operation 650 [3/3] (5.83ns)   --->   "%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 650 'fmul' 'mul_2_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 651 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:40]   --->   Operation 651 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln40_19 = add i10 %empty_200, i10 19" [src/conv3.cpp:40]   --->   Operation 652 'add' 'add_ln40_19' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 653 [1/1] (0.00ns)   --->   "%add_ln40_19_cast = zext i10 %add_ln40_19" [src/conv3.cpp:40]   --->   Operation 653 'zext' 'add_ln40_19_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 654 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_19 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_19_cast" [src/conv3.cpp:40]   --->   Operation 654 'getelementptr' 'weight_buffer_0_addr_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 655 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:40]   --->   Operation 655 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 656 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:40]   --->   Operation 656 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 657 [1/1] (0.78ns)   --->   "%add_ln40_23 = add i10 %empty_200, i10 23" [src/conv3.cpp:40]   --->   Operation 657 'add' 'add_ln40_23' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 658 [1/1] (0.00ns)   --->   "%add_ln40_23_cast = zext i10 %add_ln40_23" [src/conv3.cpp:40]   --->   Operation 658 'zext' 'add_ln40_23_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 659 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_23 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_23_cast" [src/conv3.cpp:40]   --->   Operation 659 'getelementptr' 'weight_buffer_0_addr_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 660 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:40]   --->   Operation 660 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 661 [1/1] (0.78ns)   --->   "%add_ln40_24 = add i10 %empty_200, i10 24" [src/conv3.cpp:40]   --->   Operation 661 'add' 'add_ln40_24' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 662 [2/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:57]   --->   Operation 662 'fadd' 'tmp_4' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 663 [1/1] (0.85ns)   --->   "%add_ln57_37 = add i16 %add_ln57_15, i16 %zext_ln57_31" [src/conv3.cpp:57]   --->   Operation 663 'add' 'add_ln57_37' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln57_36 = zext i16 %add_ln57_37" [src/conv3.cpp:57]   --->   Operation 664 'zext' 'zext_ln57_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 665 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_301 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_36" [src/conv3.cpp:57]   --->   Operation 665 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_301' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 666 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_306 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_36" [src/conv3.cpp:57]   --->   Operation 666 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_306' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 667 [1/1] (0.85ns)   --->   "%add_ln57_42 = add i16 %add_ln57_13, i16 %zext_ln57_38" [src/conv3.cpp:57]   --->   Operation 667 'add' 'add_ln57_42' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln57_42 = zext i16 %add_ln57_42" [src/conv3.cpp:57]   --->   Operation 668 'zext' 'zext_ln57_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 669 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_312 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_42" [src/conv3.cpp:57]   --->   Operation 669 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_312' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_317 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_42" [src/conv3.cpp:57]   --->   Operation 670 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_317' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : [1/1] (1.31ns)   --->   Input mux for Operation 671 '%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1'
ST_13 : Operation 671 [4/4] (5.12ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:57]   --->   Operation 671 'fadd' 'tmp_14' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 672 [1/3] (7.01ns)   --->   "%mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17" [src/conv3.cpp:57]   --->   Operation 672 'fmul' 'mul_130_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 673 [2/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:57]   --->   Operation 673 'fadd' 'tmp_22' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 674 [1/3] (7.01ns)   --->   "%mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25" [src/conv3.cpp:57]   --->   Operation 674 'fmul' 'mul_252_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 675 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31" [src/conv3.cpp:57]   --->   Operation 675 'fmul' 'mul_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 676 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33" [src/conv3.cpp:57]   --->   Operation 676 'fmul' 'mul_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 677 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_349 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_312" [src/conv3.cpp:57]   --->   Operation 677 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_349' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 678 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_350 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_317" [src/conv3.cpp:57]   --->   Operation 678 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_350' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : [1/1] (1.18ns)   --->   Input mux for Operation 679 '%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41'
ST_13 : Operation 679 [3/3] (5.83ns)   --->   "%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41" [src/conv3.cpp:57]   --->   Operation 679 'fmul' 'mul_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 680 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_353 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_277" [src/conv3.cpp:57]   --->   Operation 680 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_353' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 681 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_354 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_282" [src/conv3.cpp:57]   --->   Operation 681 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_354' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 682 [1/1] (0.42ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_353, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_354, i1 %icmp_ln57" [src/conv3.cpp:57]   --->   Operation 682 'mux' 'tmp_43' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 683 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_355 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_289" [src/conv3.cpp:57]   --->   Operation 683 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_355' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 684 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_356 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_294" [src/conv3.cpp:57]   --->   Operation 684 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_356' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 685 [1/1] (0.42ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_355, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_356, i1 %tmp_119" [src/conv3.cpp:57]   --->   Operation 685 'mux' 'tmp_45' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 686 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_357 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_301" [src/conv3.cpp:57]   --->   Operation 686 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_357' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 687 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_358 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_306" [src/conv3.cpp:57]   --->   Operation 687 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_358' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 688 [2/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:57]   --->   Operation 688 'fadd' 'tmp_52' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 689 [2/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 689 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.31ns)   --->   Input mux for Operation 690 '%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1'
ST_13 : Operation 690 [4/4] (5.12ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:57]   --->   Operation 690 'fadd' 'tmp_58' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 691 [2/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 691 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 692 [3/4] (6.43ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:57]   --->   Operation 692 'fadd' 'tmp_62' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 693 [2/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 693 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 694 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33" [src/conv3.cpp:57]   --->   Operation 694 'fmul' 'mul_1_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.18ns)   --->   Input mux for Operation 695 '%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35'
ST_13 : Operation 695 [3/3] (5.83ns)   --->   "%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 695 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 696 [3/4] (6.43ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:57]   --->   Operation 696 'fadd' 'tmp_78' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 697 [3/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 697 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 698 [1/4] (6.43ns)   --->   "%tmp_82 = fadd i32 %mul_2_1, i32 0" [src/conv3.cpp:57]   --->   Operation 698 'fadd' 'tmp_82' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 699 [3/4] (6.43ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:57]   --->   Operation 699 'fadd' 'tmp_87' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.18ns)   --->   Input mux for Operation 700 '%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29'
ST_13 : Operation 700 [3/3] (5.83ns)   --->   "%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 700 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 701 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 701 'fmul' 'mul_2_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.18ns)   --->   Input mux for Operation 702 '%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37'
ST_13 : Operation 702 [3/3] (5.83ns)   --->   "%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 702 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 703 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:40]   --->   Operation 703 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 704 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:40]   --->   Operation 704 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 705 [1/1] (0.00ns)   --->   "%add_ln40_24_cast = zext i10 %add_ln40_24" [src/conv3.cpp:40]   --->   Operation 705 'zext' 'add_ln40_24_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 706 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_24 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln40_24_cast" [src/conv3.cpp:40]   --->   Operation 706 'getelementptr' 'weight_buffer_0_addr_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 707 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:40]   --->   Operation 707 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 708 [1/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_2, i32 %mul_s" [src/conv3.cpp:57]   --->   Operation 708 'fadd' 'tmp_4' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 709 [3/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:57]   --->   Operation 709 'fadd' 'tmp_14' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.18ns)   --->   Input mux for Operation 710 '%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19'
ST_14 : Operation 710 [3/3] (5.83ns)   --->   "%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 710 'fmul' 'mul_130_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 711 [1/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %mul_9, i32 0" [src/conv3.cpp:57]   --->   Operation 711 'fadd' 'tmp_22' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.18ns)   --->   Input mux for Operation 712 '%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27'
ST_14 : Operation 712 [3/3] (5.83ns)   --->   "%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 712 'fmul' 'mul_252_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.31ns)   --->   Input mux for Operation 713 '%tmp_32 = fadd i32 %mul_3, i32 0'
ST_14 : Operation 713 [4/4] (5.12ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:57]   --->   Operation 713 'fadd' 'tmp_32' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 714 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33" [src/conv3.cpp:57]   --->   Operation 714 'fmul' 'mul_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 715 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_349 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_312" [src/conv3.cpp:57]   --->   Operation 715 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_349' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 716 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_350 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_317" [src/conv3.cpp:57]   --->   Operation 716 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_350' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 717 [1/1] (0.42ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_349, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_350, i1 %tmp_121" [src/conv3.cpp:57]   --->   Operation 717 'mux' 'tmp_39' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 718 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41" [src/conv3.cpp:57]   --->   Operation 718 'fmul' 'mul_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 719 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_357 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_301" [src/conv3.cpp:57]   --->   Operation 719 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_357' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 720 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_358 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_306" [src/conv3.cpp:57]   --->   Operation 720 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_358' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 721 [1/1] (0.42ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_357, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_358, i1 %tmp_120" [src/conv3.cpp:57]   --->   Operation 721 'mux' 'tmp_47' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 722 [1/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s" [src/conv3.cpp:57]   --->   Operation 722 'fadd' 'tmp_52' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 723 [1/13] (1.53ns)   --->   "%urem_ln57 = urem i9 %add_ln55_3, i9 130" [src/conv3.cpp:57]   --->   Operation 723 'urem' 'urem_ln57' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln57_45 = zext i9 %urem_ln57" [src/conv3.cpp:57]   --->   Operation 724 'zext' 'zext_ln57_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 725 [1/1] (0.85ns)   --->   "%add_ln57_44 = add i16 %add_ln57_7, i16 %zext_ln57_45" [src/conv3.cpp:57]   --->   Operation 725 'add' 'add_ln57_44' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln57_46 = zext i16 %add_ln57_44" [src/conv3.cpp:57]   --->   Operation 726 'zext' 'zext_ln57_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 727 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_361 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_46" [src/conv3.cpp:57]   --->   Operation 727 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_361' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 728 [1/1] (0.85ns)   --->   "%add_ln57_45 = add i16 %add_ln57_9, i16 %zext_ln57_45" [src/conv3.cpp:57]   --->   Operation 728 'add' 'add_ln57_45' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln57_47 = zext i16 %add_ln57_45" [src/conv3.cpp:57]   --->   Operation 729 'zext' 'zext_ln57_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 730 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_362 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_47" [src/conv3.cpp:57]   --->   Operation 730 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_362' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 731 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_366 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_46" [src/conv3.cpp:57]   --->   Operation 731 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_366' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 732 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_367 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_47" [src/conv3.cpp:57]   --->   Operation 732 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_367' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 733 [3/4] (6.43ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:57]   --->   Operation 733 'fadd' 'tmp_58' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 734 [1/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 734 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 735 [2/4] (6.43ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:57]   --->   Operation 735 'fadd' 'tmp_62' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 736 [1/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 736 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.31ns)   --->   Input mux for Operation 737 '%tmp_67 = fadd i32 %mul_1_3, i32 0'
ST_14 : Operation 737 [4/4] (5.12ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:57]   --->   Operation 737 'fadd' 'tmp_67' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 738 [2/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 738 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.18ns)   --->   Input mux for Operation 739 '%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43'
ST_14 : Operation 739 [3/3] (5.83ns)   --->   "%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43" [src/conv3.cpp:57]   --->   Operation 739 'fmul' 'mul_1_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 740 [2/4] (6.43ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:57]   --->   Operation 740 'fadd' 'tmp_78' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 741 [2/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 741 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.31ns)   --->   Input mux for Operation 742 '%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1'
ST_14 : Operation 742 [4/4] (5.12ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:57]   --->   Operation 742 'fadd' 'tmp_83' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 743 [2/4] (6.43ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:57]   --->   Operation 743 'fadd' 'tmp_87' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 744 [2/3] (7.01ns)   --->   "%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 744 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 745 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 745 'fmul' 'mul_2_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 746 [2/3] (7.01ns)   --->   "%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 746 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.18ns)   --->   Input mux for Operation 747 '%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45'
ST_14 : Operation 747 [3/3] (5.83ns)   --->   "%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 747 'fmul' 'mul_2_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 748 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_381 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_361" [src/conv3.cpp:57]   --->   Operation 748 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_381' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 749 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_382 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_366" [src/conv3.cpp:57]   --->   Operation 749 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_382' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 750 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_383 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_362" [src/conv3.cpp:57]   --->   Operation 750 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_383' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 751 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_384 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_367" [src/conv3.cpp:57]   --->   Operation 751 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_384' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 752 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:40]   --->   Operation 752 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 753 '%tmp_6 = fadd i32 %tmp_4, i32 %mul_5'
ST_15 : Operation 753 [4/4] (5.12ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:57]   --->   Operation 753 'fadd' 'tmp_6' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 754 [2/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:57]   --->   Operation 754 'fadd' 'tmp_14' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 755 [2/3] (7.01ns)   --->   "%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 755 'fmul' 'mul_130_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 756 '%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1'
ST_15 : Operation 756 [4/4] (5.12ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:57]   --->   Operation 756 'fadd' 'tmp_24' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 757 [2/3] (7.01ns)   --->   "%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 757 'fmul' 'mul_252_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 758 [3/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:57]   --->   Operation 758 'fadd' 'tmp_32' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.18ns)   --->   Input mux for Operation 759 '%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35'
ST_15 : Operation 759 [3/3] (5.83ns)   --->   "%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 759 'fmul' 'mul_3_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 760 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41" [src/conv3.cpp:57]   --->   Operation 760 'fmul' 'mul_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.18ns)   --->   Input mux for Operation 761 '%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43'
ST_15 : Operation 761 [3/3] (5.83ns)   --->   "%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43" [src/conv3.cpp:57]   --->   Operation 761 'fmul' 'mul_4_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 762 '%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5'
ST_15 : Operation 762 [4/4] (5.12ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:57]   --->   Operation 762 'fadd' 'tmp_53' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 763 [1/1] (0.85ns)   --->   "%add_ln57_46 = add i16 %add_ln57_11, i16 %zext_ln57_45" [src/conv3.cpp:57]   --->   Operation 763 'add' 'add_ln57_46' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln57_48 = zext i16 %add_ln57_46" [src/conv3.cpp:57]   --->   Operation 764 'zext' 'zext_ln57_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 765 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_363 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_48" [src/conv3.cpp:57]   --->   Operation 765 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_363' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 766 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_368 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_48" [src/conv3.cpp:57]   --->   Operation 766 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_368' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 767 [2/4] (6.43ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:57]   --->   Operation 767 'fadd' 'tmp_58' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 768 [1/4] (6.43ns)   --->   "%tmp_62 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:57]   --->   Operation 768 'fadd' 'tmp_62' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.18ns)   --->   Input mux for Operation 769 '%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29'
ST_15 : Operation 769 [3/3] (5.83ns)   --->   "%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 769 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 770 [3/4] (6.43ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:57]   --->   Operation 770 'fadd' 'tmp_67' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 771 [1/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 771 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.18ns)   --->   Input mux for Operation 772 '%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37'
ST_15 : Operation 772 [3/3] (5.83ns)   --->   "%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 772 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 773 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43" [src/conv3.cpp:57]   --->   Operation 773 'fmul' 'mul_1_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 774 [1/4] (6.43ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s" [src/conv3.cpp:57]   --->   Operation 774 'fadd' 'tmp_78' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 775 [1/13] (1.53ns)   --->   "%urem_ln57_1 = urem i9 %add_ln55_4, i9 130" [src/conv3.cpp:57]   --->   Operation 775 'urem' 'urem_ln57_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln57_52 = zext i9 %urem_ln57_1" [src/conv3.cpp:57]   --->   Operation 776 'zext' 'zext_ln57_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 777 [1/1] (0.85ns)   --->   "%add_ln57_49 = add i16 %add_ln57_7, i16 %zext_ln57_52" [src/conv3.cpp:57]   --->   Operation 777 'add' 'add_ln57_49' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln57_53 = zext i16 %add_ln57_49" [src/conv3.cpp:57]   --->   Operation 778 'zext' 'zext_ln57_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 779 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_371 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_53" [src/conv3.cpp:57]   --->   Operation 779 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_371' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 780 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_376 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_53" [src/conv3.cpp:57]   --->   Operation 780 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_376' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 781 [3/4] (6.43ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:57]   --->   Operation 781 'fadd' 'tmp_83' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 782 [1/4] (6.43ns)   --->   "%tmp_87 = fadd i32 %mul_2_2, i32 0" [src/conv3.cpp:57]   --->   Operation 782 'fadd' 'tmp_87' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 783 [1/3] (7.01ns)   --->   "%mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 783 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 784 '%tmp_92 = fadd i32 %mul_2_3, i32 0'
ST_15 : Operation 784 [4/4] (5.12ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:57]   --->   Operation 784 'fadd' 'tmp_92' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 785 [1/3] (7.01ns)   --->   "%mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 785 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 786 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 786 'fmul' 'mul_2_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 787 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_381 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_361" [src/conv3.cpp:57]   --->   Operation 787 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_381' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 788 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_382 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_366" [src/conv3.cpp:57]   --->   Operation 788 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_382' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 789 [1/1] (0.42ns)   --->   "%tmp_100 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_381, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_382, i1 %tmp_122" [src/conv3.cpp:57]   --->   Operation 789 'mux' 'tmp_100' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 790 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_383 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_362" [src/conv3.cpp:57]   --->   Operation 790 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_383' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 791 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_384 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_367" [src/conv3.cpp:57]   --->   Operation 791 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_384' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 792 [1/1] (0.42ns)   --->   "%tmp_101 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_383, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_384, i1 %tmp_122" [src/conv3.cpp:57]   --->   Operation 792 'mux' 'tmp_101' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 793 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_385 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_363" [src/conv3.cpp:57]   --->   Operation 793 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_385' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 794 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_386 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_368" [src/conv3.cpp:57]   --->   Operation 794 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_386' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 795 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_391 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_371" [src/conv3.cpp:57]   --->   Operation 795 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_391' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 796 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_392 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_376" [src/conv3.cpp:57]   --->   Operation 796 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_392' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 797 [3/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:57]   --->   Operation 797 'fadd' 'tmp_6' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 798 [1/1] (0.85ns)   --->   "%add_ln57_43 = add i16 %add_ln57_15, i16 %zext_ln57_38" [src/conv3.cpp:57]   --->   Operation 798 'add' 'add_ln57_43' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln57_43 = zext i16 %add_ln57_43" [src/conv3.cpp:57]   --->   Operation 799 'zext' 'zext_ln57_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 800 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_313 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_43" [src/conv3.cpp:57]   --->   Operation 800 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_313' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 801 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_318 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_43" [src/conv3.cpp:57]   --->   Operation 801 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_318' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 802 [1/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1" [src/conv3.cpp:57]   --->   Operation 802 'fadd' 'tmp_14' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 803 [1/3] (7.01ns)   --->   "%mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19" [src/conv3.cpp:57]   --->   Operation 803 'fmul' 'mul_130_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 804 [3/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:57]   --->   Operation 804 'fadd' 'tmp_24' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 805 [1/3] (7.01ns)   --->   "%mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27" [src/conv3.cpp:57]   --->   Operation 805 'fmul' 'mul_252_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 806 [2/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:57]   --->   Operation 806 'fadd' 'tmp_32' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 807 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 807 'fmul' 'mul_3_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 808 '%tmp_42 = fadd i32 %mul_4, i32 0'
ST_16 : Operation 808 [4/4] (5.12ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:57]   --->   Operation 808 'fadd' 'tmp_42' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 809 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43" [src/conv3.cpp:57]   --->   Operation 809 'fmul' 'mul_4_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 810 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_359 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_313" [src/conv3.cpp:57]   --->   Operation 810 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_359' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 811 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_360 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_318" [src/conv3.cpp:57]   --->   Operation 811 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_360' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 812 [3/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:57]   --->   Operation 812 'fadd' 'tmp_53' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 813 [1/1] (0.85ns)   --->   "%add_ln57_47 = add i16 %add_ln57_13, i16 %zext_ln57_45" [src/conv3.cpp:57]   --->   Operation 813 'add' 'add_ln57_47' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 814 [1/1] (0.85ns)   --->   "%add_ln57_48 = add i16 %add_ln57_15, i16 %zext_ln57_45" [src/conv3.cpp:57]   --->   Operation 814 'add' 'add_ln57_48' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 815 [1/4] (6.43ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1" [src/conv3.cpp:57]   --->   Operation 815 'fadd' 'tmp_58' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 816 '%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1'
ST_16 : Operation 816 [4/4] (5.12ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:57]   --->   Operation 816 'fadd' 'tmp_63' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 817 [2/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 817 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 818 [2/4] (6.43ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:57]   --->   Operation 818 'fadd' 'tmp_67' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 819 [2/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 819 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 820 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43" [src/conv3.cpp:57]   --->   Operation 820 'fmul' 'mul_1_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.18ns)   --->   Input mux for Operation 821 '%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45'
ST_16 : Operation 821 [3/3] (5.83ns)   --->   "%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 821 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 822 '%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5'
ST_16 : Operation 822 [4/4] (5.12ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:57]   --->   Operation 822 'fadd' 'tmp_79' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 823 [1/1] (0.85ns)   --->   "%add_ln57_50 = add i16 %add_ln57_9, i16 %zext_ln57_52" [src/conv3.cpp:57]   --->   Operation 823 'add' 'add_ln57_50' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln57_54 = zext i16 %add_ln57_50" [src/conv3.cpp:57]   --->   Operation 824 'zext' 'zext_ln57_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 825 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_372 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_54" [src/conv3.cpp:57]   --->   Operation 825 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_372' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 826 [1/1] (0.85ns)   --->   "%add_ln57_51 = add i16 %add_ln57_11, i16 %zext_ln57_52" [src/conv3.cpp:57]   --->   Operation 826 'add' 'add_ln57_51' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 827 [1/1] (0.85ns)   --->   "%add_ln57_52 = add i16 %add_ln57_13, i16 %zext_ln57_52" [src/conv3.cpp:57]   --->   Operation 827 'add' 'add_ln57_52' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 828 [1/1] (0.85ns)   --->   "%add_ln57_53 = add i16 %add_ln57_15, i16 %zext_ln57_52" [src/conv3.cpp:57]   --->   Operation 828 'add' 'add_ln57_53' <Predicate = (!icmp_ln40)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 829 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_377 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_54" [src/conv3.cpp:57]   --->   Operation 829 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_377' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 830 [2/4] (6.43ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:57]   --->   Operation 830 'fadd' 'tmp_83' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 831 '%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1'
ST_16 : Operation 831 [4/4] (5.12ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:57]   --->   Operation 831 'fadd' 'tmp_88' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 832 [3/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:57]   --->   Operation 832 'fadd' 'tmp_92' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 833 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 833 'fmul' 'mul_2_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.18ns)   --->   Input mux for Operation 834 '%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100'
ST_16 : Operation 834 [3/3] (5.83ns)   --->   "%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100" [src/conv3.cpp:57]   --->   Operation 834 'fmul' 'mul_1_7' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.18ns)   --->   Input mux for Operation 835 '%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100'
ST_16 : Operation 835 [3/3] (5.83ns)   --->   "%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100" [src/conv3.cpp:57]   --->   Operation 835 'fmul' 'mul_2_6' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.18ns)   --->   Input mux for Operation 836 '%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101'
ST_16 : Operation 836 [3/3] (5.83ns)   --->   "%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101" [src/conv3.cpp:57]   --->   Operation 836 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 837 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_385 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_363" [src/conv3.cpp:57]   --->   Operation 837 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_385' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 838 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_386 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_368" [src/conv3.cpp:57]   --->   Operation 838 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_386' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 839 [1/1] (0.42ns)   --->   "%tmp_102 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_385, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_386, i1 %tmp_122" [src/conv3.cpp:57]   --->   Operation 839 'mux' 'tmp_102' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 840 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_391 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_371" [src/conv3.cpp:57]   --->   Operation 840 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_391' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 841 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_392 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_376" [src/conv3.cpp:57]   --->   Operation 841 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_392' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 842 [1/1] (0.42ns)   --->   "%tmp_105 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_391, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_392, i1 %tmp_123" [src/conv3.cpp:57]   --->   Operation 842 'mux' 'tmp_105' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 843 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_393 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_372" [src/conv3.cpp:57]   --->   Operation 843 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_393' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 844 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_394 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_377" [src/conv3.cpp:57]   --->   Operation 844 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_394' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 845 [2/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:57]   --->   Operation 845 'fadd' 'tmp_6' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 846 '%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2'
ST_17 : Operation 846 [4/4] (5.12ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:57]   --->   Operation 846 'fadd' 'tmp_16' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 847 [2/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:57]   --->   Operation 847 'fadd' 'tmp_24' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 848 [1/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %mul_3, i32 0" [src/conv3.cpp:57]   --->   Operation 848 'fadd' 'tmp_32' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 849 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 849 'fmul' 'mul_3_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 850 [3/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:57]   --->   Operation 850 'fadd' 'tmp_42' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 851 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43" [src/conv3.cpp:57]   --->   Operation 851 'fmul' 'mul_4_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 852 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_359 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_313" [src/conv3.cpp:57]   --->   Operation 852 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_359' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 853 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_360 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_318" [src/conv3.cpp:57]   --->   Operation 853 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_360' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 854 [1/1] (0.42ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_359, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_360, i1 %tmp_121" [src/conv3.cpp:57]   --->   Operation 854 'mux' 'tmp_49' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 855 [2/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:57]   --->   Operation 855 'fadd' 'tmp_53' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln57_49 = zext i16 %add_ln57_47" [src/conv3.cpp:57]   --->   Operation 856 'zext' 'zext_ln57_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 857 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_364 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_49" [src/conv3.cpp:57]   --->   Operation 857 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_364' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 858 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_369 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_49" [src/conv3.cpp:57]   --->   Operation 858 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_369' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 859 '%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2'
ST_17 : Operation 859 [4/4] (5.12ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:57]   --->   Operation 859 'fadd' 'tmp_59' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 860 [3/4] (6.43ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:57]   --->   Operation 860 'fadd' 'tmp_63' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 861 [1/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 861 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 862 [1/4] (6.43ns)   --->   "%tmp_67 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:57]   --->   Operation 862 'fadd' 'tmp_67' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 863 [1/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 863 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 864 '%tmp_72 = fadd i32 %mul_1_4, i32 0'
ST_17 : Operation 864 [4/4] (5.12ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:57]   --->   Operation 864 'fadd' 'tmp_72' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 865 [2/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 865 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 866 [3/4] (6.43ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:57]   --->   Operation 866 'fadd' 'tmp_79' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln57_55 = zext i16 %add_ln57_51" [src/conv3.cpp:57]   --->   Operation 867 'zext' 'zext_ln57_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 868 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_373 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_55" [src/conv3.cpp:57]   --->   Operation 868 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_373' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 869 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_378 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_55" [src/conv3.cpp:57]   --->   Operation 869 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_378' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 870 [1/4] (6.43ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1" [src/conv3.cpp:57]   --->   Operation 870 'fadd' 'tmp_83' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 871 [3/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:57]   --->   Operation 871 'fadd' 'tmp_88' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 872 [2/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:57]   --->   Operation 872 'fadd' 'tmp_92' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.18ns)   --->   Input mux for Operation 873 '%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39'
ST_17 : Operation 873 [3/3] (5.83ns)   --->   "%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 873 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 874 '%tmp_97 = fadd i32 %mul_2_4, i32 0'
ST_17 : Operation 874 [4/4] (5.12ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:57]   --->   Operation 874 'fadd' 'tmp_97' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.18ns)   --->   Input mux for Operation 875 '%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47'
ST_17 : Operation 875 [3/3] (5.83ns)   --->   "%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 875 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 876 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100" [src/conv3.cpp:57]   --->   Operation 876 'fmul' 'mul_1_7' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 877 [2/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100" [src/conv3.cpp:57]   --->   Operation 877 'fmul' 'mul_2_6' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.18ns)   --->   Input mux for Operation 878 '%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101'
ST_17 : Operation 878 [3/3] (5.83ns)   --->   "%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101" [src/conv3.cpp:57]   --->   Operation 878 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 879 [2/3] (7.01ns)   --->   "%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101" [src/conv3.cpp:57]   --->   Operation 879 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 880 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_387 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_364" [src/conv3.cpp:57]   --->   Operation 880 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_387' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 881 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_388 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_369" [src/conv3.cpp:57]   --->   Operation 881 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_388' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : [1/1] (1.18ns)   --->   Input mux for Operation 882 '%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105'
ST_17 : Operation 882 [3/3] (5.83ns)   --->   "%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105" [src/conv3.cpp:57]   --->   Operation 882 'fmul' 'mul_2_7' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 883 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_393 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_372" [src/conv3.cpp:57]   --->   Operation 883 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_393' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 884 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_394 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_377" [src/conv3.cpp:57]   --->   Operation 884 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_394' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 885 [1/1] (0.42ns)   --->   "%tmp_106 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_393, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_394, i1 %tmp_123" [src/conv3.cpp:57]   --->   Operation 885 'mux' 'tmp_106' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 886 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_395 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_373" [src/conv3.cpp:57]   --->   Operation 886 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_395' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 887 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_396 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_378" [src/conv3.cpp:57]   --->   Operation 887 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_396' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 888 [1/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_4, i32 %mul_5" [src/conv3.cpp:57]   --->   Operation 888 'fadd' 'tmp_6' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 889 [3/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:57]   --->   Operation 889 'fadd' 'tmp_16' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 890 [1/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1" [src/conv3.cpp:57]   --->   Operation 890 'fadd' 'tmp_24' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.18ns)   --->   Input mux for Operation 891 '%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29'
ST_18 : Operation 891 [3/3] (5.83ns)   --->   "%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 891 'fmul' 'mul_252_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 892 '%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1'
ST_18 : Operation 892 [4/4] (5.12ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:57]   --->   Operation 892 'fadd' 'tmp_34' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.18ns)   --->   Input mux for Operation 893 '%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37'
ST_18 : Operation 893 [3/3] (5.83ns)   --->   "%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 893 'fmul' 'mul_3_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 894 [2/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:57]   --->   Operation 894 'fadd' 'tmp_42' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 895 [1/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5" [src/conv3.cpp:57]   --->   Operation 895 'fadd' 'tmp_53' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln57_50 = zext i16 %add_ln57_48" [src/conv3.cpp:57]   --->   Operation 896 'zext' 'zext_ln57_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 897 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_365 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_50" [src/conv3.cpp:57]   --->   Operation 897 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_365' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 898 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_370 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_50" [src/conv3.cpp:57]   --->   Operation 898 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_370' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 899 [3/4] (6.43ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:57]   --->   Operation 899 'fadd' 'tmp_59' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 900 [2/4] (6.43ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:57]   --->   Operation 900 'fadd' 'tmp_63' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 901 '%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1'
ST_18 : Operation 901 [4/4] (5.12ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:57]   --->   Operation 901 'fadd' 'tmp_68' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 902 [3/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:57]   --->   Operation 902 'fadd' 'tmp_72' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 903 [1/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 903 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 904 [2/4] (6.43ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:57]   --->   Operation 904 'fadd' 'tmp_79' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln57_56 = zext i16 %add_ln57_52" [src/conv3.cpp:57]   --->   Operation 905 'zext' 'zext_ln57_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 906 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_374 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_56" [src/conv3.cpp:57]   --->   Operation 906 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_374' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 907 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_379 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_56" [src/conv3.cpp:57]   --->   Operation 907 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_379' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 908 '%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2'
ST_18 : Operation 908 [4/4] (5.12ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:57]   --->   Operation 908 'fadd' 'tmp_84' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 909 [2/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:57]   --->   Operation 909 'fadd' 'tmp_88' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 910 [1/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %mul_2_3, i32 0" [src/conv3.cpp:57]   --->   Operation 910 'fadd' 'tmp_92' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 911 [2/3] (7.01ns)   --->   "%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 911 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 912 [3/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:57]   --->   Operation 912 'fadd' 'tmp_97' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 913 [2/3] (7.01ns)   --->   "%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 913 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 914 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100" [src/conv3.cpp:57]   --->   Operation 914 'fmul' 'mul_1_7' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 915 [1/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100" [src/conv3.cpp:57]   --->   Operation 915 'fmul' 'mul_2_6' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 916 [2/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101" [src/conv3.cpp:57]   --->   Operation 916 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 917 [1/3] (7.01ns)   --->   "%mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101" [src/conv3.cpp:57]   --->   Operation 917 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.18ns)   --->   Input mux for Operation 918 '%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102'
ST_18 : Operation 918 [3/3] (5.83ns)   --->   "%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102" [src/conv3.cpp:57]   --->   Operation 918 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 919 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_387 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_364" [src/conv3.cpp:57]   --->   Operation 919 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_387' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 920 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_388 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_369" [src/conv3.cpp:57]   --->   Operation 920 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_388' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 921 [1/1] (0.42ns)   --->   "%tmp_103 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_387, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_388, i1 %tmp_122" [src/conv3.cpp:57]   --->   Operation 921 'mux' 'tmp_103' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 922 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_389 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_365" [src/conv3.cpp:57]   --->   Operation 922 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_389' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 923 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_390 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_370" [src/conv3.cpp:57]   --->   Operation 923 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_390' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 924 [2/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105" [src/conv3.cpp:57]   --->   Operation 924 'fmul' 'mul_2_7' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.18ns)   --->   Input mux for Operation 925 '%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106'
ST_18 : Operation 925 [3/3] (5.83ns)   --->   "%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106" [src/conv3.cpp:57]   --->   Operation 925 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 926 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_395 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_373" [src/conv3.cpp:57]   --->   Operation 926 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_395' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 927 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_396 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_378" [src/conv3.cpp:57]   --->   Operation 927 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_396' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 928 [1/1] (0.42ns)   --->   "%tmp_107 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_395, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_396, i1 %tmp_123" [src/conv3.cpp:57]   --->   Operation 928 'mux' 'tmp_107' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 929 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_397 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_374" [src/conv3.cpp:57]   --->   Operation 929 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_397' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 930 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_398 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_379" [src/conv3.cpp:57]   --->   Operation 930 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_398' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 931 '%tmp_8 = fadd i32 %tmp_6, i32 %mul_6'
ST_19 : Operation 931 [4/4] (5.12ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:57]   --->   Operation 931 'fadd' 'tmp_8' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 932 [2/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:57]   --->   Operation 932 'fadd' 'tmp_16' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 933 '%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2'
ST_19 : Operation 933 [4/4] (5.12ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:57]   --->   Operation 933 'fadd' 'tmp_26' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 934 [2/3] (7.01ns)   --->   "%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 934 'fmul' 'mul_252_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 935 [3/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:57]   --->   Operation 935 'fadd' 'tmp_34' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 936 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 936 'fmul' 'mul_3_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 937 [1/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %mul_4, i32 0" [src/conv3.cpp:57]   --->   Operation 937 'fadd' 'tmp_42' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.18ns)   --->   Input mux for Operation 938 '%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45'
ST_19 : Operation 938 [3/3] (5.83ns)   --->   "%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 938 'fmul' 'mul_4_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 939 '%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6'
ST_19 : Operation 939 [4/4] (5.12ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:57]   --->   Operation 939 'fadd' 'tmp_54' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 940 [2/4] (6.43ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:57]   --->   Operation 940 'fadd' 'tmp_59' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 941 [1/4] (6.43ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1" [src/conv3.cpp:57]   --->   Operation 941 'fadd' 'tmp_63' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 942 [3/4] (6.43ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:57]   --->   Operation 942 'fadd' 'tmp_68' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.18ns)   --->   Input mux for Operation 943 '%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39'
ST_19 : Operation 943 [3/3] (5.83ns)   --->   "%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 943 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 944 [2/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:57]   --->   Operation 944 'fadd' 'tmp_72' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.18ns)   --->   Input mux for Operation 945 '%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47'
ST_19 : Operation 945 [3/3] (5.83ns)   --->   "%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 945 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 946 [1/4] (6.43ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5" [src/conv3.cpp:57]   --->   Operation 946 'fadd' 'tmp_79' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln57_57 = zext i16 %add_ln57_53" [src/conv3.cpp:57]   --->   Operation 947 'zext' 'zext_ln57_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 948 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_375 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln57_57" [src/conv3.cpp:57]   --->   Operation 948 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_375' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 949 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_380 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln57_57" [src/conv3.cpp:57]   --->   Operation 949 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_380' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 950 [3/4] (6.43ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:57]   --->   Operation 950 'fadd' 'tmp_84' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 951 [1/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1" [src/conv3.cpp:57]   --->   Operation 951 'fadd' 'tmp_88' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 952 '%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1'
ST_19 : Operation 952 [4/4] (5.12ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:57]   --->   Operation 952 'fadd' 'tmp_93' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 953 [1/3] (7.01ns)   --->   "%mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 953 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 954 [2/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:57]   --->   Operation 954 'fadd' 'tmp_97' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 955 [1/3] (7.01ns)   --->   "%mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 955 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.18ns)   --->   Input mux for Operation 956 '%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49'
ST_19 : Operation 956 [3/3] (5.83ns)   --->   "%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 956 'fmul' 'mul_2_4_2' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 957 [1/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101" [src/conv3.cpp:57]   --->   Operation 957 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 958 [2/3] (7.01ns)   --->   "%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102" [src/conv3.cpp:57]   --->   Operation 958 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 959 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_389 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_365" [src/conv3.cpp:57]   --->   Operation 959 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_389' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 960 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_390 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_370" [src/conv3.cpp:57]   --->   Operation 960 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_390' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 961 [1/1] (0.42ns)   --->   "%tmp_104 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_389, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_390, i1 %tmp_122" [src/conv3.cpp:57]   --->   Operation 961 'mux' 'tmp_104' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 962 [1/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105" [src/conv3.cpp:57]   --->   Operation 962 'fmul' 'mul_2_7' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 963 [2/3] (7.01ns)   --->   "%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106" [src/conv3.cpp:57]   --->   Operation 963 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 964 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_397 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_374" [src/conv3.cpp:57]   --->   Operation 964 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_397' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 965 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_398 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_379" [src/conv3.cpp:57]   --->   Operation 965 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_398' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 966 [1/1] (0.42ns)   --->   "%tmp_108 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_397, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_398, i1 %tmp_123" [src/conv3.cpp:57]   --->   Operation 966 'mux' 'tmp_108' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 967 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_399 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_375" [src/conv3.cpp:57]   --->   Operation 967 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_399' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 968 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_400 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_380" [src/conv3.cpp:57]   --->   Operation 968 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_400' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 969 [3/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:57]   --->   Operation 969 'fadd' 'tmp_8' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 970 [1/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2" [src/conv3.cpp:57]   --->   Operation 970 'fadd' 'tmp_16' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 971 [3/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:57]   --->   Operation 971 'fadd' 'tmp_26' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 972 [1/3] (7.01ns)   --->   "%mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29" [src/conv3.cpp:57]   --->   Operation 972 'fmul' 'mul_252_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 973 [2/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:57]   --->   Operation 973 'fadd' 'tmp_34' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 974 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37" [src/conv3.cpp:57]   --->   Operation 974 'fmul' 'mul_3_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.18ns)   --->   Input mux for Operation 975 '%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39'
ST_20 : Operation 975 [3/3] (5.83ns)   --->   "%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 975 'fmul' 'mul_3_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 976 '%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1'
ST_20 : Operation 976 [4/4] (5.12ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:57]   --->   Operation 976 'fadd' 'tmp_44' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 977 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 977 'fmul' 'mul_4_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 978 [3/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:57]   --->   Operation 978 'fadd' 'tmp_54' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 979 [1/4] (6.43ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2" [src/conv3.cpp:57]   --->   Operation 979 'fadd' 'tmp_59' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 980 '%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2'
ST_20 : Operation 980 [4/4] (5.12ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:57]   --->   Operation 980 'fadd' 'tmp_64' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 981 [2/4] (6.43ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:57]   --->   Operation 981 'fadd' 'tmp_68' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 982 [2/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 982 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 983 [1/4] (6.43ns)   --->   "%tmp_72 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:57]   --->   Operation 983 'fadd' 'tmp_72' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 984 [2/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 984 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 985 [2/4] (6.43ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:57]   --->   Operation 985 'fadd' 'tmp_84' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 986 '%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2'
ST_20 : Operation 986 [4/4] (5.12ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:57]   --->   Operation 986 'fadd' 'tmp_89' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 987 [3/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:57]   --->   Operation 987 'fadd' 'tmp_93' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 988 [1/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %mul_2_4, i32 0" [src/conv3.cpp:57]   --->   Operation 988 'fadd' 'tmp_97' <Predicate = (!icmp_ln40)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 989 [2/3] (7.01ns)   --->   "%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 989 'fmul' 'mul_2_4_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 990 '%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6'
ST_20 : Operation 990 [4/4] (5.12ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:57]   --->   Operation 990 'fadd' 'tmp_56' <Predicate = (!icmp_ln40)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.18ns)   --->   Input mux for Operation 991 '%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102'
ST_20 : Operation 991 [3/3] (5.83ns)   --->   "%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102" [src/conv3.cpp:57]   --->   Operation 991 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 992 [1/3] (7.01ns)   --->   "%mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102" [src/conv3.cpp:57]   --->   Operation 992 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.18ns)   --->   Input mux for Operation 993 '%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103'
ST_20 : Operation 993 [3/3] (5.83ns)   --->   "%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103" [src/conv3.cpp:57]   --->   Operation 993 'fmul' 'mul_2_3_3' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 994 [1/3] (7.01ns)   --->   "%mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106" [src/conv3.cpp:57]   --->   Operation 994 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.18ns)   --->   Input mux for Operation 995 '%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107'
ST_20 : Operation 995 [3/3] (5.83ns)   --->   "%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107" [src/conv3.cpp:57]   --->   Operation 995 'fmul' 'mul_2_2_4' <Predicate = (!icmp_ln40)> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 996 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_399 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_375" [src/conv3.cpp:57]   --->   Operation 996 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_399' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_20 : Operation 997 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_400 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_380" [src/conv3.cpp:57]   --->   Operation 997 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_400' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_20 : Operation 998 [1/1] (0.42ns)   --->   "%tmp_109 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_399, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_400, i1 %tmp_123" [src/conv3.cpp:57]   --->   Operation 998 'mux' 'tmp_109' <Predicate = (!icmp_ln40)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln42_1, i7 %trunc_ln44" [src/conv3.cpp:42]   --->   Operation 999 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_134_cast = zext i10 %tmp_114" [src/conv3.cpp:42]   --->   Operation 1000 'zext' 'tmp_134_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1001 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_134_cast" [src/conv3.cpp:42]   --->   Operation 1001 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1002 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_134_cast" [src/conv3.cpp:42]   --->   Operation 1002 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1003 [1/1] (0.77ns)   --->   "%add_ln57 = add i7 %trunc_ln44, i7 1" [src/conv3.cpp:57]   --->   Operation 1003 'add' 'add_ln57' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln42_1, i7 %add_ln57" [src/conv3.cpp:42]   --->   Operation 1004 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i10 %tmp_115" [src/conv3.cpp:42]   --->   Operation 1005 'zext' 'tmp_135_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1006 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_12 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_135_cast" [src/conv3.cpp:42]   --->   Operation 1006 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1007 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_13 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_135_cast" [src/conv3.cpp:42]   --->   Operation 1007 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1008 [2/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:57]   --->   Operation 1008 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1009 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_16 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:60]   --->   Operation 1009 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1010 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_17 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:60]   --->   Operation 1010 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1011 '%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3'
ST_21 : Operation 1011 [4/4] (5.12ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:57]   --->   Operation 1011 'fadd' 'tmp_18' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1012 [2/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:57]   --->   Operation 1012 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1013 [1/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1" [src/conv3.cpp:57]   --->   Operation 1013 'fadd' 'tmp_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1014 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 1014 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1015 [3/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:57]   --->   Operation 1015 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1016 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 1016 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.18ns)   --->   Input mux for Operation 1017 '%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47'
ST_21 : Operation 1017 [3/3] (5.83ns)   --->   "%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 1017 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1018 [2/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:57]   --->   Operation 1018 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1019 '%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3'
ST_21 : Operation 1019 [4/4] (5.12ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:57]   --->   Operation 1019 'fadd' 'tmp_60' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1020 [3/4] (6.43ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:57]   --->   Operation 1020 'fadd' 'tmp_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1021 [1/4] (6.43ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1" [src/conv3.cpp:57]   --->   Operation 1021 'fadd' 'tmp_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1022 [1/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 1022 'fmul' 'mul_1_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1023 '%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1'
ST_21 : Operation 1023 [4/4] (5.12ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:57]   --->   Operation 1023 'fadd' 'tmp_73' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1024 [1/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 1024 'fmul' 'mul_1_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.18ns)   --->   Input mux for Operation 1025 '%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49'
ST_21 : Operation 1025 [3/3] (5.83ns)   --->   "%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 1025 'fmul' 'mul_1_4_3' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1026 [1/4] (6.43ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2" [src/conv3.cpp:57]   --->   Operation 1026 'fadd' 'tmp_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1027 [3/4] (6.43ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:57]   --->   Operation 1027 'fadd' 'tmp_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1028 [2/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:57]   --->   Operation 1028 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 1029 '%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1'
ST_21 : Operation 1029 [4/4] (5.12ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:57]   --->   Operation 1029 'fadd' 'tmp_98' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1030 [1/3] (7.01ns)   --->   "%mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 1030 'fmul' 'mul_2_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1031 [3/4] (6.43ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:57]   --->   Operation 1031 'fadd' 'tmp_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1032 [2/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102" [src/conv3.cpp:57]   --->   Operation 1032 'fmul' 'mul_1_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.18ns)   --->   Input mux for Operation 1033 '%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103'
ST_21 : Operation 1033 [3/3] (5.83ns)   --->   "%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103" [src/conv3.cpp:57]   --->   Operation 1033 'fmul' 'mul_1_3_4' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1034 [2/3] (7.01ns)   --->   "%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103" [src/conv3.cpp:57]   --->   Operation 1034 'fmul' 'mul_2_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.18ns)   --->   Input mux for Operation 1035 '%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104'
ST_21 : Operation 1035 [3/3] (5.83ns)   --->   "%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104" [src/conv3.cpp:57]   --->   Operation 1035 'fmul' 'mul_2_4_3' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1036 [2/3] (7.01ns)   --->   "%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107" [src/conv3.cpp:57]   --->   Operation 1036 'fmul' 'mul_2_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1037 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_18 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12" [src/conv3.cpp:60]   --->   Operation 1037 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1038 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_19 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13" [src/conv3.cpp:60]   --->   Operation 1038 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 1039 [1/1] (0.77ns)   --->   "%add_ln57_2 = add i7 %trunc_ln44, i7 2" [src/conv3.cpp:57]   --->   Operation 1039 'add' 'add_ln57_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln42_1, i7 %add_ln57_2" [src/conv3.cpp:42]   --->   Operation 1040 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i10 %tmp_117" [src/conv3.cpp:42]   --->   Operation 1041 'zext' 'tmp_136_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1042 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_136_cast" [src/conv3.cpp:42]   --->   Operation 1042 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1043 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_15 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_136_cast" [src/conv3.cpp:42]   --->   Operation 1043 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1044 [1/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_6, i32 %mul_6" [src/conv3.cpp:57]   --->   Operation 1044 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1045 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_16 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:60]   --->   Operation 1045 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1046 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_17 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:60]   --->   Operation 1046 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1047 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_16, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_17, i1 %tmp" [src/conv3.cpp:60]   --->   Operation 1047 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1048 [3/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:57]   --->   Operation 1048 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1049 [1/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2" [src/conv3.cpp:57]   --->   Operation 1049 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1050 '%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2'
ST_22 : Operation 1050 [4/4] (5.12ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:57]   --->   Operation 1050 'fadd' 'tmp_36' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1051 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39" [src/conv3.cpp:57]   --->   Operation 1051 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1052 [2/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:57]   --->   Operation 1052 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1053 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 1053 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.18ns)   --->   Input mux for Operation 1054 '%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49'
ST_22 : Operation 1054 [3/3] (5.83ns)   --->   "%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 1054 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1055 [1/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6" [src/conv3.cpp:57]   --->   Operation 1055 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1056 [3/4] (6.43ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:57]   --->   Operation 1056 'fadd' 'tmp_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1057 [2/4] (6.43ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:57]   --->   Operation 1057 'fadd' 'tmp_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1058 '%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2'
ST_22 : Operation 1058 [4/4] (5.12ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:57]   --->   Operation 1058 'fadd' 'tmp_69' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1059 [3/4] (6.43ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:57]   --->   Operation 1059 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1060 [2/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 1060 'fmul' 'mul_1_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1061 [2/4] (6.43ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:57]   --->   Operation 1061 'fadd' 'tmp_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1062 [1/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1" [src/conv3.cpp:57]   --->   Operation 1062 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1063 [3/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:57]   --->   Operation 1063 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1064 [2/4] (6.43ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:57]   --->   Operation 1064 'fadd' 'tmp_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 1065 '%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3'
ST_22 : Operation 1065 [4/4] (5.12ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:57]   --->   Operation 1065 'fadd' 'tmp_80' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1066 [1/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102" [src/conv3.cpp:57]   --->   Operation 1066 'fmul' 'mul_1_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1067 [2/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103" [src/conv3.cpp:57]   --->   Operation 1067 'fmul' 'mul_1_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1068 [1/3] (7.01ns)   --->   "%mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103" [src/conv3.cpp:57]   --->   Operation 1068 'fmul' 'mul_2_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.18ns)   --->   Input mux for Operation 1069 '%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104'
ST_22 : Operation 1069 [3/3] (5.83ns)   --->   "%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104" [src/conv3.cpp:57]   --->   Operation 1069 'fmul' 'mul_1_4_4' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1070 [2/3] (7.01ns)   --->   "%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104" [src/conv3.cpp:57]   --->   Operation 1070 'fmul' 'mul_2_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1071 [1/3] (7.01ns)   --->   "%mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107" [src/conv3.cpp:57]   --->   Operation 1071 'fmul' 'mul_2_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.18ns)   --->   Input mux for Operation 1072 '%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108'
ST_22 : Operation 1072 [3/3] (5.83ns)   --->   "%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108" [src/conv3.cpp:57]   --->   Operation 1072 'fmul' 'mul_2_3_4' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.18ns)   --->   Input mux for Operation 1073 '%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109'
ST_22 : Operation 1073 [3/3] (5.83ns)   --->   "%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109" [src/conv3.cpp:57]   --->   Operation 1073 'fmul' 'mul_2_4_4' <Predicate = true> <Delay = 5.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1074 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_18 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12" [src/conv3.cpp:60]   --->   Operation 1074 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1075 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_19 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13" [src/conv3.cpp:60]   --->   Operation 1075 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1076 [1/1] (0.42ns)   --->   "%tmp_111 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_18, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_19, i1 %tmp_116" [src/conv3.cpp:60]   --->   Operation 1076 'mux' 'tmp_111' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1077 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_20 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14" [src/conv3.cpp:60]   --->   Operation 1077 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1078 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_21 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15" [src/conv3.cpp:60]   --->   Operation 1078 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1079 '%tmp_10 = fadd i32 %tmp_8, i32 %mul_7'
ST_23 : Operation 1079 [4/4] (5.12ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:57]   --->   Operation 1079 'fadd' 'tmp_10' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1080 [2/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:57]   --->   Operation 1080 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1081 '%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3'
ST_23 : Operation 1081 [4/4] (5.12ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:57]   --->   Operation 1081 'fadd' 'tmp_28' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1082 [3/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:57]   --->   Operation 1082 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1083 [1/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1" [src/conv3.cpp:57]   --->   Operation 1083 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1084 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47" [src/conv3.cpp:57]   --->   Operation 1084 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1085 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 1085 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1086 [2/4] (6.43ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:57]   --->   Operation 1086 'fadd' 'tmp_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1087 [1/4] (6.43ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2" [src/conv3.cpp:57]   --->   Operation 1087 'fadd' 'tmp_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1088 [3/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:57]   --->   Operation 1088 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1089 [2/4] (6.43ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:57]   --->   Operation 1089 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1090 [1/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 1090 'fmul' 'mul_1_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1091 [1/4] (6.43ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2" [src/conv3.cpp:57]   --->   Operation 1091 'fadd' 'tmp_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1092 '%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2'
ST_23 : Operation 1092 [4/4] (5.12ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:57]   --->   Operation 1092 'fadd' 'tmp_94' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1093 [2/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:57]   --->   Operation 1093 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 1094 '%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7'
ST_23 : Operation 1094 [4/4] (5.12ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:57]   --->   Operation 1094 'fadd' 'tmp_55' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1095 [1/4] (6.43ns)   --->   "%tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6" [src/conv3.cpp:57]   --->   Operation 1095 'fadd' 'tmp_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1096 [3/4] (6.43ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:57]   --->   Operation 1096 'fadd' 'tmp_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1097 [1/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103" [src/conv3.cpp:57]   --->   Operation 1097 'fmul' 'mul_1_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1098 [2/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104" [src/conv3.cpp:57]   --->   Operation 1098 'fmul' 'mul_1_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1099 [1/3] (7.01ns)   --->   "%mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104" [src/conv3.cpp:57]   --->   Operation 1099 'fmul' 'mul_2_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1100 [2/3] (7.01ns)   --->   "%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108" [src/conv3.cpp:57]   --->   Operation 1100 'fmul' 'mul_2_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1101 [2/3] (7.01ns)   --->   "%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109" [src/conv3.cpp:57]   --->   Operation 1101 'fmul' 'mul_2_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1102 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_20 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14" [src/conv3.cpp:60]   --->   Operation 1102 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1103 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_21 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15" [src/conv3.cpp:60]   --->   Operation 1103 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1104 [1/1] (0.42ns)   --->   "%tmp_112 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_20, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_21, i1 %tmp_118" [src/conv3.cpp:60]   --->   Operation 1104 'mux' 'tmp_112' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 1105 [3/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:57]   --->   Operation 1105 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1106 [1/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3" [src/conv3.cpp:57]   --->   Operation 1106 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1107 [3/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:57]   --->   Operation 1107 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1108 [2/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:57]   --->   Operation 1108 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1109 '%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2'
ST_24 : Operation 1109 [4/4] (5.12ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:57]   --->   Operation 1109 'fadd' 'tmp_46' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1110 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49" [src/conv3.cpp:57]   --->   Operation 1110 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1111 [1/4] (6.43ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3" [src/conv3.cpp:57]   --->   Operation 1111 'fadd' 'tmp_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1112 '%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3'
ST_24 : Operation 1112 [4/4] (5.12ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:57]   --->   Operation 1112 'fadd' 'tmp_65' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1113 [2/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:57]   --->   Operation 1113 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1114 [1/4] (6.43ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1" [src/conv3.cpp:57]   --->   Operation 1114 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1115 [3/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:57]   --->   Operation 1115 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1116 [1/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1" [src/conv3.cpp:57]   --->   Operation 1116 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1117 [3/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:57]   --->   Operation 1117 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1118 [2/4] (6.43ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:57]   --->   Operation 1118 'fadd' 'tmp_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1119 '%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3'
ST_24 : Operation 1119 [4/4] (5.12ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:57]   --->   Operation 1119 'fadd' 'tmp_85' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1120 [1/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104" [src/conv3.cpp:57]   --->   Operation 1120 'fmul' 'mul_1_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 1121 '%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7'
ST_24 : Operation 1121 [4/4] (5.12ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:57]   --->   Operation 1121 'fadd' 'tmp_81' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1122 [1/3] (7.01ns)   --->   "%mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108" [src/conv3.cpp:57]   --->   Operation 1122 'fmul' 'mul_2_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1123 [1/3] (7.01ns)   --->   "%mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109" [src/conv3.cpp:57]   --->   Operation 1123 'fmul' 'mul_2_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 1124 [2/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:57]   --->   Operation 1124 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1125 '%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4'
ST_25 : Operation 1125 [4/4] (5.12ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:57]   --->   Operation 1125 'fadd' 'tmp_20' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1126 [2/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:57]   --->   Operation 1126 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1127 [1/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2" [src/conv3.cpp:57]   --->   Operation 1127 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1128 [3/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:57]   --->   Operation 1128 'fadd' 'tmp_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1129 [3/4] (6.43ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:57]   --->   Operation 1129 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1130 [1/4] (6.43ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2" [src/conv3.cpp:57]   --->   Operation 1130 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1131 '%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2'
ST_25 : Operation 1131 [4/4] (5.12ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:57]   --->   Operation 1131 'fadd' 'tmp_74' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1132 [2/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:57]   --->   Operation 1132 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1133 '%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2'
ST_25 : Operation 1133 [4/4] (5.12ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:57]   --->   Operation 1133 'fadd' 'tmp_99' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1134 [2/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:57]   --->   Operation 1134 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 1135 '%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4'
ST_25 : Operation 1135 [4/4] (5.12ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:57]   --->   Operation 1135 'fadd' 'tmp_61' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1136 [1/4] (6.43ns)   --->   "%tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3" [src/conv3.cpp:57]   --->   Operation 1136 'fadd' 'tmp_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1137 [3/4] (6.43ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:57]   --->   Operation 1137 'fadd' 'tmp_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1138 [3/4] (6.43ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:57]   --->   Operation 1138 'fadd' 'tmp_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 1139 [1/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_8, i32 %mul_7" [src/conv3.cpp:57]   --->   Operation 1139 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1140 [3/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:57]   --->   Operation 1140 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1141 [1/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3" [src/conv3.cpp:57]   --->   Operation 1141 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1142 '%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3'
ST_26 : Operation 1142 [4/4] (5.12ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:57]   --->   Operation 1142 'fadd' 'tmp_38' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1143 [2/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:57]   --->   Operation 1143 'fadd' 'tmp_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1144 [2/4] (6.43ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:57]   --->   Operation 1144 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1145 '%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3'
ST_26 : Operation 1145 [4/4] (5.12ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:57]   --->   Operation 1145 'fadd' 'tmp_70' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1146 [3/4] (6.43ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:57]   --->   Operation 1146 'fadd' 'tmp_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1147 [1/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2" [src/conv3.cpp:57]   --->   Operation 1147 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1148 [3/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:57]   --->   Operation 1148 'fadd' 'tmp_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1149 [1/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7" [src/conv3.cpp:57]   --->   Operation 1149 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1150 [3/4] (6.43ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:57]   --->   Operation 1150 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1151 [2/4] (6.43ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:57]   --->   Operation 1151 'fadd' 'tmp_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1152 [2/4] (6.43ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:57]   --->   Operation 1152 'fadd' 'tmp_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 1153 '%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4'
ST_26 : Operation 1153 [4/4] (5.12ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:57]   --->   Operation 1153 'fadd' 'tmp_86' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1154 '%add = fadd i32 %tmp_s, i32 %tmp_10'
ST_27 : Operation 1154 [4/4] (5.12ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:60]   --->   Operation 1154 'fadd' 'add' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1155 [2/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:57]   --->   Operation 1155 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1156 '%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4'
ST_27 : Operation 1156 [4/4] (5.12ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:57]   --->   Operation 1156 'fadd' 'tmp_30' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1157 [3/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:57]   --->   Operation 1157 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1158 [1/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2" [src/conv3.cpp:57]   --->   Operation 1158 'fadd' 'tmp_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1159 [1/4] (6.43ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3" [src/conv3.cpp:57]   --->   Operation 1159 'fadd' 'tmp_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1160 [3/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:57]   --->   Operation 1160 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1161 [2/4] (6.43ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:57]   --->   Operation 1161 'fadd' 'tmp_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1162 [2/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:57]   --->   Operation 1162 'fadd' 'tmp_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1163 [2/4] (6.43ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:57]   --->   Operation 1163 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1164 [1/4] (6.43ns)   --->   "%tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3" [src/conv3.cpp:57]   --->   Operation 1164 'fadd' 'tmp_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1165 '%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3'
ST_27 : Operation 1165 [4/4] (5.12ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:57]   --->   Operation 1165 'fadd' 'tmp_90' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1166 [1/4] (6.43ns)   --->   "%tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7" [src/conv3.cpp:57]   --->   Operation 1166 'fadd' 'tmp_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1167 [3/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:57]   --->   Operation 1167 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 1168 '%add53_1 = fadd i32 %tmp_111, i32 %tmp_55'
ST_27 : Operation 1168 [4/4] (5.12ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:60]   --->   Operation 1168 'fadd' 'add53_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 1169 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:60]   --->   Operation 1169 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1170 [1/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4" [src/conv3.cpp:57]   --->   Operation 1170 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1171 [3/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:57]   --->   Operation 1171 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1172 [2/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:57]   --->   Operation 1172 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1173 [2/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:57]   --->   Operation 1173 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1174 [1/4] (6.43ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2" [src/conv3.cpp:57]   --->   Operation 1174 'fadd' 'tmp_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1175 [1/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2" [src/conv3.cpp:57]   --->   Operation 1175 'fadd' 'tmp_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1176 [1/4] (6.43ns)   --->   "%tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4" [src/conv3.cpp:57]   --->   Operation 1176 'fadd' 'tmp_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 1177 '%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4'
ST_28 : Operation 1177 [4/4] (5.12ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:57]   --->   Operation 1177 'fadd' 'tmp_66' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1178 [3/4] (6.43ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:57]   --->   Operation 1178 'fadd' 'tmp_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1179 [2/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:57]   --->   Operation 1179 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 1180 '%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4'
ST_28 : Operation 1180 [4/4] (5.12ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:57]   --->   Operation 1180 'fadd' 'tmp_91' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1181 [3/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:60]   --->   Operation 1181 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 1182 '%add53_2 = fadd i32 %tmp_112, i32 %tmp_81'
ST_28 : Operation 1182 [4/4] (5.12ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:60]   --->   Operation 1182 'fadd' 'add53_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 1183 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:60]   --->   Operation 1183 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1184 [2/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:57]   --->   Operation 1184 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1185 [1/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3" [src/conv3.cpp:57]   --->   Operation 1185 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1186 '%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3'
ST_29 : Operation 1186 [4/4] (5.12ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:57]   --->   Operation 1186 'fadd' 'tmp_48' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1187 [1/4] (6.43ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3" [src/conv3.cpp:57]   --->   Operation 1187 'fadd' 'tmp_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1188 '%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3'
ST_29 : Operation 1188 [4/4] (5.12ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:57]   --->   Operation 1188 'fadd' 'tmp_75' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1189 [3/4] (6.43ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:57]   --->   Operation 1189 'fadd' 'tmp_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1190 [2/4] (6.43ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:57]   --->   Operation 1190 'fadd' 'tmp_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 1191 '%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3'
ST_29 : Operation 1191 [4/4] (5.12ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:57]   --->   Operation 1191 'fadd' 'tmp_95' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1192 [1/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4" [src/conv3.cpp:57]   --->   Operation 1192 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1193 [3/4] (6.43ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:57]   --->   Operation 1193 'fadd' 'tmp_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1194 [2/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:60]   --->   Operation 1194 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1195 [3/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:60]   --->   Operation 1195 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 1196 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_s, i32 %tmp_10" [src/conv3.cpp:60]   --->   Operation 1196 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1197 [1/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4" [src/conv3.cpp:57]   --->   Operation 1197 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1198 '%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4'
ST_30 : Operation 1198 [4/4] (5.12ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:57]   --->   Operation 1198 'fadd' 'tmp_40' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1199 [3/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:57]   --->   Operation 1199 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1200 [3/4] (6.43ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:57]   --->   Operation 1200 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1201 [2/4] (6.43ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:57]   --->   Operation 1201 'fadd' 'tmp_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 1202 '%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4'
ST_30 : Operation 1202 [4/4] (5.12ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:57]   --->   Operation 1202 'fadd' 'tmp_71' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1203 [1/4] (6.43ns)   --->   "%tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3" [src/conv3.cpp:57]   --->   Operation 1203 'fadd' 'tmp_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1204 [3/4] (6.43ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:57]   --->   Operation 1204 'fadd' 'tmp_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1205 [2/4] (6.43ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:57]   --->   Operation 1205 'fadd' 'tmp_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1206 [1/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_111, i32 %tmp_55" [src/conv3.cpp:60]   --->   Operation 1206 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1207 [2/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:60]   --->   Operation 1207 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : [1/1] (1.31ns)   --->   Input mux for Operation 1208 '%add53_s = fadd i32 %add, i32 %tmp_20'
ST_31 : Operation 1208 [4/4] (5.12ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:60]   --->   Operation 1208 'fadd' 'add53_s' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1209 [3/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:57]   --->   Operation 1209 'fadd' 'tmp_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1210 [2/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:57]   --->   Operation 1210 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1211 [2/4] (6.43ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:57]   --->   Operation 1211 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1212 [1/4] (6.43ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4" [src/conv3.cpp:57]   --->   Operation 1212 'fadd' 'tmp_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1213 [3/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:57]   --->   Operation 1213 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1214 [2/4] (6.43ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:57]   --->   Operation 1214 'fadd' 'tmp_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1215 [1/4] (6.43ns)   --->   "%tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4" [src/conv3.cpp:57]   --->   Operation 1215 'fadd' 'tmp_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.31ns)   --->   Input mux for Operation 1216 '%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61'
ST_31 : Operation 1216 [4/4] (5.12ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:60]   --->   Operation 1216 'fadd' 'add53_1_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1217 [1/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_112, i32 %tmp_81" [src/conv3.cpp:60]   --->   Operation 1217 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 1218 [3/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:60]   --->   Operation 1218 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1219 [2/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:57]   --->   Operation 1219 'fadd' 'tmp_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1220 [1/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3" [src/conv3.cpp:57]   --->   Operation 1220 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1221 [1/4] (6.43ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3" [src/conv3.cpp:57]   --->   Operation 1221 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1222 [2/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:57]   --->   Operation 1222 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1223 [1/4] (6.43ns)   --->   "%tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3" [src/conv3.cpp:57]   --->   Operation 1223 'fadd' 'tmp_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 1224 '%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4'
ST_32 : Operation 1224 [4/4] (5.12ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:57]   --->   Operation 1224 'fadd' 'tmp_96' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1225 [3/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:60]   --->   Operation 1225 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 1226 '%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86'
ST_32 : Operation 1226 [4/4] (5.12ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:60]   --->   Operation 1226 'fadd' 'add53_2_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 1227 [2/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:60]   --->   Operation 1227 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1228 [1/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4" [src/conv3.cpp:57]   --->   Operation 1228 'fadd' 'tmp_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 1229 '%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4'
ST_33 : Operation 1229 [4/4] (5.12ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:57]   --->   Operation 1229 'fadd' 'tmp_50' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1230 [1/4] (6.43ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4" [src/conv3.cpp:57]   --->   Operation 1230 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 1231 '%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4'
ST_33 : Operation 1231 [4/4] (5.12ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:57]   --->   Operation 1231 'fadd' 'tmp_76' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1232 [3/4] (6.43ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:57]   --->   Operation 1232 'fadd' 'tmp_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1233 [2/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:60]   --->   Operation 1233 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1234 [3/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:60]   --->   Operation 1234 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1304 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1304 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 1235 [1/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_20" [src/conv3.cpp:60]   --->   Operation 1235 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1236 [3/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:57]   --->   Operation 1236 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1237 [3/4] (6.43ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:57]   --->   Operation 1237 'fadd' 'tmp_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1238 [2/4] (6.43ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:57]   --->   Operation 1238 'fadd' 'tmp_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 1239 '%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4'
ST_34 : Operation 1239 [4/4] (5.12ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:57]   --->   Operation 1239 'fadd' 'tmp_110' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1240 [1/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_61" [src/conv3.cpp:60]   --->   Operation 1240 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1241 [2/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:60]   --->   Operation 1241 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : [1/1] (1.31ns)   --->   Input mux for Operation 1242 '%add53_5 = fadd i32 %add53_s, i32 %tmp_30'
ST_35 : Operation 1242 [4/4] (5.12ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:60]   --->   Operation 1242 'fadd' 'add53_5' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1243 [2/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:57]   --->   Operation 1243 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1244 [2/4] (6.43ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:57]   --->   Operation 1244 'fadd' 'tmp_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1245 [1/4] (6.43ns)   --->   "%tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4" [src/conv3.cpp:57]   --->   Operation 1245 'fadd' 'tmp_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1246 [3/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:57]   --->   Operation 1246 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1247 [1/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_86" [src/conv3.cpp:60]   --->   Operation 1247 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 1248 [3/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:60]   --->   Operation 1248 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1249 [1/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4" [src/conv3.cpp:57]   --->   Operation 1249 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1250 [1/4] (6.43ns)   --->   "%tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4" [src/conv3.cpp:57]   --->   Operation 1250 'fadd' 'tmp_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1251 [2/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:57]   --->   Operation 1251 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.31ns)   --->   Input mux for Operation 1252 '%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66'
ST_36 : Operation 1252 [4/4] (5.12ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:60]   --->   Operation 1252 'fadd' 'add53_1_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 1253 [2/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:60]   --->   Operation 1253 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1254 [1/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4" [src/conv3.cpp:57]   --->   Operation 1254 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1255 [3/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:60]   --->   Operation 1255 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.31ns)   --->   Input mux for Operation 1256 '%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91'
ST_37 : Operation 1256 [4/4] (5.12ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:60]   --->   Operation 1256 'fadd' 'add53_2_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 1257 [1/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_s, i32 %tmp_30" [src/conv3.cpp:60]   --->   Operation 1257 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1258 [2/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:60]   --->   Operation 1258 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1259 [3/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:60]   --->   Operation 1259 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : [1/1] (1.31ns)   --->   Input mux for Operation 1260 '%add53_3 = fadd i32 %add53_5, i32 %tmp_40'
ST_39 : Operation 1260 [4/4] (5.12ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:60]   --->   Operation 1260 'fadd' 'add53_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1261 [1/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66" [src/conv3.cpp:60]   --->   Operation 1261 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1262 [2/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:60]   --->   Operation 1262 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 1263 [3/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:60]   --->   Operation 1263 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.31ns)   --->   Input mux for Operation 1264 '%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71'
ST_40 : Operation 1264 [4/4] (5.12ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:60]   --->   Operation 1264 'fadd' 'add53_1_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1265 [1/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91" [src/conv3.cpp:60]   --->   Operation 1265 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 1266 [2/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:60]   --->   Operation 1266 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1267 [3/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:60]   --->   Operation 1267 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.31ns)   --->   Input mux for Operation 1268 '%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96'
ST_41 : Operation 1268 [4/4] (5.12ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:60]   --->   Operation 1268 'fadd' 'add53_2_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 1269 [1/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_5, i32 %tmp_40" [src/conv3.cpp:60]   --->   Operation 1269 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1270 [2/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:60]   --->   Operation 1270 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1271 [3/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:60]   --->   Operation 1271 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : [1/1] (1.31ns)   --->   Input mux for Operation 1272 '%add53_4 = fadd i32 %add53_3, i32 %tmp_50'
ST_43 : Operation 1272 [4/4] (5.12ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:60]   --->   Operation 1272 'fadd' 'add53_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1273 [1/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71" [src/conv3.cpp:60]   --->   Operation 1273 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1274 [2/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:60]   --->   Operation 1274 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 1275 [3/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:60]   --->   Operation 1275 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.31ns)   --->   Input mux for Operation 1276 '%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76'
ST_44 : Operation 1276 [4/4] (5.12ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:60]   --->   Operation 1276 'fadd' 'add53_1_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1277 [1/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96" [src/conv3.cpp:60]   --->   Operation 1277 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 1278 [2/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:60]   --->   Operation 1278 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1279 [3/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:60]   --->   Operation 1279 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 1280 [1/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_50" [src/conv3.cpp:60]   --->   Operation 1280 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1281 [2/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:60]   --->   Operation 1281 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 1282 [1/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76" [src/conv3.cpp:60]   --->   Operation 1282 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1283 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %add53_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:60]   --->   Operation 1283 'store' 'store_ln60' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_47 : Operation 1284 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx522.exit" [src/conv3.cpp:60]   --->   Operation 1284 'br' 'br_ln60' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1285 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %add53_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:60]   --->   Operation 1285 'store' 'store_ln60' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_47 : Operation 1286 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx522.exit" [src/conv3.cpp:60]   --->   Operation 1286 'br' 'br_ln60' <Predicate = (tmp)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : [1/1] (1.31ns)   --->   Input mux for Operation 1287 '%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110'
ST_48 : Operation 1287 [4/4] (5.12ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:60]   --->   Operation 1287 'fadd' 'add53_2_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1288 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %add53_1_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12" [src/conv3.cpp:60]   --->   Operation 1288 'store' 'store_ln60' <Predicate = (!tmp_116)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_48 : Operation 1289 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx522.1.exit" [src/conv3.cpp:60]   --->   Operation 1289 'br' 'br_ln60' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_48 : Operation 1290 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %add53_1_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13" [src/conv3.cpp:60]   --->   Operation 1290 'store' 'store_ln60' <Predicate = (tmp_116)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_48 : Operation 1291 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx522.1.exit" [src/conv3.cpp:60]   --->   Operation 1291 'br' 'br_ln60' <Predicate = (tmp_116)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 1292 [3/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:60]   --->   Operation 1292 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 1293 [2/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:60]   --->   Operation 1293 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 1294 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL1_str"   --->   Operation 1294 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13600, i64 13600, i64 13600"   --->   Operation 1295 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL1_str"   --->   Operation 1296 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1297 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_37" [src/conv3.cpp:46]   --->   Operation 1297 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1298 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:44]   --->   Operation 1298 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1299 [1/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110" [src/conv3.cpp:60]   --->   Operation 1299 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.23>
ST_52 : Operation 1300 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %add53_2_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14" [src/conv3.cpp:60]   --->   Operation 1300 'store' 'store_ln60' <Predicate = (!tmp_118)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_52 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx522.2.exit" [src/conv3.cpp:60]   --->   Operation 1301 'br' 'br_ln60' <Predicate = (!tmp_118)> <Delay = 0.00>
ST_52 : Operation 1302 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %add53_2_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15" [src/conv3.cpp:60]   --->   Operation 1302 'store' 'store_ln60' <Predicate = (tmp_118)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_52 : Operation 1303 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx522.2.exit" [src/conv3.cpp:60]   --->   Operation 1303 'br' 'br_ln60' <Predicate = (tmp_118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten81') [10]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten81' [11]  (0.427 ns)

 <State 2>: 5.677ns
The critical path consists of the following:
	'load' operation ('indvar_flatten25_load', src/conv3.cpp:42) on local variable 'indvar_flatten25' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln42', src/conv3.cpp:42) [35]  (0.787 ns)
	'select' operation ('select_ln40_1', src/conv3.cpp:40) [37]  (0.384 ns)
	'add' operation ('add_ln57_5', src/conv3.cpp:57) [41]  (0.776 ns)
	'add' operation ('add_ln57_6', src/conv3.cpp:57) [157]  (0.787 ns)
	'add' operation ('add_ln57_7', src/conv3.cpp:57) [162]  (0.853 ns)
	'add' operation ('add_ln57_16', src/conv3.cpp:57) [208]  (0.853 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_261', src/conv3.cpp:57) [210]  (0.000 ns)
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_271', src/conv3.cpp:57) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_1' [234]  (1.237 ns)

 <State 3>: 4.029ns
The critical path consists of the following:
	'add' operation ('add_ln55_1', src/conv3.cpp:55) [276]  (0.765 ns)
	'icmp' operation ('icmp_ln57_2', src/conv3.cpp:57) [284]  (0.776 ns)
	'select' operation ('select_ln57_1', src/conv3.cpp:57) [287]  (0.398 ns)
	'add' operation ('add_ln57_27', src/conv3.cpp:57) [289]  (0.853 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_285', src/conv3.cpp:57) [291]  (0.000 ns)
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_295', src/conv3.cpp:57) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_1' [312]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.180 ns)
'fmul' operation ('mul', src/conv3.cpp:57) [237]  (5.835 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:57) [237]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:57) [237]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', src/conv3.cpp:57) [315]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', src/conv3.cpp:57) [349]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', src/conv3.cpp:57) [349]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.180 ns)
'fmul' operation ('mul_7', src/conv3.cpp:57) [382]  (5.835 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', src/conv3.cpp:57) [382]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', src/conv3.cpp:57) [382]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_3', src/conv3.cpp:57) [406]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.180 ns)
'fmul' operation ('mul_130_4', src/conv3.cpp:57) [411]  (5.835 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_4', src/conv3.cpp:57) [411]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_4', src/conv3.cpp:57) [411]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_2', src/conv3.cpp:57) [453]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.180 ns)
'fmul' operation ('mul_252_4', src/conv3.cpp:57) [437]  (5.835 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_4', src/conv3.cpp:57) [437]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_4', src/conv3.cpp:57) [437]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_4', src/conv3.cpp:57) [463]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_4', src/conv3.cpp:57) [463]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_3', src/conv3.cpp:57) [484]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', src/conv3.cpp:57) [489]  (7.016 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:57) [383]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:57) [383]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.315 ns)
'fadd' operation ('add', src/conv3.cpp:60) [387]  (5.122 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:60) [387]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:60) [387]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:60) [387]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.315 ns)
'fadd' operation ('add53_s', src/conv3.cpp:60) [413]  (5.122 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_s', src/conv3.cpp:60) [413]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_s', src/conv3.cpp:60) [413]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_s', src/conv3.cpp:60) [413]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.315 ns)
'fadd' operation ('add53_5', src/conv3.cpp:60) [439]  (5.122 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv3.cpp:60) [439]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv3.cpp:60) [439]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv3.cpp:60) [439]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.315 ns)
'fadd' operation ('add53_3', src/conv3.cpp:60) [465]  (5.122 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv3.cpp:60) [465]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv3.cpp:60) [465]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv3.cpp:60) [465]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.315 ns)
'fadd' operation ('add53_4', src/conv3.cpp:60) [491]  (5.122 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv3.cpp:60) [491]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv3.cpp:60) [491]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv3.cpp:60) [491]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv3.cpp:60) [681]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.315 ns)
'fadd' operation ('add53_2_4', src/conv3.cpp:60) [689]  (5.122 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2_4', src/conv3.cpp:60) [689]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2_4', src/conv3.cpp:60) [689]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2_4', src/conv3.cpp:60) [689]  (6.437 ns)

 <State 52>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln60', src/conv3.cpp:60) of variable 'add53_2_4', src/conv3.cpp:60 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_1' [708]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
