Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART_TX
Version: K-2015.06
Date   : Tue Oct  1 03:36:57 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART_TX                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART_TX                                5.35e-05 6.43e-05 7.18e+05 8.36e-04 100.0
  U0_MUX (UART_TX_MUX)                 7.20e-06 5.47e-07 2.27e+04 3.05e-05   3.6
  U0_parity_Calc (UART_TX_parity_Calc) 7.79e-06 1.97e-05 2.47e+05 2.74e-04  32.8
  U0_FSM (UART_TX_FSM)                 9.26e-06 8.04e-06 1.32e+05 1.49e-04  17.8
  U0_serializer (UART_TX_serializer)   2.92e-05 3.60e-05 3.17e+05 3.82e-04  45.7
1
