
# Practicum 2
[[**Home**](https://github.com/lpacher/lae)] [[**Back**](https://github.com/lpacher/lae/tree/master/fpga/practicum)]


## Contents

* [**Introduction**](#introduction)
* [**Practicum aims**](#practicum-aims)
* [**Fundamental logic gates**](#fundamental-logic-gates)
* [**Ring oscillator**](#ring-oscillator)


<br />
<!--------------------------------------------------------------------->

## Introduction
[**[Contents]**](#contents)

<br />
<!--------------------------------------------------------------------->

## Practicum aims
[**[Contents]**](#contents)

This practicum should exercise the following concepts:

* run the Xilinx Vivado implementation flow using a _Project Mode_ Tcl script
* write a `Makefile` to automate FPGA implementation flow and firmware installation using Tcl scripts 

<br />
<!--------------------------------------------------------------------->

## Fundamental logic gates
[**[Contents]**](#contents)


Try yourself to implement and debug on real FPGA hardware **fundamental logic gates** as discussed in `lab2` and `lab5`.

<br />

<img src="doc/pictures/GatesFPGA.png" alt="drawing" width="850"/>

<br />

HERE: note that standard LED different from RGB LEDs (schematic)

![](./doc/pictures/LEDs_schematic.png)

<br />
<!--------------------------------------------------------------------->

## Ring oscillator
[**[Contents]**](#contents)

<br />

<img src="doc/pictures/RingOscillatorFPGA.png" alt="drawing" width="2000"/>

<br />

<br />
<!--------------------------------------------------------------------->
