Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: fft_computer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fft_computer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fft_computer"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : fft_computer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/multiplier.v" into library work
Parsing module <mulitiplier>.
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/ipcore_dir/fft_core.v" into library work
Parsing module <fft_core>.
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" into library work
Parsing module <dataCtrl>.
WARNING:HDLCompiler:751 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 36: Redeclaration of ansi port index is not allowed
WARNING:HDLCompiler:751 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 37: Redeclaration of ansi port indexNext is not allowed
Analyzing Verilog file "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" into library work
Parsing module <fft_computer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fft_computer>.

Elaborating module <fft_core>.
WARNING:HDLCompiler:189 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" Line 22: Size mismatch in connection of port <s_axis_config_tdata>. Formal port size is 16-bit while actual signal size is 32-bit.

Elaborating module <mulitiplier>.

Elaborating module <dataCtrl>.
WARNING:HDLCompiler:413 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 38: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 52: Assignment to valid_input_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 53: Assignment to valid_output_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v" Line 94: Result of 10-bit expression is truncated to fit in 9-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fft_computer>.
    Related source file is "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v".
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <s_axis_config_tready> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <m_axis_data_tlast> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_frame_started> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_tlast_unexpected> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_tlast_missing> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_status_channel_halt> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_data_in_channel_halt> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 19: Output port <event_data_out_channel_halt> of the instance <fft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 63: Output port <index> of the instance <uutCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/fft_computer.v" line 63: Output port <indexNext> of the instance <uutCtrl> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mult_data_valid_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fft_computer> synthesized.

Synthesizing Unit <mulitiplier>.
    Related source file is "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/multiplier.v".
WARNING:Xst:647 - Input <i_data_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <_image>.
    Found 32-bit register for signal <_real>.
    Found 32-bit register for signal <o_data>.
    Found 1-bit register for signal <o_data_valid>.
    Found 32-bit adder for signal <image[31]__real[31]_add_5_OUT> created at line 34.
    Found 16x16-bit multiplier for signal <realPart[15]_realPart[15]_MuLt_3_OUT> created at line 32.
    Found 16x16-bit multiplier for signal <imagePart[15]_imagePart[15]_MuLt_4_OUT> created at line 33.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
Unit <mulitiplier> synthesized.

Synthesizing Unit <dataCtrl>.
    Related source file is "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/ise/fft_peripheral/dataCtrl.v".
WARNING:Xst:647 - Input <i_data_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096-bit register for signal <n0283[4095:0]>.
    Found 1-bit register for signal <o_data_valid>.
    Found 32-bit register for signal <o_data>.
    Found 9-bit register for signal <index>.
    Found 32-bit register for signal <nextValue>.
    Found 32-bit adder for signal <accOut> created at line 49.
    Found 9-bit adder for signal <indexNext> created at line 94.
    Found 32-bit 128-to-1 multiplexer for signal <indexNextShort[6]_data_mem[127][31]_wide_mux_5_OUT> created at line 59.
    Found 9-bit comparator greater for signal <index[8]_PWR_5_o_LessThan_10_o> created at line 64
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 4170 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 257 Multiplexer(s).
Unit <dataCtrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 9-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 3
 32-bit register                                       : 5
 4096-bit register                                     : 1
 9-bit register                                        : 1
# Comparators                                          : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 257
 32-bit 128-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 256

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fft_core.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <fft_core> for timing and area information for instance <fft>.
INFO:Xst:1901 - Instance blk000018b6 in unit blk000018b6 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:2261 - The FF/Latch <o_data_29> in Unit <uutCtrl> is equivalent to the following 2 FFs/Latches, which will be removed : <o_data_30> <o_data_31> 

Synthesizing (advanced) Unit <dataCtrl>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <dataCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <mulitiplier>.
	Multiplier <Mmult_realPart[15]_realPart[15]_MuLt_3_OUT> in block <mulitiplier> and adder/subtractor <Madd_image[31]__real[31]_add_5_OUT> in block <mulitiplier> are combined into a MAC<Maddsub_realPart[15]_realPart[15]_MuLt_3_OUT>.
	The following registers are also absorbed by the MAC: <_image> in block <mulitiplier>, <o_data> in block <mulitiplier>.
	Found pipelined multiplier on signal <imagePart[15]_imagePart[15]_MuLt_4_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_imagePart[15]_imagePart[15]_MuLt_4_OUT by adding 1 register level(s).
Unit <mulitiplier> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 16x16-to-32-bit MAC                                   : 1
# Multipliers                                          : 1
 16x16-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 4163
 Flip-Flops                                            : 4163
# Comparators                                          : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 257
 32-bit 128-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 256

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <uutCtrl/o_data_29> in Unit <fft_computer> is equivalent to the following 2 FFs/Latches, which will be removed : <uutCtrl/o_data_30> <uutCtrl/o_data_31> 

Optimizing unit <fft_computer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fft_computer, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4138
 Flip-Flops                                            : 4138

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fft_computer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5527
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 3
#      LUT3                        : 19
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 5442
#      MUXCY                       : 8
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 4138
#      FD                          : 2
#      FDR                         : 31
#      FDRE                        : 4105
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 34
#      OBUF                        : 34
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4138  out of  106400     3%  
 Number of Slice LUTs:                 5476  out of  53200    10%  
    Number used as Logic:              5476  out of  53200    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3563
   Number with an unused Flip Flop:    -575  out of   3563   -16%  
   Number with an unused LUT:         -1913  out of   3563   -53%  
   Number of fully used LUT-FF pairs:  6051  out of   3563   169% (*) 
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  69  out of    200    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    104     1%  
 Number of DSP48E1s:                      3  out of    220     1%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 8109  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                               | Buffer(FF name)                                                                  | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
fft/blk00000001/blk0000016a/blk0000016b/blk000018b4/blk000018b6/N0(fft/blk00000001/blk0000016a/blk0000016b/blk000018b4/blk000018b6/XST_GND:G)| NONE(fft/blk00000001/blk0000016a/blk0000016b/blk000018b4/blk000018b6/blk000018b6)| 6     |
fft/blk00000001/blk0000016a/blk0000016b/blk000018b4/blk000018b6/N1(fft/blk00000001/blk0000016a/blk0000016b/blk000018b4/blk000018b6/XST_VCC:P)| NONE(fft/blk00000001/blk0000016a/blk0000016b/blk000018b4/blk000018b6/blk000018b6)| 4     |
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.483ns (Maximum Frequency: 223.065MHz)
   Minimum input arrival time before clock: 1.434ns
   Maximum output required time after clock: 0.695ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 4.483ns (frequency: 223.065MHz)
  Total number of paths / destination ports: 290203 / 17561
-------------------------------------------------------------------------
Delay:               4.483ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       mult/Mmult_imagePart[15]_imagePart[15]_MuLt_4_OUT (DSP)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: sec_inst to mult/Mmult_imagePart[15]_imagePart[15]_MuLt_4_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out           13   0.282   0.479  sec_inst (sec_net)
     end scope: 'fft/blk00000001:m_axis_data_tdata<31>'
     end scope: 'fft:m_axis_data_tdata<31>'
     DSP48E1:A15               3.722          mult/Mmult_imagePart[15]_imagePart[15]_MuLt_4_OUT
    ----------------------------------------
    Total                      4.483ns (4.004ns logic, 0.479ns route)
                                       (89.3% logic, 10.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              1.434ns (Levels of Logic = 2)
  Source:            i_rst_n (PAD)
  Destination:       uutCtrl/Madd_accOut1 (DSP)
  Destination Clock: i_clk rising

  Data Path: i_rst_n to uutCtrl/Madd_accOut1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.419  i_rst_n_IBUF (i_rst_n_IBUF)
     INV:I->O              2   0.067   0.405  i_rst_n_inv1_INV_0 (i_rst_n_inv)
     DSP48E1:RSTB              0.543          uutCtrl/Madd_accOut1
    ----------------------------------------
    Total                      1.434ns (0.610ns logic, 0.824ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.695ns (Levels of Logic = 1)
  Source:            uutCtrl/o_data_29 (FF)
  Destination:       o_data<31> (PAD)
  Source Clock:      i_clk rising

  Data Path: uutCtrl/o_data_29 to o_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.413  uutCtrl/o_data_29 (uutCtrl/o_data_29)
     OBUF:I->O                 0.000          o_data_31_OBUF (o_data<31>)
    ----------------------------------------
    Total                      0.695ns (0.282ns logic, 0.413ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    4.483|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 47.11 secs
 
--> 


Total memory usage is 574624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   14 (   0 filtered)

