#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 26 16:20:43 2021
# Process ID: 26462
# Current directory: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/synth_1
# Command line: vivado -log matrixmul.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixmul.tcl
# Log file: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/synth_1/matrixmul.vds
# Journal file: /home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source matrixmul.tcl -notrace
Command: synth_design -top matrixmul -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26471 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.480 ; gain = 47.992 ; free physical = 239 ; free virtual = 5229
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrixmul' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_mulbkb' declared at '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:45' bound to instance 'matrixmul_mac_mulbkb_U1' of component 'matrixmul_mac_mulbkb' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:128]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_mulbkb' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_mulbkb_DSP48_0' declared at '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:12' bound to instance 'matrixmul_mac_mulbkb_DSP48_0_U' of component 'matrixmul_mac_mulbkb_DSP48_0' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:72]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_mulbkb_DSP48_0' [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_mulbkb_DSP48_0' (1#1) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_mulbkb' (2#1) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element b_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element res_ce0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element res_we0_reg was removed.  [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'matrixmul' (3#1) [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.980 ; gain = 89.492 ; free physical = 246 ; free virtual = 5240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.980 ; gain = 89.492 ; free physical = 247 ; free virtual = 5241
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc]
Finished Parsing XDC File [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1524.914 ; gain = 0.000 ; free physical = 118 ; free virtual = 4988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 195 ; free virtual = 5066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 195 ; free virtual = 5066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 197 ; free virtual = 5067
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_121_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_155_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_181_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 189 ; free virtual = 5059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_257_reg' and it is trimmed from '5' to '4' bits. [/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/matrixmul.vhd:247]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 178 ; free virtual = 5051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul_mac_mulbkb_DSP48_0 | C+A*B       | 8      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 120 ; free virtual = 4881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 156 ; free virtual = 4918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1_1 |     1|
|2     |LUT2      |     7|
|3     |LUT3      |    10|
|4     |LUT4      |    10|
|5     |LUT5      |     6|
|6     |LUT6      |     7|
|7     |FDRE      |    27|
|8     |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |    69|
|2     |  matrixmul_mac_mulbkb_U1          |matrixmul_mac_mulbkb         |     3|
|3     |    matrixmul_mac_mulbkb_DSP48_0_U |matrixmul_mac_mulbkb_DSP48_0 |     3|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 152 ; free virtual = 4914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1524.914 ; gain = 89.492 ; free physical = 222 ; free virtual = 4983
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1524.914 ; gain = 446.426 ; free physical = 222 ; free virtual = 4983
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1546.945 ; gain = 481.047 ; free physical = 188 ; free virtual = 4955
INFO: [Common 17-1381] The checkpoint '/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/impl/vhdl/project.runs/synth_1/matrixmul.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1570.957 ; gain = 0.000 ; free physical = 190 ; free virtual = 4957
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 16:21:36 2021...
