# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 188 \
    name bias_buffer1_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_0 \
    op interface \
    ports { bias_buffer1_V_0_address0 { O 7 vector } bias_buffer1_V_0_ce0 { O 1 bit } bias_buffer1_V_0_q0 { I 16 vector } bias_buffer1_V_0_address1 { O 7 vector } bias_buffer1_V_0_ce1 { O 1 bit } bias_buffer1_V_0_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 189 \
    name bias_buffer1_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_1 \
    op interface \
    ports { bias_buffer1_V_1_address0 { O 7 vector } bias_buffer1_V_1_ce0 { O 1 bit } bias_buffer1_V_1_q0 { I 16 vector } bias_buffer1_V_1_address1 { O 7 vector } bias_buffer1_V_1_ce1 { O 1 bit } bias_buffer1_V_1_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 190 \
    name bias_buffer1_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_2 \
    op interface \
    ports { bias_buffer1_V_2_address0 { O 7 vector } bias_buffer1_V_2_ce0 { O 1 bit } bias_buffer1_V_2_q0 { I 16 vector } bias_buffer1_V_2_address1 { O 7 vector } bias_buffer1_V_2_ce1 { O 1 bit } bias_buffer1_V_2_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 191 \
    name bias_buffer1_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_3 \
    op interface \
    ports { bias_buffer1_V_3_address0 { O 7 vector } bias_buffer1_V_3_ce0 { O 1 bit } bias_buffer1_V_3_q0 { I 16 vector } bias_buffer1_V_3_address1 { O 7 vector } bias_buffer1_V_3_ce1 { O 1 bit } bias_buffer1_V_3_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 192 \
    name bias_buffer1_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_4 \
    op interface \
    ports { bias_buffer1_V_4_address0 { O 7 vector } bias_buffer1_V_4_ce0 { O 1 bit } bias_buffer1_V_4_q0 { I 16 vector } bias_buffer1_V_4_address1 { O 7 vector } bias_buffer1_V_4_ce1 { O 1 bit } bias_buffer1_V_4_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 193 \
    name bias_buffer1_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_5 \
    op interface \
    ports { bias_buffer1_V_5_address0 { O 7 vector } bias_buffer1_V_5_ce0 { O 1 bit } bias_buffer1_V_5_q0 { I 16 vector } bias_buffer1_V_5_address1 { O 7 vector } bias_buffer1_V_5_ce1 { O 1 bit } bias_buffer1_V_5_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 194 \
    name bias_buffer1_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_6 \
    op interface \
    ports { bias_buffer1_V_6_address0 { O 7 vector } bias_buffer1_V_6_ce0 { O 1 bit } bias_buffer1_V_6_q0 { I 16 vector } bias_buffer1_V_6_address1 { O 7 vector } bias_buffer1_V_6_ce1 { O 1 bit } bias_buffer1_V_6_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 195 \
    name bias_buffer1_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename bias_buffer1_V_7 \
    op interface \
    ports { bias_buffer1_V_7_address0 { O 7 vector } bias_buffer1_V_7_ce0 { O 1 bit } bias_buffer1_V_7_q0 { I 16 vector } bias_buffer1_V_7_address1 { O 7 vector } bias_buffer1_V_7_ce1 { O 1 bit } bias_buffer1_V_7_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bias_buffer1_V_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name s_bias \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_s_bias \
    op interface \
    ports { s_bias_din { O 256 vector } s_bias_full_n { I 1 bit } s_bias_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name mul_ln31_1_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul_ln31_1_loc \
    op interface \
    ports { mul_ln31_1_loc_dout { I 32 vector } mul_ln31_1_loc_empty_n { I 1 bit } mul_ln31_1_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name ret_V_cast_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ret_V_cast_loc \
    op interface \
    ports { ret_V_cast_loc_dout { I 12 vector } ret_V_cast_loc_empty_n { I 1 bit } ret_V_cast_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name skip1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip1 \
    op interface \
    ports { skip1_dout { I 1 vector } skip1_empty_n { I 1 bit } skip1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


