read_verilog ../top.v
synth
write_blif result.out
