Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Lab7_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab7_main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab7_main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Lab7_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Henry Tseng\Documents\Lab\lab7\Lab7_ctl7seg.v" into library work
Parsing module <ctl7seg>.
WARNING:HDLCompiler:751 - "C:\Users\Henry Tseng\Documents\Lab\lab7\Lab7_ctl7seg.v" Line 11: Redeclaration of ansi port spctl is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Henry Tseng\Documents\Lab\lab7\Lab7_ctl7seg.v" Line 12: Redeclaration of ansi port sledctl is not allowed
Analyzing Verilog file "C:\Users\Henry Tseng\Documents\Lab\lab7\Lab7_main.v" into library work
Parsing module <Lab7_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab7_main>.

Elaborating module <ctl7seg>.
WARNING:HDLCompiler:413 - "C:\Users\Henry Tseng\Documents\Lab\lab7\Lab7_ctl7seg.v" Line 27: Result of 13-bit expression is truncated to fit in 12-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab7_main>.
    Related source file is "C:\Users\Henry Tseng\Documents\Lab\lab7\Lab7_main.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <result<1:8>> (without init value) have a constant value of 0 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<8:8>> (without init value) have a constant value of 1 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<8:8>> (without init value) have a constant value of 0 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<8:11>> (without init value) have a constant value of 1 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<11:13>> (without init value) have a constant value of 0 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<13:14>> (without init value) have a constant value of 1 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<14:17>> (without init value) have a constant value of 0 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<17:17>> (without init value) have a constant value of 1 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<17:17>> (without init value) have a constant value of 0 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<17:17>> (without init value) have a constant value of 1 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<17:18>> (without init value) have a constant value of 0 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<18:20>> (without init value) have a constant value of 1 in block <Lab7_main>.
    WARNING:Xst:2404 -  FFs/Latches <result<20:20>> (without init value) have a constant value of 0 in block <Lab7_main>.
    Summary:
	no macro.
Unit <Lab7_main> synthesized.

Synthesizing Unit <ctl7seg>.
    Related source file is "C:\Users\Henry Tseng\Documents\Lab\lab7\Lab7_ctl7seg.v".
WARNING:Xst:647 - Input <result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <number>.
    Found 4-bit register for signal <tmpin>.
    Found 7-bit register for signal <sledctl>.
    Found 8-bit register for signal <spctl>.
    Found 12-bit register for signal <count>.
    Found 32-bit adder for signal <number[31]_GND_2_o_add_1_OUT> created at line 23.
    Found 12-bit adder for signal <count[11]_GND_2_o_add_2_OUT> created at line 27.
    Found 16x7-bit Read Only RAM for signal <tmpin[3]_PWR_2_o_wide_mux_27_OUT>
    Found 8x8-bit Read Only RAM for signal <count[11]_GND_2_o_wide_mux_28_OUT>
    Found 4-bit 8-to-1 multiplexer for signal <count[11]_number[31]_wide_mux_24_OUT> created at line 34.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ctl7seg> synthesized.

Synthesizing Unit <mod_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <n2401> created at line 0.
    Found 36-bit adder for signal <GND_3_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <n2405> created at line 0.
    Found 35-bit adder for signal <GND_3_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <n2409> created at line 0.
    Found 34-bit adder for signal <GND_3_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <n2413> created at line 0.
    Found 33-bit adder for signal <GND_3_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <n2417> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n2421> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2425> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2429> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2433> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2437> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2441> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2445> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2449> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2453> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2457> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2461> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2465> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_65_OUT> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_4u> synthesized.

Synthesizing Unit <div_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <GND_4_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <GND_4_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <GND_4_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_4_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_63_OUT[31:0]> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_4u> synthesized.

Synthesizing Unit <div_32u_7u>.
    Related source file is "".
    Found 39-bit adder for signal <GND_5_o_b[6]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <GND_5_o_b[6]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[6]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[6]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[6]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[6]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[6]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[6]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_63_OUT[31:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_7u> synthesized.

Synthesizing Unit <div_32u_10u>.
    Related source file is "".
    Found 42-bit adder for signal <GND_6_o_b[9]_add_1_OUT> created at line 0.
    Found 41-bit adder for signal <GND_6_o_b[9]_add_3_OUT> created at line 0.
    Found 40-bit adder for signal <GND_6_o_b[9]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <GND_6_o_b[9]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <GND_6_o_b[9]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <GND_6_o_b[9]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <GND_6_o_b[9]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <GND_6_o_b[9]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <GND_6_o_b[9]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <GND_6_o_b[9]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[9]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_63_OUT[31:0]> created at line 0.
    Found 42-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_10u> synthesized.

Synthesizing Unit <div_32u_14u>.
    Related source file is "".
    Found 46-bit adder for signal <GND_7_o_b[13]_add_1_OUT> created at line 0.
    Found 45-bit adder for signal <GND_7_o_b[13]_add_3_OUT> created at line 0.
    Found 44-bit adder for signal <GND_7_o_b[13]_add_5_OUT> created at line 0.
    Found 43-bit adder for signal <GND_7_o_b[13]_add_7_OUT> created at line 0.
    Found 42-bit adder for signal <GND_7_o_b[13]_add_9_OUT> created at line 0.
    Found 41-bit adder for signal <GND_7_o_b[13]_add_11_OUT> created at line 0.
    Found 40-bit adder for signal <GND_7_o_b[13]_add_13_OUT> created at line 0.
    Found 39-bit adder for signal <GND_7_o_b[13]_add_15_OUT> created at line 0.
    Found 38-bit adder for signal <GND_7_o_b[13]_add_17_OUT> created at line 0.
    Found 37-bit adder for signal <GND_7_o_b[13]_add_19_OUT> created at line 0.
    Found 36-bit adder for signal <GND_7_o_b[13]_add_21_OUT> created at line 0.
    Found 35-bit adder for signal <GND_7_o_b[13]_add_23_OUT> created at line 0.
    Found 34-bit adder for signal <GND_7_o_b[13]_add_25_OUT> created at line 0.
    Found 33-bit adder for signal <GND_7_o_b[13]_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[13]_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_63_OUT[31:0]> created at line 0.
    Found 46-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_14u> synthesized.

Synthesizing Unit <div_32u_17u>.
    Related source file is "".
    Found 49-bit adder for signal <GND_8_o_b[16]_add_1_OUT> created at line 0.
    Found 48-bit adder for signal <GND_8_o_b[16]_add_3_OUT> created at line 0.
    Found 47-bit adder for signal <GND_8_o_b[16]_add_5_OUT> created at line 0.
    Found 46-bit adder for signal <GND_8_o_b[16]_add_7_OUT> created at line 0.
    Found 45-bit adder for signal <GND_8_o_b[16]_add_9_OUT> created at line 0.
    Found 44-bit adder for signal <GND_8_o_b[16]_add_11_OUT> created at line 0.
    Found 43-bit adder for signal <GND_8_o_b[16]_add_13_OUT> created at line 0.
    Found 42-bit adder for signal <GND_8_o_b[16]_add_15_OUT> created at line 0.
    Found 41-bit adder for signal <GND_8_o_b[16]_add_17_OUT> created at line 0.
    Found 40-bit adder for signal <GND_8_o_b[16]_add_19_OUT> created at line 0.
    Found 39-bit adder for signal <GND_8_o_b[16]_add_21_OUT> created at line 0.
    Found 38-bit adder for signal <GND_8_o_b[16]_add_23_OUT> created at line 0.
    Found 37-bit adder for signal <GND_8_o_b[16]_add_25_OUT> created at line 0.
    Found 36-bit adder for signal <GND_8_o_b[16]_add_27_OUT> created at line 0.
    Found 35-bit adder for signal <GND_8_o_b[16]_add_29_OUT> created at line 0.
    Found 34-bit adder for signal <GND_8_o_b[16]_add_31_OUT> created at line 0.
    Found 33-bit adder for signal <GND_8_o_b[16]_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[16]_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_63_OUT[31:0]> created at line 0.
    Found 49-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_17u> synthesized.

Synthesizing Unit <div_32u_20u>.
    Related source file is "".
    Found 52-bit adder for signal <GND_9_o_b[19]_add_1_OUT> created at line 0.
    Found 51-bit adder for signal <GND_9_o_b[19]_add_3_OUT> created at line 0.
    Found 50-bit adder for signal <GND_9_o_b[19]_add_5_OUT> created at line 0.
    Found 49-bit adder for signal <GND_9_o_b[19]_add_7_OUT> created at line 0.
    Found 48-bit adder for signal <GND_9_o_b[19]_add_9_OUT> created at line 0.
    Found 47-bit adder for signal <GND_9_o_b[19]_add_11_OUT> created at line 0.
    Found 46-bit adder for signal <GND_9_o_b[19]_add_13_OUT> created at line 0.
    Found 45-bit adder for signal <GND_9_o_b[19]_add_15_OUT> created at line 0.
    Found 44-bit adder for signal <GND_9_o_b[19]_add_17_OUT> created at line 0.
    Found 43-bit adder for signal <GND_9_o_b[19]_add_19_OUT> created at line 0.
    Found 42-bit adder for signal <GND_9_o_b[19]_add_21_OUT> created at line 0.
    Found 41-bit adder for signal <GND_9_o_b[19]_add_23_OUT> created at line 0.
    Found 40-bit adder for signal <GND_9_o_b[19]_add_25_OUT> created at line 0.
    Found 39-bit adder for signal <GND_9_o_b[19]_add_27_OUT> created at line 0.
    Found 38-bit adder for signal <GND_9_o_b[19]_add_29_OUT> created at line 0.
    Found 37-bit adder for signal <GND_9_o_b[19]_add_31_OUT> created at line 0.
    Found 36-bit adder for signal <GND_9_o_b[19]_add_33_OUT> created at line 0.
    Found 35-bit adder for signal <GND_9_o_b[19]_add_35_OUT> created at line 0.
    Found 34-bit adder for signal <GND_9_o_b[19]_add_37_OUT> created at line 0.
    Found 33-bit adder for signal <GND_9_o_b[19]_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[19]_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_63_OUT[31:0]> created at line 0.
    Found 52-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_20u> synthesized.

Synthesizing Unit <div_32u_24u>.
    Related source file is "".
    Found 56-bit adder for signal <GND_10_o_b[23]_add_1_OUT> created at line 0.
    Found 55-bit adder for signal <GND_10_o_b[23]_add_3_OUT> created at line 0.
    Found 54-bit adder for signal <GND_10_o_b[23]_add_5_OUT> created at line 0.
    Found 53-bit adder for signal <GND_10_o_b[23]_add_7_OUT> created at line 0.
    Found 52-bit adder for signal <GND_10_o_b[23]_add_9_OUT> created at line 0.
    Found 51-bit adder for signal <GND_10_o_b[23]_add_11_OUT> created at line 0.
    Found 50-bit adder for signal <GND_10_o_b[23]_add_13_OUT> created at line 0.
    Found 49-bit adder for signal <GND_10_o_b[23]_add_15_OUT> created at line 0.
    Found 48-bit adder for signal <GND_10_o_b[23]_add_17_OUT> created at line 0.
    Found 47-bit adder for signal <GND_10_o_b[23]_add_19_OUT> created at line 0.
    Found 46-bit adder for signal <GND_10_o_b[23]_add_21_OUT> created at line 0.
    Found 45-bit adder for signal <GND_10_o_b[23]_add_23_OUT> created at line 0.
    Found 44-bit adder for signal <GND_10_o_b[23]_add_25_OUT> created at line 0.
    Found 43-bit adder for signal <GND_10_o_b[23]_add_27_OUT> created at line 0.
    Found 42-bit adder for signal <GND_10_o_b[23]_add_29_OUT> created at line 0.
    Found 41-bit adder for signal <GND_10_o_b[23]_add_31_OUT> created at line 0.
    Found 40-bit adder for signal <GND_10_o_b[23]_add_33_OUT> created at line 0.
    Found 39-bit adder for signal <GND_10_o_b[23]_add_35_OUT> created at line 0.
    Found 38-bit adder for signal <GND_10_o_b[23]_add_37_OUT> created at line 0.
    Found 37-bit adder for signal <GND_10_o_b[23]_add_39_OUT> created at line 0.
    Found 36-bit adder for signal <GND_10_o_b[23]_add_41_OUT> created at line 0.
    Found 35-bit adder for signal <GND_10_o_b[23]_add_43_OUT> created at line 0.
    Found 34-bit adder for signal <GND_10_o_b[23]_add_45_OUT> created at line 0.
    Found 33-bit adder for signal <GND_10_o_b[23]_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[23]_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_63_OUT[31:0]> created at line 0.
    Found 56-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_24u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 754
 12-bit adder                                          : 1
 32-bit adder                                          : 593
 33-bit adder                                          : 23
 34-bit adder                                          : 23
 35-bit adder                                          : 23
 36-bit adder                                          : 23
 37-bit adder                                          : 6
 38-bit adder                                          : 6
 39-bit adder                                          : 6
 40-bit adder                                          : 5
 41-bit adder                                          : 5
 42-bit adder                                          : 5
 43-bit adder                                          : 4
 44-bit adder                                          : 4
 45-bit adder                                          : 4
 46-bit adder                                          : 4
 47-bit adder                                          : 3
 48-bit adder                                          : 3
 49-bit adder                                          : 3
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 2
 53-bit adder                                          : 1
 54-bit adder                                          : 1
 55-bit adder                                          : 1
 56-bit adder                                          : 1
# Registers                                            : 5
 12-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 495
 32-bit comparator lessequal                           : 367
 33-bit comparator lessequal                           : 15
 34-bit comparator lessequal                           : 15
 35-bit comparator lessequal                           : 15
 36-bit comparator lessequal                           : 15
 37-bit comparator lessequal                           : 6
 38-bit comparator lessequal                           : 6
 39-bit comparator lessequal                           : 6
 40-bit comparator lessequal                           : 5
 41-bit comparator lessequal                           : 5
 42-bit comparator lessequal                           : 5
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 50-bit comparator lessequal                           : 2
 51-bit comparator lessequal                           : 2
 52-bit comparator lessequal                           : 2
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
# Multiplexers                                         : 14718
 1-bit 2-to-1 multiplexer                              : 14688
 32-bit 2-to-1 multiplexer                             : 21
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ctl7seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <number>: 1 register on signal <number>.
INFO:Xst:3231 - The small RAM <Mram_tmpin[3]_PWR_2_o_wide_mux_27_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmpin>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_count[11]_GND_2_o_wide_mux_28_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count<11:9>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ctl7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 488
 32-bit adder                                          : 224
 32-bit adder carry in                                 : 256
 4-bit adder carry in                                  : 8
# Counters                                             : 2
 12-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 495
 32-bit comparator lessequal                           : 367
 33-bit comparator lessequal                           : 15
 34-bit comparator lessequal                           : 15
 35-bit comparator lessequal                           : 15
 36-bit comparator lessequal                           : 15
 37-bit comparator lessequal                           : 6
 38-bit comparator lessequal                           : 6
 39-bit comparator lessequal                           : 6
 40-bit comparator lessequal                           : 5
 41-bit comparator lessequal                           : 5
 42-bit comparator lessequal                           : 5
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 50-bit comparator lessequal                           : 2
 51-bit comparator lessequal                           : 2
 52-bit comparator lessequal                           : 2
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
# Multiplexers                                         : 14718
 1-bit 2-to-1 multiplexer                              : 14688
 32-bit 2-to-1 multiplexer                             : 21
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab7_main> ...

Optimizing unit <ctl7seg> ...

Optimizing unit <mod_32u_4u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab7_main, actual ratio is 21.
FlipFlop ctl7seg1/number_23 has been replicated 3 time(s)
FlipFlop ctl7seg1/number_24 has been replicated 1 time(s)
FlipFlop ctl7seg1/number_25 has been replicated 1 time(s)
FlipFlop ctl7seg1/number_26 has been replicated 3 time(s)
FlipFlop ctl7seg1/number_27 has been replicated 1 time(s)
FlipFlop ctl7seg1/number_28 has been replicated 3 time(s)
FlipFlop ctl7seg1/number_29 has been replicated 1 time(s)
FlipFlop ctl7seg1/number_30 has been replicated 2 time(s)
FlipFlop ctl7seg1/number_31 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab7_main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 24194
#      GND                         : 1
#      INV                         : 202
#      LUT1                        : 61
#      LUT2                        : 284
#      LUT3                        : 2852
#      LUT4                        : 648
#      LUT5                        : 7201
#      LUT6                        : 2119
#      MUXCY                       : 5766
#      MUXF7                       : 53
#      VCC                         : 1
#      XORCY                       : 5006
# FlipFlops/Latches                : 79
#      FD                          : 19
#      FDE                         : 48
#      FDR                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  126800     0%  
 Number of Slice LUTs:                13367  out of  63400    21%  
    Number used as Logic:             13367  out of  63400    21%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13411
   Number with an unused Flip Flop:   13332  out of  13411    99%  
   Number with an unused LUT:            44  out of  13411     0%  
   Number of fully used LUT-FF pairs:    35  out of  13411     0%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 46.586ns (Maximum Frequency: 21.465MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 46.586ns (frequency: 21.465MHz)
  Total number of paths / destination ports: 134123084275124400000000000000000000000000 / 139
-------------------------------------------------------------------------
Delay:               46.586ns (Levels of Logic = 156)
  Source:            ctl7seg1/number_30_1 (FF)
  Destination:       ctl7seg1/tmpin_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ctl7seg1/number_30_1 to ctl7seg1/tmpin_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.693  ctl7seg1/number_30_1 (ctl7seg1/number_30_1)
     LUT6:I0->O            2   0.097   0.688  ctl7seg1/number[31]_PWR_2_o_div_10/Mmux_a[0]_a[31]_MUX_1502_o1201_SW1 (N411)
     LUT6:I1->O           13   0.097   0.335  ctl7seg1/number[31]_PWR_2_o_div_10/Madd_a[31]_GND_4_o_add_17_OUT_cy<29>11 (ctl7seg1/number[31]_PWR_2_o_div_10/Madd_a[31]_GND_4_o_add_17_OUT_cy<29>)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_17_OUT_Madd_cy<24> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_17_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_17_OUT_Madd_cy<25> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_17_OUT_Madd_cy<25>)
     XORCY:CI->O          13   0.370   0.351  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_17_OUT_Madd_xor<26> (ctl7seg1/number[31]_PWR_2_o_mod_11/a[31]_GND_3_o_add_17_OUT<26>)
     LUT3:I2->O            5   0.097   0.298  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[26]_a[31]_MUX_442_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_19_OUT_Madd_lut<26>)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<26> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<26>)
     XORCY:CI->O          11   0.370   0.341  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_19_OUT_Madd_xor<27> (ctl7seg1/number[31]_PWR_2_o_mod_11/a[31]_GND_3_o_add_19_OUT<27>)
     LUT5:I4->O           12   0.097   0.734  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[27]_a[31]_MUX_473_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/a[27]_a[31]_MUX_473_o)
     LUT6:I1->O           37   0.097   0.403  ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0011_INV_343_o2 (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0011_INV_343_o)
     LUT6:I5->O            1   0.097   0.379  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_25_OUT_Madd_lut<22>1_SW0_SW0_SW0 (N3213)
     LUT6:I4->O            8   0.097   0.327  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_25_OUT_Madd_lut<22>1_SW0_SW0 (N441)
     LUT6:I5->O           20   0.097   0.367  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[22]_a[31]_MUX_542_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/a[22]_a[31]_MUX_542_o)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_25_OUT_Madd_cy<22> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_25_OUT_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_25_OUT_Madd_cy<23> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_25_OUT_Madd_cy<23>)
     XORCY:CI->O           4   0.370   0.309  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_25_OUT_Madd_xor<24> (ctl7seg1/number[31]_PWR_2_o_mod_11/a[31]_GND_3_o_add_25_OUT<24>)
     LUT6:I5->O            3   0.097   0.703  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[24]_a[31]_MUX_572_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/a[24]_a[31]_MUX_572_o)
     LUT6:I0->O           42   0.097   0.488  ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0014_INV_442_o21 (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0014_INV_442_o2)
     LUT6:I4->O            2   0.097   0.697  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[24]_a[31]_MUX_604_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/a[24]_a[31]_MUX_604_o)
     LUT6:I0->O           26   0.097   0.401  ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0015_INV_475_o21 (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0015_INV_475_o2)
     LUT6:I5->O            4   0.097   0.293  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[19]_a[31]_MUX_641_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/a[19]_a[31]_MUX_641_o)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<19> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<20> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<21> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<22> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<23> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<24> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<25> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<26> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<27> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<28> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<29> (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_cy<29>)
     XORCY:CI->O           4   0.370   0.309  ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_31_OUT_Madd_xor<30> (ctl7seg1/number[31]_PWR_2_o_mod_11/a[31]_GND_3_o_add_31_OUT<30>)
     LUT6:I5->O            4   0.097   0.697  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[30]_a[31]_MUX_662_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/a[30]_a[31]_MUX_662_o)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0017_INV_541_o_lutdi3 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0017_INV_541_o_lutdi3)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0017_INV_541_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0017_INV_541_o_cy<3>)
     MUXCY:CI->O          62   0.253   0.407  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0017_INV_541_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0017_INV_541_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[18]_a[31]_MUX_706_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_35_OUT_Madd_lut<18>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_cy<3>)
     MUXCY:CI->O          53   0.253   0.405  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0018_INV_574_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0018_INV_574_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[17]_a[31]_MUX_739_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_37_OUT_Madd_lut<17>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_cy<3>)
     MUXCY:CI->O          70   0.253   0.408  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0019_INV_607_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0019_INV_607_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[16]_a[31]_MUX_772_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_39_OUT_Madd_lut<16>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_cy<3>)
     MUXCY:CI->O          60   0.253   0.406  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0020_INV_640_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0020_INV_640_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[15]_a[31]_MUX_805_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_41_OUT_Madd_lut<15>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_cy<3>)
     MUXCY:CI->O          79   0.253   0.409  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0021_INV_673_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0021_INV_673_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[14]_a[31]_MUX_838_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_43_OUT_Madd_lut<14>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<4>)
     MUXCY:CI->O          65   0.253   0.407  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0022_INV_706_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0022_INV_706_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[13]_a[31]_MUX_871_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_45_OUT_Madd_lut<13>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<4>)
     MUXCY:CI->O          86   0.253   0.410  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0023_INV_739_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0023_INV_739_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[12]_a[31]_MUX_904_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_47_OUT_Madd_lut<12>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<4>)
     MUXCY:CI->O          71   0.253   0.408  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0024_INV_772_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0024_INV_772_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[11]_a[31]_MUX_937_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_49_OUT_Madd_lut<11>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<4>)
     MUXCY:CI->O          95   0.253   0.412  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0025_INV_805_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0025_INV_805_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[10]_a[31]_MUX_970_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_51_OUT_Madd_lut<10>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<4>)
     MUXCY:CI->O          78   0.253   0.409  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0026_INV_838_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0026_INV_838_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[9]_a[31]_MUX_1003_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_53_OUT_Madd_lut<9>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<5>)
     MUXCY:CI->O         102   0.253   0.413  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0027_INV_871_o_cy<6> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0027_INV_871_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[8]_a[31]_MUX_1036_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_55_OUT_Madd_lut<8>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<5>)
     MUXCY:CI->O          83   0.253   0.410  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0028_INV_904_o_cy<6> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0028_INV_904_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[7]_a[31]_MUX_1069_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_57_OUT_Madd_lut<7>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<5>)
     MUXCY:CI->O         110   0.253   0.414  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0029_INV_937_o_cy<6> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0029_INV_937_o)
     LUT5:I4->O            6   0.097   0.706  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[6]_a[31]_MUX_1102_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_59_OUT_Madd_lut<6>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<5>)
     MUXCY:CI->O         116   0.253   0.415  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0030_INV_970_o_cy<6> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0030_INV_970_o)
     LUT5:I4->O            5   0.097   0.702  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[5]_a[31]_MUX_1135_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_61_OUT_Madd_lut<5>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<5>)
     MUXCY:CI->O          94   0.253   0.412  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0031_INV_1003_o_cy<6> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0031_INV_1003_o)
     LUT5:I4->O            2   0.097   0.688  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[4]_a[31]_MUX_1168_o11 (ctl7seg1/number[31]_PWR_2_o_mod_11/Madd_a[31]_GND_3_o_add_63_OUT_Madd_lut<4>)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<6> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<6>)
     MUXCY:CI->O          38   0.253   0.403  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0032_INV_1036_o_cy<7> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0032_INV_1036_o)
     LUT5:I4->O            2   0.097   0.688  ctl7seg1/number[31]_PWR_2_o_mod_11/Mmux_a[0]_a[31]_MUX_1204_o131 (ctl7seg1/number[31]_PWR_2_o_mod_11/a[3]_a[31]_MUX_1201_o)
     LUT5:I0->O            0   0.097   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_lutdi1 (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<1> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<2> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<3> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<4> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<5> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<6> (ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<6>)
     MUXCY:CI->O           3   0.253   0.305  ctl7seg1/number[31]_PWR_2_o_mod_11/Mcompar_BUS_0033_INV_1069_o_cy<7> (ctl7seg1/number[31]_PWR_2_o_mod_11/BUS_0033_INV_1069_o)
     LUT6:I5->O            1   0.097   0.000  ctl7seg1/Mmux_count[11]_number[31]_wide_mux_24_OUT_2_f7_1_G (N4697)
     MUXF7:I1->O           1   0.279   0.000  ctl7seg1/Mmux_count[11]_number[31]_wide_mux_24_OUT_2_f7_1 (ctl7seg1/count[11]_number[31]_wide_mux_24_OUT<2>)
     FD:D                      0.008          ctl7seg1/tmpin_2
    ----------------------------------------
    Total                     46.586ns (19.657ns logic, 26.929ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            ctl7seg1/sledctl_6 (FF)
  Destination:       sledctl<6> (PAD)
  Source Clock:      clk rising

  Data Path: ctl7seg1/sledctl_6 to sledctl<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  ctl7seg1/sledctl_6 (ctl7seg1/sledctl_6)
     OBUF:I->O                 0.000          sledctl_6_OBUF (sledctl<6>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   46.586|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 137.00 secs
Total CPU time to Xst completion: 137.47 secs
 
--> 

Total memory usage is 491244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    2 (   0 filtered)

