SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/bit_sync.sv
TOPLEVEL        = bit_sync
MODULE          = test_bit_sync
PYTHONPATH      = /src
HASH            = 1-complete-the-rtl-for-bit-synchronizer-module