LI 0 2 # Load 2 to first core Accumulator
ST 0 0 # Store 2 into first cores first place
LI 0 3 # Load 3 to first core Accumulator
ST 0 1 # Store 3 into first cores second place
LI 1 4 # Load 4 to second core Accumulator
ST 1 0 # Store 4 into first cores first place
LI 1 5 # Load 5 to second core Accumulator
ST 1 1 # Store 5 into first cores second place
LI X 1 # Load 1 to both cores Accumulators 
ST X 2 # Store 
LI X 3
ST X 3
LM 0 1
RL 0 1
AD 0 1
AD 0 0
ST 0 4
LM 1 1
RL 1 1
AD 1 1
AD 1 0
ST 1 4
MV 1 4 5
LI X 0
BZ X 0