{
  "design": {
    "design_info": {
      "boundary_crc": "0x67E8C2F1E63CC7C4",
      "device": "xcvu3p-ffvc1517-2-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "pcie_bridge": {
        "pcie_bridge": "",
        "util_ds_buf": "",
        "system_ila": "",
        "one": "",
        "axis_register_slice": "",
        "axis_throttle": "",
        "rdmx_to_pci": "",
        "axi_crossbar": ""
      },
      "packet_buffer": {
        "channel_1": {
          "ddr": {
            "axi_crossbar": "",
            "axi_clock_converter": "",
            "ddr4": "",
            "ddr_widget": ""
          },
          "stream_to_ram": "",
          "ram_reader": ""
        },
        "channel_0": {
          "ddr": {
            "axi_clock_converter": "",
            "ddr4": "",
            "ddr_widget": "",
            "axi_crossbar": ""
          },
          "stream_to_ram": "",
          "ram_reader": ""
        },
        "switch_ctrl": "",
        "axis_mux": "",
        "input_axis_switch": "",
        "output_axis_switch": "",
        "bad_packet_filter": ""
      },
      "qsfp": {
        "ethernet": {
          "cmac_usplus": "",
          "cmac_control": "",
          "rx_cdc_fifo": "",
          "cdc_packetizer": {
            "tx_cdc_fifo": "",
            "packetizing_fifo": "",
            "tx_ila": ""
          }
        },
        "qsfp_pins": "",
        "status_leds": "",
        "output_mux": "",
        "repacketizer": {
          "packet_sizer": "",
          "packetizer": ""
        },
        "packet_gen": "",
        "eth_tx_mux": ""
      },
      "system_interconnect": {
        "axi_revision": "",
        "system_interconnect": ""
      },
      "host_ram_to_rdmx": {
        "rdmx_xmit": "",
        "dma_pci_to_rdmx": ""
      },
      "control": ""
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "ddr4_bank0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "m0_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M8RH-075E",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          }
        }
      },
      "m1_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M8RH-075E",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          }
        }
      },
      "ddr4_bank1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "322265625"
          }
        }
      },
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "init_clk": {
        "direction": "I"
      },
      "qsfp_lp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "qsfp_rst_l": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "led_green_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "led_orange_l": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "pcie_bridge": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXIS_RDMX": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_ABM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "direction": "O"
          },
          "axi_aresetn": {
            "direction": "O"
          },
          "resetn_in": {
            "direction": "I"
          },
          "pci_range_err_strb": {
            "direction": "O"
          },
          "pause_pci": {
            "direction": "I"
          },
          "pci_base": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "pci_size": {
            "direction": "I",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie_bridge/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "true"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                },
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "util_ds_buf": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie_bridge/util_ds_buf",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_0_4",
            "xci_path": "ip/top_level_system_ila_0_4/top_level_system_ila_0_4.xci",
            "inst_hier_path": "pcie_bridge/system_ila",
            "parameters": {
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_1",
            "xci_path": "ip/top_level_xlconstant_0_1/top_level_xlconstant_0_1.xci",
            "inst_hier_path": "pcie_bridge/one"
          },
          "axis_register_slice": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "top_level_axis_register_slice_0_0",
            "xci_path": "ip/top_level_axis_register_slice_0_0/top_level_axis_register_slice_0_0.xci",
            "inst_hier_path": "pcie_bridge/axis_register_slice",
            "parameters": {
              "REG_CONFIG": {
                "value": "8"
              }
            }
          },
          "axis_throttle": {
            "vlnv": "xilinx.com:module_ref:axis_throttle:1.0",
            "xci_name": "top_level_axis_throttle_0_0",
            "xci_path": "ip/top_level_axis_throttle_0_0/top_level_axis_throttle_0_0.xci",
            "inst_hier_path": "pcie_bridge/axis_throttle",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_throttle",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_in_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_in_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis_in_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_in_tready",
                    "direction": "O"
                  }
                }
              },
              "axis_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_in:axis_out",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "pause": {
                "direction": "I"
              }
            }
          },
          "rdmx_to_pci": {
            "vlnv": "xilinx.com:module_ref:rdmx_to_pci:1.0",
            "xci_name": "top_level_rdmx_to_pci_0_0",
            "xci_path": "ip/top_level_rdmx_to_pci_0_0/top_level_rdmx_to_pci_0_0.xci",
            "inst_hier_path": "pcie_bridge/rdmx_to_pci",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rdmx_to_pci",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN:M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "pci_base": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "pci_size": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "pci_range_err_strb": {
                "direction": "O"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "axi_crossbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "top_level_axi_crossbar_0_1",
            "xci_path": "ip/top_level_axi_crossbar_0_1/top_level_axi_crossbar_0_1.xci",
            "inst_hier_path": "pcie_bridge/axi_crossbar",
            "parameters": {
              "M00_S00_READ_CONNECTIVITY": {
                "value": "0"
              },
              "M00_S00_WRITE_CONNECTIVITY": {
                "value": "1"
              },
              "M00_S01_READ_CONNECTIVITY": {
                "value": "1"
              },
              "M00_S01_WRITE_CONNECTIVITY": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXIS_IN_1": {
            "interface_ports": [
              "axis_throttle/axis_out",
              "rdmx_to_pci/AXIS_IN",
              "system_ila/SLOT_0_AXIS"
            ]
          },
          "AXIS_IN_2": {
            "interface_ports": [
              "AXIS_RDMX",
              "axis_register_slice/S_AXIS"
            ]
          },
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "util_ds_buf/CLK_IN_D"
            ]
          },
          "S_AXI_ABM_1": {
            "interface_ports": [
              "S_AXI_ABM",
              "axi_crossbar/S01_AXI"
            ]
          },
          "axi_crossbar_0_M00_AXI": {
            "interface_ports": [
              "axi_crossbar/M00_AXI",
              "pcie_bridge/S_AXI_B",
              "system_ila/SLOT_1_AXI"
            ]
          },
          "axis_register_slice_M_AXIS": {
            "interface_ports": [
              "axis_register_slice/M_AXIS",
              "axis_throttle/axis_in"
            ]
          },
          "pcie_bridge_M_AXI_B": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "pcie_bridge_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          },
          "rdmx_to_pci_M_AXI": {
            "interface_ports": [
              "axi_crossbar/S00_AXI",
              "rdmx_to_pci/M_AXI"
            ]
          }
        },
        "nets": {
          "one_dout": {
            "ports": [
              "one/dout",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "pause_1": {
            "ports": [
              "pause_pci",
              "axis_throttle/pause"
            ]
          },
          "pci_base_1": {
            "ports": [
              "pci_base",
              "rdmx_to_pci/pci_base"
            ]
          },
          "pci_size_1": {
            "ports": [
              "pci_size",
              "rdmx_to_pci/pci_size"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk",
              "system_ila/clk",
              "axis_register_slice/aclk",
              "axis_throttle/clk",
              "rdmx_to_pci/clk",
              "axi_crossbar/aclk"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn"
            ]
          },
          "rdmx_to_pci_pci_range_err": {
            "ports": [
              "rdmx_to_pci/pci_range_err_strb",
              "pci_range_err_strb"
            ]
          },
          "resetn_in_1": {
            "ports": [
              "resetn_in",
              "axis_register_slice/aresetn",
              "rdmx_to_pci/resetn",
              "axi_crossbar/aresetn"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "util_ds_buf/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          }
        }
      },
      "packet_buffer": {
        "interface_ports": {
          "axis_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "ddr4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "ddr4_clk_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4_clk_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "axis_pcie_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "axis_qsfp_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "direction": "I"
          },
          "hwm_0": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "hwm_1": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "loopback_mode": {
            "direction": "I"
          },
          "overflow_0": {
            "direction": "O"
          },
          "overflow_1": {
            "direction": "O"
          },
          "ddr_calib_complete_0": {
            "direction": "O"
          },
          "ddr_calib_complete_1": {
            "direction": "O"
          },
          "bad_packet_strb": {
            "direction": "O"
          },
          "good_packet_strb": {
            "direction": "O"
          }
        },
        "components": {
          "channel_1": {
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "ddr4": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
                "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
              },
              "ddr4_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "direction": "I"
              },
              "inflow_q": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ram_reader_idle": {
                "direction": "O"
              },
              "start_ram_reader": {
                "direction": "I"
              },
              "has_data": {
                "direction": "O"
              },
              "inflow_done": {
                "direction": "O"
              },
              "high_water_mark": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "overflow": {
                "direction": "O"
              },
              "ddr_init_calib_complete": {
                "direction": "O"
              }
            },
            "components": {
              "ddr": {
                "interface_ports": {
                  "WR_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "RD_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "ddr4_clk": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                    "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
                  },
                  "ddr4": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
                    "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
                  }
                },
                "ports": {
                  "aclk": {
                    "direction": "I"
                  },
                  "aresetn": {
                    "direction": "I"
                  },
                  "c0_init_calib_complete": {
                    "direction": "O"
                  }
                },
                "components": {
                  "axi_crossbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "top_level_axi_crossbar_3",
                    "xci_path": "ip/top_level_axi_crossbar_3/top_level_axi_crossbar_3.xci",
                    "inst_hier_path": "packet_buffer/channel_1/ddr/axi_crossbar",
                    "parameters": {
                      "M00_S00_READ_CONNECTIVITY": {
                        "value": "0"
                      },
                      "M00_S00_WRITE_CONNECTIVITY": {
                        "value": "1"
                      },
                      "M00_S01_READ_CONNECTIVITY": {
                        "value": "1"
                      },
                      "M00_S01_WRITE_CONNECTIVITY": {
                        "value": "0"
                      },
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "S00_SINGLE_THREAD": {
                        "value": "1"
                      },
                      "S01_SINGLE_THREAD": {
                        "value": "1"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "axi_clock_converter": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "top_level_axi_clock_converter_1",
                    "xci_path": "ip/top_level_axi_clock_converter_1/top_level_axi_clock_converter_1.xci",
                    "inst_hier_path": "packet_buffer/channel_1/ddr/axi_clock_converter",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "ddr4": {
                    "vlnv": "xilinx.com:ip:ddr4:2.2",
                    "xci_name": "top_level_ddr4_1",
                    "xci_path": "ip/top_level_ddr4_1/top_level_ddr4_1.xci",
                    "inst_hier_path": "packet_buffer/channel_1/ddr/ddr4",
                    "parameters": {
                      "C0.DDR4_AxiAddressWidth": {
                        "value": "32"
                      },
                      "C0.DDR4_AxiDataWidth": {
                        "value": "512"
                      },
                      "C0.DDR4_DataWidth": {
                        "value": "64"
                      },
                      "C0.DDR4_InputClockPeriod": {
                        "value": "10000"
                      }
                    },
                    "interface_ports": {
                      "C0_DDR4_S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "memory_map_ref": "C0_DDR4_MEMORY_MAP"
                      }
                    },
                    "addressing": {
                      "memory_maps": {
                        "C0_DDR4_MEMORY_MAP": {
                          "address_blocks": {
                            "C0_DDR4_ADDRESS_BLOCK": {
                              "base_address": "0",
                              "range": "4G",
                              "width": "32",
                              "usage": "memory"
                            }
                          }
                        }
                      }
                    }
                  },
                  "ddr_widget": {
                    "vlnv": "xilinx.com:module_ref:ddr_widget:1.0",
                    "xci_name": "top_level_ddr_widget_1",
                    "xci_path": "ip/top_level_ddr_widget_1/top_level_ddr_widget_1.xci",
                    "inst_hier_path": "packet_buffer/channel_1/ddr/ddr_widget",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "ddr_widget",
                      "boundary_crc": "0x0"
                    },
                    "ports": {
                      "ddr_reset_in": {
                        "direction": "I",
                        "parameters": {
                          "POLARITY": {
                            "value": "ACTIVE_HIGH",
                            "value_src": "const_prop"
                          }
                        }
                      },
                      "ddr_resetn_out": {
                        "direction": "O"
                      },
                      "zero": {
                        "direction": "O"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "RD_AXI_1": {
                    "interface_ports": [
                      "RD_AXI",
                      "axi_crossbar/S01_AXI"
                    ]
                  },
                  "WR_AXI_1": {
                    "interface_ports": [
                      "WR_AXI",
                      "axi_crossbar/S00_AXI"
                    ]
                  },
                  "axi_clock_converter_M_AXI": {
                    "interface_ports": [
                      "axi_clock_converter/M_AXI",
                      "ddr4/C0_DDR4_S_AXI"
                    ]
                  },
                  "axi_crossbar_M00_AXI": {
                    "interface_ports": [
                      "axi_crossbar/M00_AXI",
                      "axi_clock_converter/S_AXI"
                    ]
                  },
                  "ddr4_C0_DDR4": {
                    "interface_ports": [
                      "ddr4",
                      "ddr4/C0_DDR4"
                    ]
                  },
                  "ddr4_clk_1": {
                    "interface_ports": [
                      "ddr4_clk",
                      "ddr4/C0_SYS_CLK"
                    ]
                  }
                },
                "nets": {
                  "aclk_1": {
                    "ports": [
                      "aclk",
                      "axi_crossbar/aclk",
                      "axi_clock_converter/s_axi_aclk"
                    ]
                  },
                  "aresetn_1": {
                    "ports": [
                      "aresetn",
                      "axi_crossbar/aresetn",
                      "axi_clock_converter/s_axi_aresetn"
                    ]
                  },
                  "ddr4_c0_ddr4_ui_clk": {
                    "ports": [
                      "ddr4/c0_ddr4_ui_clk",
                      "axi_clock_converter/m_axi_aclk"
                    ]
                  },
                  "ddr4_c0_ddr4_ui_clk_sync_rst": {
                    "ports": [
                      "ddr4/c0_ddr4_ui_clk_sync_rst",
                      "ddr_widget/ddr_reset_in"
                    ]
                  },
                  "ddr4_c0_init_calib_complete": {
                    "ports": [
                      "ddr4/c0_init_calib_complete",
                      "c0_init_calib_complete"
                    ]
                  },
                  "ddr_widget_0_ddr_resetn_out": {
                    "ports": [
                      "ddr_widget/ddr_resetn_out",
                      "axi_clock_converter/m_axi_aresetn",
                      "ddr4/c0_ddr4_aresetn"
                    ]
                  },
                  "ddr_widget_0_zero": {
                    "ports": [
                      "ddr_widget/zero",
                      "ddr4/sys_rst"
                    ]
                  }
                }
              },
              "stream_to_ram": {
                "vlnv": "xilinx.com:module_ref:stream_to_ram:1.0",
                "xci_name": "top_level_stream_to_ram_0_1",
                "xci_path": "ip/top_level_stream_to_ram_0_1/top_level_stream_to_ram_0_1.xci",
                "inst_hier_path": "packet_buffer/channel_1/stream_to_ram",
                "parameters": {
                  "CHANNEL": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "stream_to_ram",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "5",
                        "value_src": "auto"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "M_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_IN:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "inflow_q": {
                    "direction": "I"
                  },
                  "overflow": {
                    "direction": "O"
                  },
                  "cycles_rcvd": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "full_blocks": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "cycles_in_partial_block": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "has_data": {
                    "direction": "O"
                  },
                  "done": {
                    "direction": "O"
                  },
                  "hwm": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              },
              "ram_reader": {
                "vlnv": "xilinx.com:module_ref:ram_reader:1.0",
                "xci_name": "top_level_ram_reader_0_1",
                "xci_path": "ip/top_level_ram_reader_0_1/top_level_ram_reader_0_1.xci",
                "inst_hier_path": "packet_buffer/channel_1/ram_reader",
                "parameters": {
                  "CHANNEL": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ram_reader",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_OUT_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_OUT_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_OUT_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "5",
                        "value_src": "auto"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "M_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_OUT:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "full_blocks": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "partial_block_cycles": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "start": {
                    "direction": "I"
                  },
                  "idle": {
                    "direction": "O"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "axis_switch_axis_out1": {
                "interface_ports": [
                  "AXIS_IN",
                  "stream_to_ram/AXIS_IN"
                ]
              },
              "ddr4_clk_1": {
                "interface_ports": [
                  "ddr4_clk",
                  "ddr/ddr4_clk"
                ]
              },
              "ddr_ddr4": {
                "interface_ports": [
                  "ddr4",
                  "ddr/ddr4"
                ]
              },
              "ram_reader_AXIS_OUT": {
                "interface_ports": [
                  "AXIS_OUT",
                  "ram_reader/AXIS_OUT"
                ]
              },
              "ram_reader_M_AXI": {
                "interface_ports": [
                  "ram_reader/M_AXI",
                  "ddr/RD_AXI"
                ]
              },
              "stream_to_ram_M_AXI": {
                "interface_ports": [
                  "stream_to_ram/M_AXI",
                  "ddr/WR_AXI"
                ]
              }
            },
            "nets": {
              "ddr_c0_init_calib_complete": {
                "ports": [
                  "ddr/c0_init_calib_complete",
                  "ddr_init_calib_complete"
                ]
              },
              "pcie_bridge_axi_aclk": {
                "ports": [
                  "clk",
                  "ddr/aclk",
                  "stream_to_ram/clk",
                  "ram_reader/clk"
                ]
              },
              "ram_reader_0_idle": {
                "ports": [
                  "ram_reader/idle",
                  "ram_reader_idle"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "ddr/aresetn",
                  "stream_to_ram/resetn",
                  "ram_reader/resetn"
                ]
              },
              "start_ram_reader_1": {
                "ports": [
                  "start_ram_reader",
                  "ram_reader/start"
                ]
              },
              "stream_to_ram_cycles_in_partial_block": {
                "ports": [
                  "stream_to_ram/cycles_in_partial_block",
                  "ram_reader/partial_block_cycles"
                ]
              },
              "stream_to_ram_done": {
                "ports": [
                  "stream_to_ram/done",
                  "inflow_done"
                ]
              },
              "stream_to_ram_full_blocks": {
                "ports": [
                  "stream_to_ram/full_blocks",
                  "ram_reader/full_blocks"
                ]
              },
              "stream_to_ram_has_data": {
                "ports": [
                  "stream_to_ram/has_data",
                  "has_data"
                ]
              },
              "stream_to_ram_hwm": {
                "ports": [
                  "stream_to_ram/hwm",
                  "high_water_mark"
                ]
              },
              "stream_to_ram_overflow": {
                "ports": [
                  "stream_to_ram/overflow",
                  "overflow"
                ]
              },
              "switch_ctrl_0_inflow_q": {
                "ports": [
                  "inflow_q",
                  "stream_to_ram/inflow_q"
                ]
              }
            }
          },
          "channel_0": {
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "ddr4": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
                "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
              },
              "ddr4_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "direction": "I"
              },
              "inflow_q": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ram_reader_idle": {
                "direction": "O"
              },
              "start_ram_reader": {
                "direction": "I"
              },
              "has_data": {
                "direction": "O"
              },
              "inflow_done": {
                "direction": "O"
              },
              "high_water_mark": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "overflow": {
                "direction": "O"
              },
              "ddr_init_calib_complete": {
                "direction": "O"
              }
            },
            "components": {
              "ddr": {
                "interface_ports": {
                  "WR_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "RD_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "ddr4_clk": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                    "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
                  },
                  "ddr4": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
                    "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
                  }
                },
                "ports": {
                  "aclk": {
                    "direction": "I"
                  },
                  "aresetn": {
                    "direction": "I"
                  },
                  "c0_init_calib_complete": {
                    "direction": "O"
                  }
                },
                "components": {
                  "axi_clock_converter": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "top_level_axi_clock_converter_0_0",
                    "xci_path": "ip/top_level_axi_clock_converter_0_0/top_level_axi_clock_converter_0_0.xci",
                    "inst_hier_path": "packet_buffer/channel_0/ddr/axi_clock_converter",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "ddr4": {
                    "vlnv": "xilinx.com:ip:ddr4:2.2",
                    "xci_name": "top_level_ddr4_0_0",
                    "xci_path": "ip/top_level_ddr4_0_0/top_level_ddr4_0_0.xci",
                    "inst_hier_path": "packet_buffer/channel_0/ddr/ddr4",
                    "parameters": {
                      "C0.DDR4_AxiAddressWidth": {
                        "value": "32"
                      },
                      "C0.DDR4_AxiDataWidth": {
                        "value": "512"
                      },
                      "C0.DDR4_DataWidth": {
                        "value": "64"
                      },
                      "C0.DDR4_InputClockPeriod": {
                        "value": "10000"
                      }
                    },
                    "interface_ports": {
                      "C0_DDR4_S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "memory_map_ref": "C0_DDR4_MEMORY_MAP"
                      }
                    },
                    "addressing": {
                      "memory_maps": {
                        "C0_DDR4_MEMORY_MAP": {
                          "address_blocks": {
                            "C0_DDR4_ADDRESS_BLOCK": {
                              "base_address": "0",
                              "range": "4G",
                              "width": "32",
                              "usage": "memory"
                            }
                          }
                        }
                      }
                    }
                  },
                  "ddr_widget": {
                    "vlnv": "xilinx.com:module_ref:ddr_widget:1.0",
                    "xci_name": "top_level_ddr_widget_0_0",
                    "xci_path": "ip/top_level_ddr_widget_0_0/top_level_ddr_widget_0_0.xci",
                    "inst_hier_path": "packet_buffer/channel_0/ddr/ddr_widget",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "ddr_widget",
                      "boundary_crc": "0x0"
                    },
                    "ports": {
                      "ddr_reset_in": {
                        "direction": "I",
                        "parameters": {
                          "POLARITY": {
                            "value": "ACTIVE_HIGH",
                            "value_src": "const_prop"
                          }
                        }
                      },
                      "ddr_resetn_out": {
                        "direction": "O"
                      },
                      "zero": {
                        "direction": "O"
                      }
                    }
                  },
                  "axi_crossbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "top_level_axi_crossbar_0_0",
                    "xci_path": "ip/top_level_axi_crossbar_0_0/top_level_axi_crossbar_0_0.xci",
                    "inst_hier_path": "packet_buffer/channel_0/ddr/axi_crossbar",
                    "parameters": {
                      "M00_S00_READ_CONNECTIVITY": {
                        "value": "0"
                      },
                      "M00_S00_WRITE_CONNECTIVITY": {
                        "value": "1"
                      },
                      "M00_S01_READ_CONNECTIVITY": {
                        "value": "1"
                      },
                      "M00_S01_WRITE_CONNECTIVITY": {
                        "value": "0"
                      },
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "S00_SINGLE_THREAD": {
                        "value": "1"
                      },
                      "S01_SINGLE_THREAD": {
                        "value": "1"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "RD_AXI_1": {
                    "interface_ports": [
                      "RD_AXI",
                      "axi_crossbar/S01_AXI"
                    ]
                  },
                  "WR_AXI_1": {
                    "interface_ports": [
                      "WR_AXI",
                      "axi_crossbar/S00_AXI"
                    ]
                  },
                  "axi_clock_converter_M_AXI": {
                    "interface_ports": [
                      "axi_clock_converter/M_AXI",
                      "ddr4/C0_DDR4_S_AXI"
                    ]
                  },
                  "axi_crossbar_0_M00_AXI": {
                    "interface_ports": [
                      "axi_crossbar/M00_AXI",
                      "axi_clock_converter/S_AXI"
                    ]
                  },
                  "ddr4_C0_DDR4": {
                    "interface_ports": [
                      "ddr4",
                      "ddr4/C0_DDR4"
                    ]
                  },
                  "ddr4_clk_1": {
                    "interface_ports": [
                      "ddr4_clk",
                      "ddr4/C0_SYS_CLK"
                    ]
                  }
                },
                "nets": {
                  "aclk_1": {
                    "ports": [
                      "aclk",
                      "axi_clock_converter/s_axi_aclk",
                      "axi_crossbar/aclk"
                    ]
                  },
                  "aresetn_1": {
                    "ports": [
                      "aresetn",
                      "axi_clock_converter/s_axi_aresetn",
                      "axi_crossbar/aresetn"
                    ]
                  },
                  "ddr4_c0_ddr4_ui_clk": {
                    "ports": [
                      "ddr4/c0_ddr4_ui_clk",
                      "axi_clock_converter/m_axi_aclk"
                    ]
                  },
                  "ddr4_c0_ddr4_ui_clk_sync_rst": {
                    "ports": [
                      "ddr4/c0_ddr4_ui_clk_sync_rst",
                      "ddr_widget/ddr_reset_in"
                    ]
                  },
                  "ddr4_c0_init_calib_complete": {
                    "ports": [
                      "ddr4/c0_init_calib_complete",
                      "c0_init_calib_complete"
                    ]
                  },
                  "ddr_widget_0_ddr_resetn_out": {
                    "ports": [
                      "ddr_widget/ddr_resetn_out",
                      "axi_clock_converter/m_axi_aresetn",
                      "ddr4/c0_ddr4_aresetn"
                    ]
                  },
                  "ddr_widget_0_zero": {
                    "ports": [
                      "ddr_widget/zero",
                      "ddr4/sys_rst"
                    ]
                  }
                }
              },
              "stream_to_ram": {
                "vlnv": "xilinx.com:module_ref:stream_to_ram:1.0",
                "xci_name": "top_level_stream_to_ram_0_0",
                "xci_path": "ip/top_level_stream_to_ram_0_0/top_level_stream_to_ram_0_0.xci",
                "inst_hier_path": "packet_buffer/channel_0/stream_to_ram",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "stream_to_ram",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "5",
                        "value_src": "auto"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "M_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_IN:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "inflow_q": {
                    "direction": "I"
                  },
                  "overflow": {
                    "direction": "O"
                  },
                  "cycles_rcvd": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "full_blocks": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "cycles_in_partial_block": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "has_data": {
                    "direction": "O"
                  },
                  "done": {
                    "direction": "O"
                  },
                  "hwm": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              },
              "ram_reader": {
                "vlnv": "xilinx.com:module_ref:ram_reader:1.0",
                "xci_name": "top_level_ram_reader_0_0",
                "xci_path": "ip/top_level_ram_reader_0_0/top_level_ram_reader_0_0.xci",
                "inst_hier_path": "packet_buffer/channel_0/ram_reader",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ram_reader",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_OUT_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_OUT_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_OUT_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "5",
                        "value_src": "auto"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARSIZE": {
                        "physical_name": "M_AXI_ARSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_OUT:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "full_blocks": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "partial_block_cycles": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "start": {
                    "direction": "I"
                  },
                  "idle": {
                    "direction": "O"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "axis_switch_axis_out0": {
                "interface_ports": [
                  "AXIS_IN",
                  "stream_to_ram/AXIS_IN"
                ]
              },
              "ddr4_clk_1": {
                "interface_ports": [
                  "ddr4_clk",
                  "ddr/ddr4_clk"
                ]
              },
              "ddr_ddr4": {
                "interface_ports": [
                  "ddr4",
                  "ddr/ddr4"
                ]
              },
              "ram_reader_AXIS_OUT": {
                "interface_ports": [
                  "AXIS_OUT",
                  "ram_reader/AXIS_OUT"
                ]
              },
              "ram_reader_M_AXI": {
                "interface_ports": [
                  "ram_reader/M_AXI",
                  "ddr/RD_AXI"
                ]
              },
              "stream_to_ram_M_AXI": {
                "interface_ports": [
                  "stream_to_ram/M_AXI",
                  "ddr/WR_AXI"
                ]
              }
            },
            "nets": {
              "ddr_c0_init_calib_complete": {
                "ports": [
                  "ddr/c0_init_calib_complete",
                  "ddr_init_calib_complete"
                ]
              },
              "pcie_bridge_axi_aclk": {
                "ports": [
                  "clk",
                  "ddr/aclk",
                  "stream_to_ram/clk",
                  "ram_reader/clk"
                ]
              },
              "ram_reader_idle": {
                "ports": [
                  "ram_reader/idle",
                  "ram_reader_idle"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "ddr/aresetn",
                  "stream_to_ram/resetn",
                  "ram_reader/resetn"
                ]
              },
              "start_ram_reader_1": {
                "ports": [
                  "start_ram_reader",
                  "ram_reader/start"
                ]
              },
              "stream_to_ram_cycles_in_partial_block": {
                "ports": [
                  "stream_to_ram/cycles_in_partial_block",
                  "ram_reader/partial_block_cycles"
                ]
              },
              "stream_to_ram_done": {
                "ports": [
                  "stream_to_ram/done",
                  "inflow_done"
                ]
              },
              "stream_to_ram_full_blocks": {
                "ports": [
                  "stream_to_ram/full_blocks",
                  "ram_reader/full_blocks"
                ]
              },
              "stream_to_ram_has_data": {
                "ports": [
                  "stream_to_ram/has_data",
                  "has_data"
                ]
              },
              "stream_to_ram_hwm": {
                "ports": [
                  "stream_to_ram/hwm",
                  "high_water_mark"
                ]
              },
              "stream_to_ram_overflow": {
                "ports": [
                  "stream_to_ram/overflow",
                  "overflow"
                ]
              },
              "switch_ctrl_0_inflow_q": {
                "ports": [
                  "inflow_q",
                  "stream_to_ram/inflow_q"
                ]
              }
            }
          },
          "switch_ctrl": {
            "vlnv": "xilinx.com:module_ref:switch_ctrl:1.0",
            "xci_name": "top_level_switch_ctrl_0_0",
            "xci_path": "ip/top_level_switch_ctrl_0_0/top_level_switch_ctrl_0_0.xci",
            "inst_hier_path": "packet_buffer/switch_ctrl",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "switch_ctrl",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "inflow_q": {
                "direction": "O"
              },
              "has_data0": {
                "direction": "I"
              },
              "has_data1": {
                "direction": "I"
              },
              "inflow_done0": {
                "direction": "I"
              },
              "inflow_done1": {
                "direction": "I"
              },
              "ram_reader_idle0": {
                "direction": "I"
              },
              "ram_reader_idle1": {
                "direction": "I"
              },
              "ram_reader_start0": {
                "direction": "O"
              },
              "ram_reader_start1": {
                "direction": "O"
              }
            }
          },
          "axis_mux": {
            "vlnv": "xilinx.com:module_ref:axis_mux:1.0",
            "xci_name": "top_level_axis_mux_0_0",
            "xci_path": "ip/top_level_axis_mux_0_0/top_level_axis_mux_0_0.xci",
            "inst_hier_path": "packet_buffer/axis_mux",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_mux",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis0_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis0_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis0_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis0_tready",
                    "direction": "O"
                  }
                }
              },
              "axis1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis1_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis1_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis1_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis1_tready",
                    "direction": "O"
                  }
                }
              },
              "axis_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis0:axis1:axis_out",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "input_axis_switch": {
            "vlnv": "xilinx.com:module_ref:axis_switch:1.0",
            "xci_name": "top_level_axis_switch_0_0",
            "xci_path": "ip/top_level_axis_switch_0_0/top_level_axis_switch_0_0.xci",
            "inst_hier_path": "packet_buffer/input_axis_switch",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_switch",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_in_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_in_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis_in_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_in_tready",
                    "direction": "O"
                  }
                }
              },
              "axis_out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out0_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out0_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out0_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out0_tready",
                    "direction": "I"
                  }
                }
              },
              "axis_out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out1_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out1_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out1_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out1_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_in:axis_out0:axis_out1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "port_select": {
                "direction": "I"
              },
              "packet_strb": {
                "direction": "O"
              }
            }
          },
          "output_axis_switch": {
            "vlnv": "xilinx.com:module_ref:axis_switch:1.0",
            "xci_name": "top_level_axis_switch_0_1",
            "xci_path": "ip/top_level_axis_switch_0_1/top_level_axis_switch_0_1.xci",
            "inst_hier_path": "packet_buffer/output_axis_switch",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_switch",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_in_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_in_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis_in_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_in_tready",
                    "direction": "O"
                  }
                }
              },
              "axis_out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out0_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out0_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out0_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out0_tready",
                    "direction": "I"
                  }
                }
              },
              "axis_out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out1_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out1_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out1_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out1_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_in:axis_out0:axis_out1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "port_select": {
                "direction": "I"
              },
              "packet_strb": {
                "direction": "O"
              }
            }
          },
          "bad_packet_filter": {
            "vlnv": "xilinx.com:module_ref:bad_packet_filter:1.0",
            "xci_name": "top_level_bad_packet_filter_0_0",
            "xci_path": "ip/top_level_bad_packet_filter_0_0/top_level_bad_packet_filter_0_0.xci",
            "inst_hier_path": "packet_buffer/bad_packet_filter",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bad_packet_filter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_IN_TDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_IN_TKEEP",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_IN_TLAST",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "AXIS_IN_TUSER",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_IN_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_IN_TREADY",
                    "direction": "O"
                  }
                }
              },
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_OUT_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_OUT_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_OUT_TLAST",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "AXIS_OUT_TUSER",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_OUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_OUT_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_IN:AXIS_OUT",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "bad_packet_strb": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "axis_pcie_out",
              "output_axis_switch/axis_out0"
            ]
          },
          "axis_in_1": {
            "interface_ports": [
              "axis_in",
              "bad_packet_filter/AXIS_IN"
            ]
          },
          "axis_mux_axis_out1": {
            "interface_ports": [
              "axis_mux/axis_out",
              "output_axis_switch/axis_in"
            ]
          },
          "axis_switch_axis_out0": {
            "interface_ports": [
              "channel_0/AXIS_IN",
              "input_axis_switch/axis_out0"
            ]
          },
          "axis_switch_axis_out1": {
            "interface_ports": [
              "channel_1/AXIS_IN",
              "input_axis_switch/axis_out1"
            ]
          },
          "bad_packet_filter_AXIS_OUT": {
            "interface_ports": [
              "input_axis_switch/axis_in",
              "bad_packet_filter/AXIS_OUT"
            ]
          },
          "channel_0_AXIS_OUT": {
            "interface_ports": [
              "axis_mux/axis0",
              "channel_0/AXIS_OUT"
            ]
          },
          "channel_0_ddr4": {
            "interface_ports": [
              "ddr4_0",
              "channel_0/ddr4"
            ]
          },
          "channel_1_AXIS_OUT": {
            "interface_ports": [
              "axis_mux/axis1",
              "channel_1/AXIS_OUT"
            ]
          },
          "channel_1_ddr4": {
            "interface_ports": [
              "ddr4_1",
              "channel_1/ddr4"
            ]
          },
          "ddr4_clk_0_1": {
            "interface_ports": [
              "ddr4_clk_0",
              "channel_0/ddr4_clk"
            ]
          },
          "ddr4_clk_1": {
            "interface_ports": [
              "ddr4_clk_1",
              "channel_1/ddr4_clk"
            ]
          },
          "output_axis_switch_axis_out1": {
            "interface_ports": [
              "axis_qsfp_out",
              "output_axis_switch/axis_out1"
            ]
          }
        },
        "nets": {
          "bad_packet_filter_bad_packet_strb": {
            "ports": [
              "bad_packet_filter/bad_packet_strb",
              "bad_packet_strb"
            ]
          },
          "channel_0_ddr_init_calib_complete": {
            "ports": [
              "channel_0/ddr_init_calib_complete",
              "ddr_calib_complete_0"
            ]
          },
          "channel_0_high_water_mark": {
            "ports": [
              "channel_0/high_water_mark",
              "hwm_0"
            ]
          },
          "channel_0_overflow": {
            "ports": [
              "channel_0/overflow",
              "overflow_0"
            ]
          },
          "channel_0_ram_reader_idle": {
            "ports": [
              "channel_0/ram_reader_idle",
              "switch_ctrl/ram_reader_idle0"
            ]
          },
          "channel_1_ddr_init_calib_complete": {
            "ports": [
              "channel_1/ddr_init_calib_complete",
              "ddr_calib_complete_1"
            ]
          },
          "channel_1_high_water_mark": {
            "ports": [
              "channel_1/high_water_mark",
              "hwm_1"
            ]
          },
          "channel_1_overflow": {
            "ports": [
              "channel_1/overflow",
              "overflow_1"
            ]
          },
          "channel_1_ram_reader_idle": {
            "ports": [
              "channel_1/ram_reader_idle",
              "switch_ctrl/ram_reader_idle1"
            ]
          },
          "input_axis_switch_packet_strb": {
            "ports": [
              "input_axis_switch/packet_strb",
              "good_packet_strb"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "clk",
              "channel_1/clk",
              "channel_0/clk",
              "switch_ctrl/clk",
              "axis_mux/clk",
              "input_axis_switch/clk",
              "output_axis_switch/clk",
              "bad_packet_filter/clk"
            ]
          },
          "port_select_1": {
            "ports": [
              "loopback_mode",
              "output_axis_switch/port_select"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn",
              "channel_1/resetn",
              "channel_0/resetn",
              "switch_ctrl/resetn",
              "bad_packet_filter/resetn"
            ]
          },
          "start_ram_reader_0": {
            "ports": [
              "switch_ctrl/ram_reader_start0",
              "channel_0/start_ram_reader"
            ]
          },
          "start_ram_reader_1": {
            "ports": [
              "switch_ctrl/ram_reader_start1",
              "channel_1/start_ram_reader"
            ]
          },
          "stream_to_ram_0_done": {
            "ports": [
              "channel_0/inflow_done",
              "switch_ctrl/inflow_done0"
            ]
          },
          "stream_to_ram_0_has_data": {
            "ports": [
              "channel_0/has_data",
              "switch_ctrl/has_data0"
            ]
          },
          "stream_to_ram_1_done": {
            "ports": [
              "channel_1/inflow_done",
              "switch_ctrl/inflow_done1"
            ]
          },
          "stream_to_ram_1_has_data": {
            "ports": [
              "channel_1/has_data",
              "switch_ctrl/has_data1"
            ]
          },
          "switch_ctrl_0_inflow_q": {
            "ports": [
              "switch_ctrl/inflow_q",
              "channel_1/inflow_q",
              "channel_0/inflow_q",
              "input_axis_switch/port_select"
            ]
          }
        }
      },
      "qsfp": {
        "interface_ports": {
          "axis_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "gt_ref_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "gt_serial_port": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "axis_loopback": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "axis_xmit": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "gen_packets": {
            "direction": "I"
          },
          "max_packets": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "gen_idle": {
            "direction": "O"
          },
          "init_clk": {
            "direction": "I"
          },
          "rx_aligned": {
            "direction": "O"
          },
          "qsfp_rst_l": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "qsfp_lp": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "led_green_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "led_orange_l": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "loopback_mode": {
            "direction": "I"
          }
        },
        "components": {
          "ethernet": {
            "interface_ports": {
              "gt_serial_port": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
                "vlnv": "xilinx.com:interface:gt_rtl:1.0"
              },
              "gt_ref_clk": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "axis_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_tx": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "rx_aligned": {
                "direction": "O"
              },
              "sys_resetn_in": {
                "direction": "I"
              },
              "init_clk": {
                "direction": "I"
              },
              "sys_clk": {
                "direction": "I"
              }
            },
            "components": {
              "cmac_usplus": {
                "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
                "xci_name": "top_level_cmac_usplus_0_0",
                "xci_path": "ip/top_level_cmac_usplus_0_0/top_level_cmac_usplus_0_0.xci",
                "inst_hier_path": "qsfp/ethernet/cmac_usplus",
                "parameters": {
                  "ADD_GT_CNRL_STS_PORTS": {
                    "value": "1"
                  },
                  "CMAC_CAUI4_MODE": {
                    "value": "1"
                  },
                  "CMAC_CORE_SELECT": {
                    "value": "CMACE4_X0Y2"
                  },
                  "GT_GROUP_SELECT": {
                    "value": "X0Y16~X0Y19"
                  },
                  "GT_REF_CLK_FREQ": {
                    "value": "322.265625"
                  },
                  "INCLUDE_RS_FEC": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4x25"
                  },
                  "RX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "TX_FLOW_CONTROL": {
                    "value": "0"
                  },
                  "USER_INTERFACE": {
                    "value": "AXIS"
                  }
                }
              },
              "cmac_control": {
                "vlnv": "xilinx.com:module_ref:cmac_control:1.0",
                "xci_name": "top_level_cmac_control_0_0",
                "xci_path": "ip/top_level_cmac_control_0_0/top_level_cmac_control_0_0.xci",
                "inst_hier_path": "qsfp/ethernet/cmac_control",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cmac_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "rs_fec": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:rs_fec_ports:2.0",
                    "port_maps": {
                      "ctl_rx_rsfec_enable": {
                        "physical_name": "ctl_rx_rsfec_enable",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_correction": {
                        "physical_name": "ctl_rx_rsfec_enable_correction",
                        "direction": "O"
                      },
                      "ctl_rx_rsfec_enable_indication": {
                        "physical_name": "ctl_rx_rsfec_enable_indication",
                        "direction": "O"
                      },
                      "ctl_tx_rsfec_enable": {
                        "physical_name": "ctl_tx_rsfec_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_tx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_tx_enable",
                        "direction": "O"
                      },
                      "ctl_tx_send_rfi": {
                        "physical_name": "ctl_tx_send_rfi",
                        "direction": "O"
                      }
                    }
                  },
                  "ctl_rx": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:ctrl_ports:2.0",
                    "port_maps": {
                      "ctl_enable": {
                        "physical_name": "ctl_rx_enable",
                        "direction": "O"
                      }
                    }
                  },
                  "gt_trans_debug": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:drp_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:drp_ports:2.0",
                    "port_maps": {
                      "gt_txdiffctrl": {
                        "physical_name": "gt_txdiffctrl",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      },
                      "gt_txprecursor": {
                        "physical_name": "gt_txprecursor",
                        "direction": "O",
                        "left": "19",
                        "right": "0"
                      }
                    }
                  },
                  "stat_rx": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:display_cmac_usplus:statistics_ports_int:2.0",
                    "vlnv": "xilinx.com:display_cmac_usplus:statistics_ports:2.0",
                    "port_maps": {
                      "stat_rx_aligned": {
                        "physical_name": "stat_rx_aligned",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rx_reset_out:rx_resetn_out:reset_rx_datapath",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "322265625",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_cmac_usplus_0_0_gt_txusrclk2",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sys_resetn_in": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_reset_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rx_resetn_out": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "reset_rx_datapath": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "constant"
                      }
                    }
                  },
                  "sync_rx_aligned": {
                    "direction": "O"
                  },
                  "sys_reset_out": {
                    "direction": "O"
                  }
                }
              },
              "rx_cdc_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "top_level_axis_data_fifo_0_0",
                "xci_path": "ip/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0.xci",
                "inst_hier_path": "qsfp/ethernet/rx_cdc_fifo",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "16"
                  },
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  }
                }
              },
              "cdc_packetizer": {
                "interface_ports": {
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "sys_resetn_in": {
                    "direction": "I"
                  },
                  "sys_clk": {
                    "direction": "I"
                  },
                  "cmac_clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "cmac_resetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "tx_cdc_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "top_level_cdc_fifo_0",
                    "xci_path": "ip/top_level_cdc_fifo_0/top_level_cdc_fifo_0.xci",
                    "inst_hier_path": "qsfp/ethernet/cdc_packetizer/tx_cdc_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "16"
                      },
                      "IS_ACLK_ASYNC": {
                        "value": "1"
                      }
                    }
                  },
                  "packetizing_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "top_level_tx_cdc_fifo_0",
                    "xci_path": "ip/top_level_tx_cdc_fifo_0/top_level_tx_cdc_fifo_0.xci",
                    "inst_hier_path": "qsfp/ethernet/cdc_packetizer/packetizing_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "256"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "IS_ACLK_ASYNC": {
                        "value": "0"
                      }
                    }
                  },
                  "tx_ila": {
                    "vlnv": "xilinx.com:ip:system_ila:1.1",
                    "xci_name": "top_level_system_ila_0_5",
                    "xci_path": "ip/top_level_system_ila_0_5/top_level_system_ila_0_5.xci",
                    "inst_hier_path": "qsfp/ethernet/cdc_packetizer/tx_ila",
                    "parameters": {
                      "C_SLOT_0_INTF_TYPE": {
                        "value": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "interface_ports": {
                      "SLOT_0_AXIS": {
                        "mode": "Monitor",
                        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axis_tx_1": {
                    "interface_ports": [
                      "S_AXIS",
                      "tx_cdc_fifo/S_AXIS"
                    ]
                  },
                  "tx_cdc_fifo1_M_AXIS": {
                    "interface_ports": [
                      "M_AXIS",
                      "packetizing_fifo/M_AXIS",
                      "tx_ila/SLOT_0_AXIS"
                    ]
                  },
                  "tx_cdc_fifo_M_AXIS": {
                    "interface_ports": [
                      "tx_cdc_fifo/M_AXIS",
                      "packetizing_fifo/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "cmac_control_rx_resetn_out": {
                    "ports": [
                      "cmac_resetn",
                      "packetizing_fifo/s_axis_aresetn"
                    ]
                  },
                  "cmac_usplus_gt_txusrclk2": {
                    "ports": [
                      "cmac_clk",
                      "packetizing_fifo/s_axis_aclk",
                      "tx_cdc_fifo/m_axis_aclk",
                      "tx_ila/clk"
                    ]
                  },
                  "sys_clk_1": {
                    "ports": [
                      "sys_clk",
                      "tx_cdc_fifo/s_axis_aclk"
                    ]
                  },
                  "sys_resetn_in_1": {
                    "ports": [
                      "sys_resetn_in",
                      "tx_cdc_fifo/s_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_tx_1": {
                "interface_ports": [
                  "axis_tx",
                  "cdc_packetizer/S_AXIS"
                ]
              },
              "cdc_fifo_M_AXIS": {
                "interface_ports": [
                  "axis_rx",
                  "rx_cdc_fifo/M_AXIS"
                ]
              },
              "cmac_control_ctl_rx": {
                "interface_ports": [
                  "cmac_control/ctl_rx",
                  "cmac_usplus/ctl_rx"
                ]
              },
              "cmac_control_ctl_tx": {
                "interface_ports": [
                  "cmac_control/ctl_tx",
                  "cmac_usplus/ctl_tx"
                ]
              },
              "cmac_control_gt_trans_debug": {
                "interface_ports": [
                  "cmac_control/gt_trans_debug",
                  "cmac_usplus/gt_trans_debug"
                ]
              },
              "cmac_control_rs_fec": {
                "interface_ports": [
                  "cmac_control/rs_fec",
                  "cmac_usplus/rs_fec_in"
                ]
              },
              "cmac_usplus_axis_rx": {
                "interface_ports": [
                  "rx_cdc_fifo/S_AXIS",
                  "cmac_usplus/axis_rx"
                ]
              },
              "cmac_usplus_gt_serial_port": {
                "interface_ports": [
                  "gt_serial_port",
                  "cmac_usplus/gt_serial_port"
                ]
              },
              "cmac_usplus_stat_rx": {
                "interface_ports": [
                  "cmac_usplus/stat_rx",
                  "cmac_control/stat_rx"
                ]
              },
              "gt_ref_clk_1": {
                "interface_ports": [
                  "gt_ref_clk",
                  "cmac_usplus/gt_ref_clk"
                ]
              },
              "tx_cdc_fifo1_M_AXIS": {
                "interface_ports": [
                  "cdc_packetizer/M_AXIS",
                  "cmac_usplus/axis_tx"
                ]
              }
            },
            "nets": {
              "cmac_control_reset_rx_datapath": {
                "ports": [
                  "cmac_control/reset_rx_datapath",
                  "cmac_usplus/gtwiz_reset_rx_datapath"
                ]
              },
              "cmac_control_rx_resetn_out": {
                "ports": [
                  "cmac_control/rx_resetn_out",
                  "rx_cdc_fifo/s_axis_aresetn",
                  "cdc_packetizer/cmac_resetn"
                ]
              },
              "cmac_control_sync_rx_aligned": {
                "ports": [
                  "cmac_control/sync_rx_aligned",
                  "rx_aligned"
                ]
              },
              "cmac_usplus_gt_txusrclk2": {
                "ports": [
                  "cmac_usplus/gt_txusrclk2",
                  "cmac_usplus/rx_clk",
                  "cmac_control/rx_clk",
                  "rx_cdc_fifo/s_axis_aclk",
                  "cdc_packetizer/cmac_clk"
                ]
              },
              "init_clk_1": {
                "ports": [
                  "init_clk",
                  "cmac_usplus/init_clk",
                  "cmac_usplus/drp_clk",
                  "cmac_usplus/gt_drpclk"
                ]
              },
              "sys_clk_1": {
                "ports": [
                  "sys_clk",
                  "rx_cdc_fifo/m_axis_aclk",
                  "cdc_packetizer/sys_clk"
                ]
              },
              "sys_resetn_in_1": {
                "ports": [
                  "sys_resetn_in",
                  "cmac_control/sys_resetn_in",
                  "cdc_packetizer/sys_resetn_in"
                ]
              }
            }
          },
          "qsfp_pins": {
            "vlnv": "xilinx.com:module_ref:qsfp_pins:1.0",
            "xci_name": "top_level_qsfp_pins_0_0",
            "xci_path": "ip/top_level_qsfp_pins_0_0/top_level_qsfp_pins_0_0.xci",
            "inst_hier_path": "qsfp/qsfp_pins",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "qsfp_pins",
              "boundary_crc": "0x0"
            },
            "ports": {
              "qsfp_rst_l": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "qsfp_lp": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "status_leds": {
            "vlnv": "xilinx.com:module_ref:status_leds:1.0",
            "xci_name": "top_level_status_leds_0_0",
            "xci_path": "ip/top_level_status_leds_0_0/top_level_status_leds_0_0.xci",
            "inst_hier_path": "qsfp/status_leds",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "status_leds",
              "boundary_crc": "0x0"
            },
            "ports": {
              "qsfp0_up": {
                "direction": "I"
              },
              "led_green_l": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "led_orange_l": {
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "output_mux": {
            "vlnv": "xilinx.com:module_ref:axis_mux:1.0",
            "xci_name": "top_level_axis_mux_0_1",
            "xci_path": "ip/top_level_axis_mux_0_1/top_level_axis_mux_0_1.xci",
            "inst_hier_path": "qsfp/output_mux",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_mux",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis0_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis0_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis0_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis0_tready",
                    "direction": "O"
                  }
                }
              },
              "axis1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis1_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis1_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis1_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis1_tready",
                    "direction": "O"
                  }
                }
              },
              "axis_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis0:axis1:axis_out",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "repacketizer": {
            "interface_ports": {
              "axis_monitor": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "axis_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "packet_sizer": {
                "vlnv": "xilinx.com:module_ref:packet_sizer:1.0",
                "xci_name": "top_level_packet_sizer_0_0",
                "xci_path": "ip/top_level_packet_sizer_0_0/top_level_packet_sizer_0_0.xci",
                "inst_hier_path": "qsfp/repacketizer/packet_sizer",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "packet_sizer",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "axis_tready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "packet_cycles": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  }
                }
              },
              "packetizer": {
                "vlnv": "xilinx.com:module_ref:packetizer:1.0",
                "xci_name": "top_level_packetizer_0_0",
                "xci_path": "ip/top_level_packetizer_0_0/top_level_packetizer_0_0.xci",
                "inst_hier_path": "qsfp/repacketizer/packetizer",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "packetizer",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "axis_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_in_tdata",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "axis_in_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "axis_in_tready",
                        "direction": "O"
                      }
                    }
                  },
                  "axis_out": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "axis_out_tdata",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "axis_out_tkeep",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "axis_out_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "axis_out_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "axis_out_tready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "axis_in:axis_out",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "packet_cycles": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "axis_mux_0_axis_out": {
                "interface_ports": [
                  "axis_monitor",
                  "packet_sizer/axis"
                ]
              },
              "axis_tx_a_1": {
                "interface_ports": [
                  "axis_in",
                  "packetizer/axis_in"
                ]
              },
              "packetizer_0_axis_out": {
                "interface_ports": [
                  "axis_out",
                  "packetizer/axis_out"
                ]
              }
            },
            "nets": {
              "packet_sizer_packet_cycles": {
                "ports": [
                  "packet_sizer/packet_cycles",
                  "packetizer/packet_cycles"
                ]
              },
              "pcie_bridge_axi_aclk": {
                "ports": [
                  "clk",
                  "packetizer/clk",
                  "packet_sizer/clk"
                ]
              },
              "pcie_bridge_axi_aresetn": {
                "ports": [
                  "resetn",
                  "packetizer/resetn",
                  "packet_sizer/resetn"
                ]
              }
            }
          },
          "packet_gen": {
            "vlnv": "xilinx.com:module_ref:packet_gen:1.0",
            "xci_name": "top_level_packet_gen_0_0",
            "xci_path": "ip/top_level_packet_gen_0_0/top_level_packet_gen_0_0.xci",
            "inst_hier_path": "qsfp/packet_gen",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "packet_gen",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start": {
                "direction": "I"
              },
              "max_packets": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "idle": {
                "direction": "O"
              }
            }
          },
          "eth_tx_mux": {
            "vlnv": "xilinx.com:module_ref:eth_tx_mux:1.0",
            "xci_name": "top_level_eth_tx_mux_0_0",
            "xci_path": "ip/top_level_eth_tx_mux_0_0/top_level_eth_tx_mux_0_0.xci",
            "inst_hier_path": "qsfp/eth_tx_mux",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_tx_mux",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis_loop": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_loop_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_loop_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis_loop_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_loop_tready",
                    "direction": "O"
                  }
                }
              },
              "axis_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_out_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_out_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out_tready",
                    "direction": "I"
                  }
                }
              },
              "axis_xmit": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_xmit_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_xmit_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis_xmit_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_xmit_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_loop:axis_out:axis_xmit",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "port_select": {
                "direction": "I"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "gt_ref_clk",
              "ethernet/gt_ref_clk"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "gt_serial_port",
              "ethernet/gt_serial_port"
            ]
          },
          "axis_mux_0_axis_out": {
            "interface_ports": [
              "axis_rx",
              "output_mux/axis_out",
              "repacketizer/axis_monitor"
            ]
          },
          "axis_tx_a_1": {
            "interface_ports": [
              "axis_loopback",
              "repacketizer/axis_in"
            ]
          },
          "eth_tx_mux_axis_out": {
            "interface_ports": [
              "eth_tx_mux/axis_out",
              "ethernet/axis_tx"
            ]
          },
          "ethernet_axis_rx": {
            "interface_ports": [
              "ethernet/axis_rx",
              "output_mux/axis1"
            ]
          },
          "packet_gen_axis": {
            "interface_ports": [
              "packet_gen/axis",
              "output_mux/axis0"
            ]
          },
          "repacketizer_axis_out": {
            "interface_ports": [
              "repacketizer/axis_out",
              "eth_tx_mux/axis_loop"
            ]
          },
          "tx_abm_1": {
            "interface_ports": [
              "axis_xmit",
              "eth_tx_mux/axis_xmit"
            ]
          }
        },
        "nets": {
          "ethernet_rx_aligned": {
            "ports": [
              "ethernet/rx_aligned",
              "rx_aligned",
              "status_leds/qsfp0_up"
            ]
          },
          "init_clk_1": {
            "ports": [
              "init_clk",
              "ethernet/init_clk"
            ]
          },
          "max_packets_1": {
            "ports": [
              "max_packets",
              "packet_gen/max_packets"
            ]
          },
          "packet_gen_idle": {
            "ports": [
              "packet_gen/idle",
              "gen_idle"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "clk",
              "ethernet/sys_clk",
              "output_mux/clk",
              "repacketizer/clk",
              "packet_gen/clk",
              "eth_tx_mux/clk"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "resetn",
              "ethernet/sys_resetn_in",
              "repacketizer/resetn",
              "packet_gen/resetn"
            ]
          },
          "port_select_1": {
            "ports": [
              "loopback_mode",
              "eth_tx_mux/port_select"
            ]
          },
          "qsfp_pins_0_qsfp_lp": {
            "ports": [
              "qsfp_pins/qsfp_lp",
              "qsfp_lp"
            ]
          },
          "qsfp_pins_0_qsfp_rst_l": {
            "ports": [
              "qsfp_pins/qsfp_rst_l",
              "qsfp_rst_l"
            ]
          },
          "start_1": {
            "ports": [
              "gen_packets",
              "packet_gen/start"
            ]
          },
          "status_leds_led_green_l": {
            "ports": [
              "status_leds/led_green_l",
              "led_green_l"
            ]
          },
          "status_leds_led_orange_l": {
            "ports": [
              "status_leds/led_orange_l",
              "led_orange_l"
            ]
          }
        }
      },
      "system_interconnect": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_revision": {
            "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
            "xci_name": "top_level_axi_revision_0_0",
            "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
            "inst_hier_path": "system_interconnect/axi_revision",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_revision",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "system_interconnect": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "top_level_smartconnect_0_0",
            "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
            "inst_hier_path": "system_interconnect/system_interconnect",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "pcie_bridge_M_AXI_B": {
            "interface_ports": [
              "S00_AXI",
              "system_interconnect/S00_AXI"
            ]
          },
          "system_interconnect_M00_AXI": {
            "interface_ports": [
              "axi_revision/S_AXI",
              "system_interconnect/M00_AXI"
            ]
          },
          "system_interconnect_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "system_interconnect/M01_AXI"
            ]
          }
        },
        "nets": {
          "pcie_bridge_axi_aclk": {
            "ports": [
              "aclk",
              "system_interconnect/aclk",
              "axi_revision/AXI_ACLK"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "aresetn",
              "system_interconnect/aresetn",
              "axi_revision/AXI_ARESETN"
            ]
          }
        }
      },
      "host_ram_to_rdmx": {
        "interface_ports": {
          "SRC_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXIS_TX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "src_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "src_address": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "idle": {
            "direction": "O"
          },
          "dst_address": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "byte_count": {
            "direction": "I",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "rdmx_xmit": {
            "vlnv": "xilinx.com:module_ref:rdmx_xmit:1.0",
            "xci_name": "top_level_rdmx_xmit_0_0",
            "xci_path": "ip/top_level_rdmx_xmit_0_0/top_level_rdmx_xmit_0_0.xci",
            "inst_hier_path": "host_ram_to_rdmx/rdmx_xmit",
            "parameters": {
              "FIFO_CLOCK_MODE": {
                "value": "common_clock"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rdmx_xmit",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXIS_TX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "AXIS_TX_TDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "AXIS_TX_TKEEP",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "AXIS_TX_TLAST",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "AXIS_TX_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "AXIS_TX_TREADY",
                    "direction": "I"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "S_AXI_AWID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_AWLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_AWSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_AWBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "S_AXI_AWLOCK",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_AWCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "S_AXI_AWQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "S_AXI_AWUSER",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_WLAST",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "S_AXI_ARID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_ARLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "S_AXI_ARSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_ARBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "S_AXI_ARLOCK",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_ARCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "S_AXI_ARQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_RLAST",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "src_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "src_resetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "src_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "dst_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXIS_TX",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "packet_data_fifo_full": {
                "direction": "O"
              }
            }
          },
          "dma_pci_to_rdmx": {
            "vlnv": "xilinx.com:module_ref:dma_pci_to_rdmx:1.0",
            "xci_name": "top_level_dma_pci_to_rdmx_0_0",
            "xci_path": "ip/top_level_dma_pci_to_rdmx_0_0/top_level_dma_pci_to_rdmx_0_0.xci",
            "inst_hier_path": "host_ram_to_rdmx/dma_pci_to_rdmx",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dma_pci_to_rdmx",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "DST_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "DST_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "DST_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "DST_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "DST_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "DST_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "DST_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "DST_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "DST_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "DST_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "DST_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "DST_AXI_AWUSER",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "DST_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "DST_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "DST_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "DST_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "DST_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "DST_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "DST_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "DST_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "DST_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "DST_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "DST_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "DST_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "DST_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "DST_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "DST_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "DST_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "DST_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "DST_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "DST_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "DST_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "DST_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "DST_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "DST_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "DST_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "DST_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "DST_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "SRC_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "SRC_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "SRC_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "SRC_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "SRC_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "SRC_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "SRC_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "SRC_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "SRC_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "SRC_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "SRC_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "SRC_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "SRC_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "SRC_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "SRC_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "SRC_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "SRC_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "SRC_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "SRC_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "SRC_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "SRC_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "SRC_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "SRC_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "SRC_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "SRC_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "SRC_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "SRC_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "SRC_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "SRC_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "SRC_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "SRC_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "SRC_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "SRC_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "SRC_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "SRC_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "SRC_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "SRC_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "DST_AXI:SRC_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "src_address": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "dst_address": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "byte_count": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              }
            },
            "addressing": {
              "address_spaces": {
                "DST_AXI": {
                  "range": "16E",
                  "width": "64"
                },
                "SRC_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "dma_pci_to_rdmx_DST_AXI": {
            "interface_ports": [
              "rdmx_xmit/S_AXI",
              "dma_pci_to_rdmx/DST_AXI"
            ]
          },
          "dma_pci_to_rdmx_SRC_AXI": {
            "interface_ports": [
              "SRC_AXI",
              "dma_pci_to_rdmx/SRC_AXI"
            ]
          },
          "rdmx_xmit_AXIS_TX": {
            "interface_ports": [
              "AXIS_TX",
              "rdmx_xmit/AXIS_TX"
            ]
          }
        },
        "nets": {
          "byte_count_1": {
            "ports": [
              "byte_count",
              "dma_pci_to_rdmx/byte_count"
            ]
          },
          "control_resetn_out1": {
            "ports": [
              "src_resetn",
              "rdmx_xmit/src_resetn",
              "dma_pci_to_rdmx/resetn"
            ]
          },
          "dma_pci_to_rdmx_idle": {
            "ports": [
              "dma_pci_to_rdmx/idle",
              "idle"
            ]
          },
          "dst_address_1": {
            "ports": [
              "dst_address",
              "dma_pci_to_rdmx/dst_address"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "clk",
              "rdmx_xmit/src_clk",
              "rdmx_xmit/dst_clk",
              "dma_pci_to_rdmx/clk"
            ]
          },
          "src_address_1": {
            "ports": [
              "src_address",
              "dma_pci_to_rdmx/src_address"
            ]
          },
          "start_1": {
            "ports": [
              "start",
              "dma_pci_to_rdmx/start"
            ]
          }
        }
      },
      "control": {
        "vlnv": "xilinx.com:module_ref:control:1.0",
        "xci_name": "top_level_control_0_0",
        "xci_path": "ip/top_level_control_0_0/top_level_control_0_0.xci",
        "inst_hier_path": "control",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "seq_axis": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "seq_axis_tdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "seq_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "seq_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "seq_axis_tready",
                "direction": "I"
              }
            }
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "seq_axis:S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn:resetn_out",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "packet_count": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "gen_packets": {
            "direction": "O"
          },
          "generator_idle": {
            "direction": "I"
          },
          "pause_pci": {
            "direction": "O"
          },
          "bad_packet_strb": {
            "direction": "I"
          },
          "good_packet_strb": {
            "direction": "I"
          },
          "overflow_0": {
            "direction": "I"
          },
          "overflow_1": {
            "direction": "I"
          },
          "async_ddr_cal_0": {
            "direction": "I"
          },
          "async_ddr_cal_1": {
            "direction": "I"
          },
          "async_pcs_aligned": {
            "direction": "I"
          },
          "pci_range_err_strb": {
            "direction": "I"
          },
          "resetn_out": {
            "type": "rst",
            "direction": "O"
          },
          "loopback": {
            "direction": "O"
          },
          "hwm_0": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "hwm_1": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "pci_base": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "pci_size": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "xmit_src_addr": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "xmit_dst_addr": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "xmit_byte_count": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "xmit_start": {
            "direction": "O"
          },
          "xmit_idle": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "AXIS_IN_1": {
        "interface_ports": [
          "pcie_bridge/AXIS_RDMX",
          "packet_buffer/axis_pcie_out",
          "control/seq_axis"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie_bridge/pcie_refclk"
        ]
      },
      "data_gen_axis": {
        "interface_ports": [
          "packet_buffer/axis_in",
          "qsfp/axis_rx"
        ]
      },
      "ddr4_clk_0_0_1": {
        "interface_ports": [
          "ddr4_bank0_clk",
          "packet_buffer/ddr4_clk_0"
        ]
      },
      "ddr4_clk_1_0_1": {
        "interface_ports": [
          "ddr4_bank1_clk",
          "packet_buffer/ddr4_clk_1"
        ]
      },
      "dma_abm_to_rdmx_SRC_AXI": {
        "interface_ports": [
          "host_ram_to_rdmx/SRC_AXI",
          "pcie_bridge/S_AXI_ABM"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "qsfp/gt_ref_clk"
        ]
      },
      "packet_buffer_axis_qsfp_out": {
        "interface_ports": [
          "packet_buffer/axis_qsfp_out",
          "qsfp/axis_loopback"
        ]
      },
      "packet_buffer_ddr4_0": {
        "interface_ports": [
          "m0_ddr4",
          "packet_buffer/ddr4_0"
        ]
      },
      "packet_buffer_ddr4_1": {
        "interface_ports": [
          "m1_ddr4",
          "packet_buffer/ddr4_1"
        ]
      },
      "pcie_bridge_M_AXI_B": {
        "interface_ports": [
          "pcie_bridge/M_AXI_B",
          "system_interconnect/S00_AXI"
        ]
      },
      "pcie_bridge_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie_bridge/pcie_mgt"
        ]
      },
      "qsfp_gt_serial_port_0": {
        "interface_ports": [
          "qsfp0_gt",
          "qsfp/gt_serial_port"
        ]
      },
      "rdmx_xmit_AXIS_TX": {
        "interface_ports": [
          "host_ram_to_rdmx/AXIS_TX",
          "qsfp/axis_xmit"
        ]
      },
      "system_interconnect_M01_AXI": {
        "interface_ports": [
          "system_interconnect/M01_AXI",
          "control/S_AXI"
        ]
      }
    },
    "nets": {
      "abm_sender_idle": {
        "ports": [
          "host_ram_to_rdmx/idle",
          "control/xmit_idle"
        ]
      },
      "byte_count_1": {
        "ports": [
          "control/xmit_byte_count",
          "host_ram_to_rdmx/byte_count"
        ]
      },
      "control_gen_packets": {
        "ports": [
          "control/gen_packets",
          "qsfp/gen_packets"
        ]
      },
      "control_loopback": {
        "ports": [
          "control/loopback",
          "packet_buffer/loopback_mode",
          "qsfp/loopback_mode"
        ]
      },
      "control_packet_count": {
        "ports": [
          "control/packet_count",
          "qsfp/max_packets"
        ]
      },
      "control_resetn_out1": {
        "ports": [
          "control/resetn_out",
          "packet_buffer/resetn",
          "qsfp/resetn",
          "pcie_bridge/resetn_in",
          "host_ram_to_rdmx/src_resetn"
        ]
      },
      "dst_address_1": {
        "ports": [
          "control/xmit_dst_addr",
          "host_ram_to_rdmx/dst_address"
        ]
      },
      "init_clk_0_1": {
        "ports": [
          "init_clk",
          "qsfp/init_clk"
        ]
      },
      "packet_buffer_bad_packet_strb": {
        "ports": [
          "packet_buffer/bad_packet_strb",
          "control/bad_packet_strb"
        ]
      },
      "packet_buffer_ddr_calib_complete_0": {
        "ports": [
          "packet_buffer/ddr_calib_complete_0",
          "control/async_ddr_cal_0"
        ]
      },
      "packet_buffer_ddr_calib_complete_1": {
        "ports": [
          "packet_buffer/ddr_calib_complete_1",
          "control/async_ddr_cal_1"
        ]
      },
      "packet_buffer_good_packet_strb": {
        "ports": [
          "packet_buffer/good_packet_strb",
          "control/good_packet_strb"
        ]
      },
      "packet_buffer_hwm_0": {
        "ports": [
          "packet_buffer/hwm_0",
          "control/hwm_0"
        ]
      },
      "packet_buffer_hwm_1": {
        "ports": [
          "packet_buffer/hwm_1",
          "control/hwm_1"
        ]
      },
      "packet_buffer_overflow_0": {
        "ports": [
          "packet_buffer/overflow_0",
          "control/overflow_0"
        ]
      },
      "packet_buffer_overflow_1": {
        "ports": [
          "packet_buffer/overflow_1",
          "control/overflow_1"
        ]
      },
      "pause_pci_1": {
        "ports": [
          "control/pause_pci",
          "pcie_bridge/pause_pci"
        ]
      },
      "pci_base_1": {
        "ports": [
          "control/pci_base",
          "pcie_bridge/pci_base"
        ]
      },
      "pci_size_1": {
        "ports": [
          "control/pci_size",
          "pcie_bridge/pci_size"
        ]
      },
      "pcie_bridge_axi_aclk": {
        "ports": [
          "pcie_bridge/axi_aclk",
          "packet_buffer/clk",
          "qsfp/clk",
          "system_interconnect/aclk",
          "host_ram_to_rdmx/clk",
          "control/clk"
        ]
      },
      "pcie_bridge_axi_aresetn": {
        "ports": [
          "pcie_bridge/axi_aresetn",
          "system_interconnect/aresetn",
          "control/resetn"
        ]
      },
      "pcie_bridge_pci_range_err_strb": {
        "ports": [
          "pcie_bridge/pci_range_err_strb",
          "control/pci_range_err_strb"
        ]
      },
      "qsfp_gen_idle": {
        "ports": [
          "qsfp/gen_idle",
          "control/generator_idle"
        ]
      },
      "qsfp_led_green_l_0": {
        "ports": [
          "qsfp/led_green_l",
          "led_green_l"
        ]
      },
      "qsfp_led_orange_l_0": {
        "ports": [
          "qsfp/led_orange_l",
          "led_orange_l"
        ]
      },
      "qsfp_qsfp_lp": {
        "ports": [
          "qsfp/qsfp_lp",
          "qsfp_lp"
        ]
      },
      "qsfp_qsfp_rst_l": {
        "ports": [
          "qsfp/qsfp_rst_l",
          "qsfp_rst_l"
        ]
      },
      "qsfp_rx_aligned": {
        "ports": [
          "qsfp/rx_aligned",
          "control/async_pcs_aligned"
        ]
      },
      "src_address_1": {
        "ports": [
          "control/xmit_src_addr",
          "host_ram_to_rdmx/src_address"
        ]
      },
      "start_1": {
        "ports": [
          "control/xmit_start",
          "host_ram_to_rdmx/start"
        ]
      }
    },
    "addressing": {
      "/pcie_bridge/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axi_revision_reg0": {
                "address_block": "/system_interconnect/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "256"
              },
              "SEG_control_0_reg0": {
                "address_block": "/control/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "256"
              }
            }
          }
        }
      },
      "/pcie_bridge/rdmx_to_pci": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      },
      "/packet_buffer/channel_1/stream_to_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/packet_buffer/channel_1/ddr/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000200000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/packet_buffer/channel_1/ram_reader": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/packet_buffer/channel_1/ddr/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/packet_buffer/channel_0/stream_to_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/packet_buffer/channel_0/ddr/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/packet_buffer/channel_0/ram_reader": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/packet_buffer/channel_0/ddr/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/host_ram_to_rdmx/dma_pci_to_rdmx": {
        "address_spaces": {
          "DST_AXI": {
            "segments": {
              "SEG_rdmx_xmit_reg0": {
                "address_block": "/host_ram_to_rdmx/rdmx_xmit/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          },
          "SRC_AXI": {
            "segments": {
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      }
    }
  }
}