
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013364                       # Number of seconds simulated
sim_ticks                                 13363542000                       # Number of ticks simulated
final_tick                                13363542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35605                       # Simulator instruction rate (inst/s)
host_op_rate                                    62189                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11247053                       # Simulator tick rate (ticks/s)
host_mem_usage                                1757668                       # Number of bytes of host memory used
host_seconds                                  1188.18                       # Real time elapsed on the host
sim_insts                                    42304658                       # Number of instructions simulated
sim_ops                                      73891267                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8568128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8568128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1290304                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1290304                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       133877                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             133877                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        20161                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20161                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    641156963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            641156963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     96554042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            96554042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    737711005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           737711005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     133877                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     20161                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   133877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   20161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8567744                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1289216                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8568128                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1290304                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8580                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8492                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8282                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8469                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8294                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7866                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7936                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8202                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8208                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            8694                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8574                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8834                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8936                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8099                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8186                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1229                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1108                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1092                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1366                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1367                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1275                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1205                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1293                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1203                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1130                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1242                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1383                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1408                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1371                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13362535500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               133877                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               20161                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  66494                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  34404                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17124                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   8507                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4211                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1924                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    794                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    274                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    105                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     26                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   449                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1228                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1235                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1232                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1233                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1205                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        85558                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   115.199701                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.507323                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   129.072222                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        61001     71.30%     71.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16295     19.05%     90.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3455      4.04%     94.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1830      2.14%     96.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1136      1.33%     97.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1230      1.44%     99.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          123      0.14%     99.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           83      0.10%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          405      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        85558                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1194                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    112.116415                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.690499                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1969.930152                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1193     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1194                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1194                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.871022                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.837058                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.087973                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             691     57.87%     57.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              43      3.60%     61.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             396     33.17%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              57      4.77%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               4      0.34%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1194                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3774970250                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6285051500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 669355000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28198.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46948.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      641.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       96.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   641.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    96.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.76                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.65                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   62339                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   6108                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.57                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               30.30                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     86748.31                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   44.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               300129900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               159511440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              472103940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              50821920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1407309480                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            25347360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4323216300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      260444640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        21429045                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8080029075                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           604.632273                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10211597250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     13845000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    448348000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     52179250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    678005000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2689751750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9481413000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               310825620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               165181170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              483735000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              54329760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1061483280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1407337980                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            26896800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4309990020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      255017760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        35768805                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8110678065                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           606.925751                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10206633250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     16153250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    449170000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     91144750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    663898500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2690698750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9452476750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8645632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8645632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1314176                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1314176                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       135088                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             135088                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        20534                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             20534                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    646956623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            646956623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     98340395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            98340395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    745297018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           745297018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     135088                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     20534                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   135088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   20534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8644480                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1152                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1312576                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8645632                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1314176                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8621                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8545                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8505                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8387                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7975                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8014                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8243                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8250                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8318                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8763                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8681                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8243                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1267                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1139                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1386                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1403                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1287                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1108                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1316                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1231                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1276                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1377                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1438                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1414                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1389                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13363148000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               135088                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               20534                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  66392                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  34834                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17516                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8857                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4305                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1925                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    788                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    301                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    118                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   518                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1257                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1259                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1219                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        87330                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   114.009848                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.098228                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   126.313014                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        62479     71.54%     71.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16648     19.06%     90.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3424      3.92%     94.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1846      2.11%     96.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1185      1.36%     98.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1157      1.32%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          131      0.15%     99.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          101      0.12%     99.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          359      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        87330                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1213                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    111.341303                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.240403                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1992.977357                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1212     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1213                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1213                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.907667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.872480                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.105663                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             690     56.88%     56.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              41      3.38%     60.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             398     32.81%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              75      6.18%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               7      0.58%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1213                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3801531750                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6334094250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 675350000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28144.90                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46894.90                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      646.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       98.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   646.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    98.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.82                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.44                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   62031                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   6213                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                45.93                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               30.26                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     85869.27                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               306912900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               163124280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              476138040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              51865920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1058410080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1389943860                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            26054400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4325696940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      262913760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        27859590                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8088994740                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           605.303178                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10247725500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     14574250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    447828000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     76555500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    684436000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2653299750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9486848500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               316659000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               168293070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              488261760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              55191060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1060868640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1399396170                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            26928000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4301220570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      264845760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        38373000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8120038950                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           607.626230                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10224543000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16534250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    448910000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    102356000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    689512500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2673161000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9433068250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8560448                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8560448                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1287424                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1287424                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       133757                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             133757                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        20116                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             20116                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    640582265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            640582265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     96338531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            96338531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    736920795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           736920795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     133757                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     20116                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   133757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   20116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8560128                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1286400                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8560448                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1287424                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8462                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8471                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8287                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8447                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8319                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7860                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7924                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8161                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8162                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8187                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8722                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8596                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8812                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9060                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            8119                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8163                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1212                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1106                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1069                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1364                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1373                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1294                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1067                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1195                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1281                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1215                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1139                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1270                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1374                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1400                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1389                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1352                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13362694000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               133757                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               20116                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  66786                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  34285                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17009                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   8502                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4162                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1846                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    739                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    299                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     90                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     28                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   476                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   515                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   888                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1156                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1221                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1228                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1218                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1222                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1221                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1222                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1230                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1224                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1220                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1227                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1209                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1202                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1190                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        85124                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.665993                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.768452                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   129.474435                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        60456     71.02%     71.02% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16398     19.26%     90.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3399      3.99%     94.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1839      2.16%     96.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1176      1.38%     97.82% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1252      1.47%     99.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          122      0.14%     99.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           91      0.11%     99.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          391      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        85124                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1189                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    112.487805                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    32.818287                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1975.693724                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1188     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1189                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1189                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.904962                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.871995                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.066896                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             663     55.76%     55.76% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              45      3.78%     59.55% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             417     35.07%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              60      5.05%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               3      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1189                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3729551250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6237401250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 668760000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27884.08                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46634.08                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      640.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       96.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   640.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    96.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.76                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.52                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.46                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   62502                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   6218                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                46.73                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               30.91                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     86842.36                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               297659460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               158202165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              470747340                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              50529600                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1398550860                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            25866240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4316628810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      270909600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        23193285                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8072036310                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           604.034171                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10229371250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     14840500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    448342000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     57159250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    705317000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2670956750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9466926500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               310183020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               164843415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              484241940                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              54392400                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1060254000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1409004660                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            27016320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4307309310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      252515040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        37268970                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8107137105                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           606.660779                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10203160000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     17519250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    448650000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     99575000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    657386000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2693899500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9446512250                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8667968                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8667968                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1316032                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1316032                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       135437                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             135437                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        20563                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             20563                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    648628036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            648628036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     98479280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            98479280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    747107316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           747107316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     135437                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     20563                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   135437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   20563                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8667264                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1314688                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8667968                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1316032                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8628                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8564                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8400                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8520                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8392                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7952                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8049                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8261                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8298                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8308                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            8800                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8699                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            8902                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9101                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8273                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8279                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1248                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1158                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1105                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1393                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1395                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1286                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1138                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1237                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1323                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1224                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1157                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1263                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1399                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1441                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1378                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1397                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13363274500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               135437                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               20563                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  67098                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  34793                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  17429                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   8701                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4274                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1936                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    770                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    290                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    108                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   507                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   552                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   932                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1175                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1225                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1243                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1241                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1237                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1247                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1243                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1250                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1252                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1255                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1251                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1249                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1233                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1221                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1214                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        87822                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   113.656806                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.851258                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   126.367198                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        63047     71.79%     71.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16551     18.85%     90.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3475      3.96%     94.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1802      2.05%     96.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1162      1.32%     97.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1196      1.36%     99.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          117      0.13%     99.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           91      0.10%     99.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          381      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        87822                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1210                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    111.917355                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    32.567948                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1976.251204                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1209     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1210                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1210                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.976860                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.940768                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.119550                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             650     53.72%     53.72% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              41      3.39%     57.11% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             431     35.62%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              76      6.28%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20              10      0.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1210                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3837141000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6376378500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 677130000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28333.86                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47083.86                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      648.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       98.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   648.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    98.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.84                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.80                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   61955                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   6186                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                45.75                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               30.08                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     85662.02                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               308169540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               163780815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              476709240                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              51991200                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1410849180                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            25499520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4296318570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      282746880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        18613470                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8093806035                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           605.663209                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10203414500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     13561750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    448088000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     44867750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    736083500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2698477750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9422463250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               318915240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               169503675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              490232400                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              55238040                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1415092830                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            26496480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4311772980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      251001600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        33538410                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8134619085                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           608.717268                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10191150750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     15917000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    449696000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     81714500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    653446500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2706553750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9456214250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                133                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       17031231                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2690365                       # Number of instructions committed
system.cpu00.committedOps                     4753497                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             4681678                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu00.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       389338                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    4681678                       # number of integer instructions
system.cpu00.num_fp_insts                       72354                       # number of float instructions
system.cpu00.num_int_register_reads           9389914                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4019434                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2778883                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2127261                       # number of times the CC registers were written
system.cpu00.num_mem_refs                      942510                       # number of memory refs
system.cpu00.num_load_insts                    658203                       # Number of load instructions
system.cpu00.num_store_insts                   284307                       # Number of store instructions
system.cpu00.num_idle_cycles             6178463.471988                       # Number of idle cycles
system.cpu00.num_busy_cycles             10852767.528012                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.637227                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.362773                       # Percentage of idle cycles
system.cpu00.Branches                          456913                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu00.op_class::IntAlu                 3690258     77.63%     78.10% # Class of executed instruction
system.cpu00.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36957      0.78%     79.08% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51724      1.09%     80.17% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     80.17% # Class of executed instruction
system.cpu00.op_class::MemRead                 643186     13.53%     93.70% # Class of executed instruction
system.cpu00.op_class::MemWrite                282478      5.94%     99.65% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  4753497                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                145                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       20872626                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2966626                       # Number of instructions committed
system.cpu01.committedOps                     5194058                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5122153                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu01.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       422148                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5122153                       # number of integer instructions
system.cpu01.num_fp_insts                       72446                       # number of float instructions
system.cpu01.num_int_register_reads          10253963                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4394225                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2959827                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2290815                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1104536                       # number of memory refs
system.cpu01.num_load_insts                    787429                       # Number of load instructions
system.cpu01.num_store_insts                   317107                       # Number of store instructions
system.cpu01.num_idle_cycles             4572063.016650                       # Number of idle cycles
system.cpu01.num_busy_cycles             16300562.983350                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.780954                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.219046                       # Percentage of idle cycles
system.cpu01.Branches                          489819                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22445      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 3968681     76.41%     76.84% # Class of executed instruction
system.cpu01.op_class::IntMult                   9629      0.19%     77.03% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36971      0.71%     77.74% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51796      1.00%     78.73% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     78.73% # Class of executed instruction
system.cpu01.op_class::MemRead                 772404     14.87%     93.61% # Class of executed instruction
system.cpu01.op_class::MemWrite                315278      6.07%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15025      0.29%     99.96% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5194058                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                157                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       26554659                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3415372                       # Number of instructions committed
system.cpu02.committedOps                     5908006                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5836015                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu02.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       475139                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5836015                       # number of integer instructions
system.cpu02.num_fp_insts                       72538                       # number of float instructions
system.cpu02.num_int_register_reads          11654950                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5002055                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3251791                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2555263                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1368027                       # number of memory refs
system.cpu02.num_load_insts                    997973                       # Number of load instructions
system.cpu02.num_store_insts                   370054                       # Number of store instructions
system.cpu02.num_idle_cycles             171312.632940                       # Number of idle cycles
system.cpu02.num_busy_cycles             26383346.367060                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.993549                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.006451                       # Percentage of idle cycles
system.cpu02.Branches                          542932                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4419020     74.80%     75.18% # Class of executed instruction
system.cpu02.op_class::IntMult                   9647      0.16%     75.34% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36985      0.63%     75.97% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51868      0.88%     76.84% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     76.84% # Class of executed instruction
system.cpu02.op_class::MemRead                 982940     16.64%     93.48% # Class of executed instruction
system.cpu02.op_class::MemWrite                368225      6.23%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15033      0.25%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5908006                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                133                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       17059378                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2690397                       # Number of instructions committed
system.cpu03.committedOps                     4753544                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             4681725                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu03.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       389341                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    4681725                       # number of integer instructions
system.cpu03.num_fp_insts                       72354                       # number of float instructions
system.cpu03.num_int_register_reads           9390038                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4019475                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2778894                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2127287                       # number of times the CC registers were written
system.cpu03.num_mem_refs                      942544                       # number of memory refs
system.cpu03.num_load_insts                    658223                       # Number of load instructions
system.cpu03.num_store_insts                   284321                       # Number of store instructions
system.cpu03.num_idle_cycles             6170708.748797                       # Number of idle cycles
system.cpu03.num_busy_cycles             10888669.251203                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.638281                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.361719                       # Percentage of idle cycles
system.cpu03.Branches                          456905                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu03.op_class::IntAlu                 3690271     77.63%     78.10% # Class of executed instruction
system.cpu03.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36957      0.78%     79.08% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51724      1.09%     80.17% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     80.17% # Class of executed instruction
system.cpu03.op_class::MemRead                 643206     13.53%     93.70% # Class of executed instruction
system.cpu03.op_class::MemWrite                282492      5.94%     99.65% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  4753544                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                151                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24653584                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3254049                       # Number of instructions committed
system.cpu04.committedOps                     5651550                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5579602                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu04.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       456138                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5579602                       # number of integer instructions
system.cpu04.num_fp_insts                       72492                       # number of float instructions
system.cpu04.num_int_register_reads          11151553                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4783678                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3147031                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2460526                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1273310                       # number of memory refs
system.cpu04.num_load_insts                    922233                       # Number of load instructions
system.cpu04.num_store_insts                   351077                       # Number of store instructions
system.cpu04.num_idle_cycles             1912636.876865                       # Number of idle cycles
system.cpu04.num_busy_cycles             22740947.123135                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.922420                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.077580                       # Percentage of idle cycles
system.cpu04.Branches                          523862                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4257337     75.33%     75.73% # Class of executed instruction
system.cpu04.op_class::IntMult                   9641      0.17%     75.90% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36978      0.65%     76.55% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51832      0.92%     77.47% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     77.47% # Class of executed instruction
system.cpu04.op_class::MemRead                 907204     16.05%     93.52% # Class of executed instruction
system.cpu04.op_class::MemWrite                349248      6.18%     99.70% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5651550                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                157                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24847379                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3253422                       # Number of instructions committed
system.cpu05.committedOps                     5634089                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5562098                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu05.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       452745                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5562098                       # number of integer instructions
system.cpu05.num_fp_insts                       72538                       # number of float instructions
system.cpu05.num_int_register_reads          11127732                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4772924                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3128633                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2443279                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1274966                       # number of memory refs
system.cpu05.num_load_insts                    927322                       # Number of load instructions
system.cpu05.num_store_insts                   347644                       # Number of store instructions
system.cpu05.num_idle_cycles             1747506.109884                       # Number of idle cycles
system.cpu05.num_busy_cycles             23099872.890116                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.929670                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.070330                       # Percentage of idle cycles
system.cpu05.Branches                          520556                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4238164     75.22%     75.62% # Class of executed instruction
system.cpu05.op_class::IntMult                   9647      0.17%     75.79% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.66%     76.45% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51868      0.92%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.37% # Class of executed instruction
system.cpu05.op_class::MemRead                 912289     16.19%     93.56% # Class of executed instruction
system.cpu05.op_class::MemWrite                345815      6.14%     99.70% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5634089                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                163                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       26727084                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3445776                       # Number of instructions committed
system.cpu06.committedOps                     5940048                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5868014                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu06.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       475441                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5868014                       # number of integer instructions
system.cpu06.num_fp_insts                       72584                       # number of float instructions
system.cpu06.num_int_register_reads          11728082                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5033416                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3253731                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2556460                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1387866                       # number of memory refs
system.cpu06.num_load_insts                   1017582                       # Number of load instructions
system.cpu06.num_store_insts                   370284                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             26727083.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          543351                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4431167     74.60%     74.98% # Class of executed instruction
system.cpu06.op_class::IntMult                   9653      0.16%     75.14% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.62%     75.76% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51904      0.87%     76.64% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.64% # Class of executed instruction
system.cpu06.op_class::MemRead                1002545     16.88%     93.51% # Class of executed instruction
system.cpu06.op_class::MemWrite                368455      6.20%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5940048                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10635969                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569084                       # Number of instructions committed
system.cpu07.committedOps                     4545584                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473765                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372011                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473765                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991421                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846173                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683584                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040631                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873209                       # number of memory refs
system.cpu07.num_load_insts                    606226                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6403414.615822                       # Number of idle cycles
system.cpu07.num_busy_cycles             4232554.384178                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.397947                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.602053                       # Percentage of idle cycles
system.cpu07.Branches                          439585                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551646     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591209     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545584                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                139                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       18942274                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2826225                       # Number of instructions committed
system.cpu08.committedOps                     4970267                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             4898405                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu08.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       405495                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    4898405                       # number of integer instructions
system.cpu08.num_fp_insts                       72400                       # number of float instructions
system.cpu08.num_int_register_reads           9814790                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4203815                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2868028                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2207724                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1022076                       # number of memory refs
system.cpu08.num_load_insts                    721691                       # Number of load instructions
system.cpu08.num_store_insts                   300385                       # Number of store instructions
system.cpu08.num_idle_cycles             5517324.826187                       # Number of idle cycles
system.cpu08.num_busy_cycles             13424949.173813                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.708730                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.291270                       # Percentage of idle cycles
system.cpu08.Branches                          473192                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu08.op_class::IntAlu                 3827406     77.01%     77.46% # Class of executed instruction
system.cpu08.op_class::IntMult                   9623      0.19%     77.65% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.74%     78.39% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51760      1.04%     79.44% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     79.44% # Class of executed instruction
system.cpu08.op_class::MemRead                 706670     14.22%     93.65% # Class of executed instruction
system.cpu08.op_class::MemWrite                298556      6.01%     99.66% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  4970267                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                139                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       18971290                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2823498                       # Number of instructions committed
system.cpu09.committedOps                     4965855                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4893993                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu09.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       405158                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4893993                       # number of integer instructions
system.cpu09.num_fp_insts                       72400                       # number of float instructions
system.cpu09.num_int_register_reads           9806343                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4200077                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2866144                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2206100                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1020564                       # number of memory refs
system.cpu09.num_load_insts                    720455                       # Number of load instructions
system.cpu09.num_store_insts                   300109                       # Number of store instructions
system.cpu09.num_idle_cycles             5505180.332474                       # Number of idle cycles
system.cpu09.num_busy_cycles             13466109.667526                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.709815                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.290185                       # Percentage of idle cycles
system.cpu09.Branches                          472794                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3824506     77.02%     77.47% # Class of executed instruction
system.cpu09.op_class::IntMult                   9623      0.19%     77.66% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.74%     78.41% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51760      1.04%     79.45% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.45% # Class of executed instruction
system.cpu09.op_class::MemRead                 705434     14.21%     93.65% # Class of executed instruction
system.cpu09.op_class::MemWrite                298280      6.01%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4965855                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                145                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       22751410                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3093143                       # Number of instructions committed
system.cpu10.committedOps                     5394869                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5322964                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu10.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       437008                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5322964                       # number of integer instructions
system.cpu10.num_fp_insts                       72446                       # number of float instructions
system.cpu10.num_int_register_reads          10648067                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4565332                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3041600                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2365067                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1178854                       # number of memory refs
system.cpu10.num_load_insts                    846959                       # Number of load instructions
system.cpu10.num_store_insts                   331895                       # Number of store instructions
system.cpu10.num_idle_cycles             3384289.481003                       # Number of idle cycles
system.cpu10.num_busy_cycles             19367120.518997                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.851249                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.148751                       # Percentage of idle cycles
system.cpu10.Branches                          504741                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22445      0.42%      0.42% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4095168     75.91%     76.32% # Class of executed instruction
system.cpu10.op_class::IntMult                   9635      0.18%     76.50% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36971      0.69%     77.19% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51796      0.96%     78.15% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     78.15% # Class of executed instruction
system.cpu10.op_class::MemRead                 831934     15.42%     93.57% # Class of executed instruction
system.cpu10.op_class::MemWrite                330066      6.12%     99.69% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5394869                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                151                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       24665610                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3240154                       # Number of instructions committed
system.cpu11.committedOps                     5629025                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5557077                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu11.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       454412                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5557077                       # number of integer instructions
system.cpu11.num_fp_insts                       72492                       # number of float instructions
system.cpu11.num_int_register_reads          11107486                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4764605                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3137564                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2451844                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1265128                       # number of memory refs
system.cpu11.num_load_insts                    915829                       # Number of load instructions
system.cpu11.num_store_insts                   349299                       # Number of store instructions
system.cpu11.num_idle_cycles             1902471.431401                       # Number of idle cycles
system.cpu11.num_busy_cycles             22763138.568599                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.922869                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.077131                       # Percentage of idle cycles
system.cpu11.Branches                          522188                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4242994     75.38%     75.78% # Class of executed instruction
system.cpu11.op_class::IntMult                   9641      0.17%     75.95% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36978      0.66%     76.60% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51832      0.92%     77.52% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     77.52% # Class of executed instruction
system.cpu11.op_class::MemRead                 900800     16.00%     93.53% # Class of executed instruction
system.cpu11.op_class::MemWrite                347470      6.17%     99.70% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5629025                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                139                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       20843329                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   2946304                       # Number of instructions committed
system.cpu12.committedOps                     5160831                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5088969                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu12.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       419592                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5088969                       # number of integer instructions
system.cpu12.num_fp_insts                       72400                       # number of float instructions
system.cpu12.num_int_register_reads          10188925                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4366185                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2945567                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2278198                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1092716                       # number of memory refs
system.cpu12.num_load_insts                    778245                       # Number of load instructions
system.cpu12.num_store_insts                   314471                       # Number of store instructions
system.cpu12.num_idle_cycles             4588493.127530                       # Number of idle cycles
system.cpu12.num_busy_cycles             16254835.872470                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.779858                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.220142                       # Percentage of idle cycles
system.cpu12.Branches                          487300                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu12.op_class::IntAlu                 3947330     76.49%     76.92% # Class of executed instruction
system.cpu12.op_class::IntMult                   9623      0.19%     77.11% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36964      0.72%     77.82% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51760      1.00%     78.83% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.83% # Class of executed instruction
system.cpu12.op_class::MemRead                 763224     14.79%     93.62% # Class of executed instruction
system.cpu12.op_class::MemWrite                312642      6.06%     99.67% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5160831                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                145                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       22769400                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3090243                       # Number of instructions committed
system.cpu13.committedOps                     5390044                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5318139                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu13.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       436623                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5318139                       # number of integer instructions
system.cpu13.num_fp_insts                       72446                       # number of float instructions
system.cpu13.num_int_register_reads          10638635                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4561277                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3039501                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2363105                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1177128                       # number of memory refs
system.cpu13.num_load_insts                    845655                       # Number of load instructions
system.cpu13.num_store_insts                   331473                       # Number of store instructions
system.cpu13.num_idle_cycles             3371639.424203                       # Number of idle cycles
system.cpu13.num_busy_cycles             19397760.575797                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.851922                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.148078                       # Percentage of idle cycles
system.cpu13.Branches                          504393                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22445      0.42%      0.42% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4092069     75.92%     76.34% # Class of executed instruction
system.cpu13.op_class::IntMult                   9635      0.18%     76.51% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.69%     77.20% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51796      0.96%     78.16% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.16% # Class of executed instruction
system.cpu13.op_class::MemRead                 830630     15.41%     93.57% # Class of executed instruction
system.cpu13.op_class::MemWrite                329644      6.12%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5390044                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3887973                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13363542000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3605838                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              420428                       # Transaction distribution
system.piobus.trans_dist::ReadResp             420428                       # Transaction distribution
system.piobus.trans_dist::WriteReq                448                       # Transaction distribution
system.piobus.trans_dist::WriteResp               448                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        21882                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        21882                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        54346                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        54346                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       106994                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       106994                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        21874                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        21874                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        88146                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        88146                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        84618                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        84618                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       107192                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       107192                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4554                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4554                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        37940                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        37940                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        37542                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        37542                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        69246                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        69246                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        86472                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        86472                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        52048                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        52048                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        68898                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        68898                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 841752                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        87528                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        87528                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       217384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       217384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       427976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       427976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        87496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        87496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       352584                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       352584                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       338472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       338472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       428768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       428768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18216                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18216                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       151760                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       151760                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       150168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       150168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       276984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       276984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       345888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       345888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       208192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       208192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       275592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       275592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3367008                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           301863000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           222230000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           23404500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           59855000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          120432500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           23440000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          98847500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          94929000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         118993000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4532000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          41341000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          40897000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          76652500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          97106500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          57538000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          76461500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.6                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     71037045                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004822                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    71035393    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     71037045                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       71037045                      
system.ruby.latency_hist_seqr::mean          3.137456                      
system.ruby.latency_hist_seqr::gmean         1.532235                      
system.ruby.latency_hist_seqr::stdev        15.980256                      
system.ruby.latency_hist_seqr            |    71018313     99.97%     99.97% |       10851      0.02%     99.99% |        7358      0.01%    100.00% |         490      0.00%    100.00% |          31      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         71037045                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70496016                      
system.ruby.hit_latency_hist_seqr::mean      1.852766                      
system.ruby.hit_latency_hist_seqr::gmean     1.478367                      
system.ruby.hit_latency_hist_seqr::stdev     1.391227                      
system.ruby.hit_latency_hist_seqr        |    50684645     71.90%     71.90% |           0      0.00%     71.90% |    19721548     27.98%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |       71923      0.10%     99.97% |           1      0.00%     99.97% |       17899      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70496016                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       541029                      
system.ruby.miss_latency_hist_seqr::mean   170.532472                      
system.ruby.miss_latency_hist_seqr::gmean   162.410162                      
system.ruby.miss_latency_hist_seqr::stdev    71.003772                      
system.ruby.miss_latency_hist_seqr       |      522297     96.54%     96.54% |       10851      2.01%     98.54% |        7358      1.36%     99.90% |         490      0.09%     99.99% |          31      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       541029                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits       907870                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        23817                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       931687                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      3594974                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1654                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      3596628                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         5486                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        19985                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        25471                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1037365                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40116                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1077481                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3904136                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2490                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3906626                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         6989                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        35617                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        42606                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles            96                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1096626                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        47723                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1144349                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4046269                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1664                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4047933                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         6317                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        43070                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        49387                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles          132                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1165809                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        56201                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1222010                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4211009                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1672                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4212681                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         6068                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        51805                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        57873                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles          401                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1027898                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        38912                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1066810                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      3881614                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1654                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      3883268                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         6166                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        34400                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        40566                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles           74                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1095373                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        47424                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1142797                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4042831                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1699                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4044530                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         6276                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        42847                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        49123                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          229                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1248184                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        66464                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1314648                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4406490                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2479                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4408969                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         7691                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        61252                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        68943                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles           344                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits       908007                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        23718                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       931725                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      3595000                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      3596659                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         5385                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        19992                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        25377                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1172209                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        57146                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1229355                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4226072                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2480                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4228552                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits         6889                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        52737                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        59626                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles           367                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1176988                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        55787                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1232775                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4213508                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1657                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4215165                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         5509                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        51935                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        57444                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           700                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1267224                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        67164                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1334388                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4428732                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1705                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4430437                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits         9964                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        58905                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        68869                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles           678                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855501                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15549                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871050                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447696                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1661                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449357                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5144                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17210                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits       971548                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        31676                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1003224                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      3747488                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1687                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      3749175                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         5975                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        27388                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        33363                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles            20                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits       970366                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        31545                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1001911                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3744384                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1671                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3746055                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         5964                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        27252                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        33216                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles            10                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      5411592                      
system.ruby.network.routers00.buffer_writes      5411592                      
system.ruby.network.routers00.sw_input_arbiter_activity      5603528                      
system.ruby.network.routers00.sw_output_arbiter_activity      5411592                      
system.ruby.network.routers00.crossbar_activity      5411592                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      5779979                      
system.ruby.network.routers01.buffer_writes      5779979                      
system.ruby.network.routers01.sw_input_arbiter_activity      5970527                      
system.ruby.network.routers01.sw_output_arbiter_activity      5779979                      
system.ruby.network.routers01.crossbar_activity      5779979                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      6380811                      
system.ruby.network.routers02.buffer_writes      6380811                      
system.ruby.network.routers02.sw_input_arbiter_activity      6606241                      
system.ruby.network.routers02.sw_output_arbiter_activity      6380811                      
system.ruby.network.routers02.crossbar_activity      6380811                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      5448889                      
system.ruby.network.routers03.buffer_writes      5448889                      
system.ruby.network.routers03.sw_input_arbiter_activity      5658816                      
system.ruby.network.routers03.sw_output_arbiter_activity      5448889                      
system.ruby.network.routers03.crossbar_activity      5448889                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      7233455                      
system.ruby.network.routers04.buffer_writes      7233455                      
system.ruby.network.routers04.sw_input_arbiter_activity      7650314                      
system.ruby.network.routers04.sw_output_arbiter_activity      7233455                      
system.ruby.network.routers04.crossbar_activity      7233455                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      6471917                      
system.ruby.network.routers05.buffer_writes      6471917                      
system.ruby.network.routers05.sw_input_arbiter_activity      6800694                      
system.ruby.network.routers05.sw_output_arbiter_activity      6471917                      
system.ruby.network.routers05.crossbar_activity      6471917                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      7007486                      
system.ruby.network.routers06.buffer_writes      7007486                      
system.ruby.network.routers06.sw_input_arbiter_activity      7423437                      
system.ruby.network.routers06.sw_output_arbiter_activity      7007486                      
system.ruby.network.routers06.crossbar_activity      7007486                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      6970864                      
system.ruby.network.routers07.buffer_writes      6970864                      
system.ruby.network.routers07.sw_input_arbiter_activity      7434121                      
system.ruby.network.routers07.sw_output_arbiter_activity      6970864                      
system.ruby.network.routers07.crossbar_activity      6970864                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3690865                      
system.ruby.network.routers08.buffer_writes      3690865                      
system.ruby.network.routers08.sw_input_arbiter_activity      3998945                      
system.ruby.network.routers08.sw_output_arbiter_activity      3690865                      
system.ruby.network.routers08.crossbar_activity      3690865                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3826996                      
system.ruby.network.routers09.buffer_writes      3826996                      
system.ruby.network.routers09.sw_input_arbiter_activity      4047532                      
system.ruby.network.routers09.sw_output_arbiter_activity      3826996                      
system.ruby.network.routers09.crossbar_activity      3826996                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4436902                      
system.ruby.network.routers10.buffer_writes      4436902                      
system.ruby.network.routers10.sw_input_arbiter_activity      4779847                      
system.ruby.network.routers10.sw_output_arbiter_activity      4436902                      
system.ruby.network.routers10.crossbar_activity      4436902                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      4315330                      
system.ruby.network.routers11.buffer_writes      4315330                      
system.ruby.network.routers11.sw_input_arbiter_activity      4660722                      
system.ruby.network.routers11.sw_output_arbiter_activity      4315330                      
system.ruby.network.routers11.crossbar_activity      4315330                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2353846                      
system.ruby.network.routers12.buffer_writes      2353846                      
system.ruby.network.routers12.sw_input_arbiter_activity      2453091                      
system.ruby.network.routers12.sw_output_arbiter_activity      2353846                      
system.ruby.network.routers12.crossbar_activity      2353846                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2994821                      
system.ruby.network.routers13.buffer_writes      2994821                      
system.ruby.network.routers13.sw_input_arbiter_activity      3165658                      
system.ruby.network.routers13.sw_output_arbiter_activity      2994821                      
system.ruby.network.routers13.crossbar_activity      2994821                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3280858                      
system.ruby.network.routers14.buffer_writes      3280858                      
system.ruby.network.routers14.sw_input_arbiter_activity      3403395                      
system.ruby.network.routers14.sw_output_arbiter_activity      3280858                      
system.ruby.network.routers14.crossbar_activity      3280858                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2847891                      
system.ruby.network.routers15.buffer_writes      2847891                      
system.ruby.network.routers15.sw_input_arbiter_activity      2957994                      
system.ruby.network.routers15.sw_output_arbiter_activity      2847891                      
system.ruby.network.routers15.crossbar_activity      2847891                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      670324      3.68%      3.68% |     8244730     45.20%     48.88% |     8653594     47.45%     96.32% |      670323      3.68%    100.00%
system.ruby.network.packets_received::total     18238971                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      670324      3.68%      3.68% |     8244730     45.20%     48.88% |     8653594     47.45%     96.32% |      670323      3.68%    100.00%
system.ruby.network.packets_injected::total     18238971                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6742132                       |    82115869                       |    90487058                       |     8396090                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1460742                       |   115158743                       |    82761295                       |     6703230                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      670324     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      670323     50.00%    100.00%
system.ruby.network.memory_received::total      1340647                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6742132                       |           0                       |           0                       |     8396090                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1460742                       |           0                       |           0                       |     6703230                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |   10.058020                       |    9.959801                       |   10.456587                       |   12.525439                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.179158                       |   13.967558                       |    9.563806                       |          10                      
system.ruby.network.average_packet_network_latency    10.293407                      
system.ruby.network.average_packet_queueing_latency    11.299103                      
system.ruby.network.average_packet_latency    21.592510                      
system.ruby.network.average_memory_network_latency    11.291729                      
system.ruby.network.average_memory_queueing_latency     6.089576                      
system.ruby.network.average_memory_latency    17.381305                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      670324      3.23%      3.23% |     8244730     39.77%     43.01% |    10817710     52.19%     95.20% |      995819      4.80%    100.00%
system.ruby.network.flits_received::total     20728583                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      670324      3.23%      3.23% |     8244730     39.77%     43.01% |    10817710     52.19%     95.20% |      995819      4.80%    100.00%
system.ruby.network.flits_injected::total     20728583                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6742132                       |    82115869                       |   117369165                       |    14153660                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1460742                       |   115158743                       |    89303875                       |     9958190                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |   10.058020                       |    9.959801                       |   10.849724                       |   14.213085                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.179158                       |   13.967558                       |    8.255340                       |          10                      
system.ruby.network.average_flit_network_latency    10.631736                      
system.ruby.network.average_flit_queueing_latency    10.414680                      
system.ruby.network.average_flit_latency    21.046416                      
system.ruby.network.ext_in_link_utilization     20728583                      
system.ruby.network.ext_out_link_utilization     20728583                      
system.ruby.network.int_link_utilization     57723919                      
system.ruby.network.avg_link_utilization     3.710883                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.086401      2.33%      2.33% |    0.025520      0.69%      3.02% |    0.006659      0.18%      3.20% |    0.006414      0.17%      3.37% |    0.925580     24.94%     28.31% |    0.294892      7.95%     36.26% |    0.158276      4.27%     40.52% |    0.083008      2.24%     42.76% |    1.068031     28.78%     71.54% |    0.447860     12.07%     83.61% |    0.253926      6.84%     90.45% |    0.168005      4.53%     94.98% |    0.153134      4.13%     99.11% |    0.014531      0.39%     99.50% |    0.009758      0.26%     99.76% |    0.008889      0.24%    100.00%
system.ruby.network.avg_vc_load::total       3.710883                      
system.ruby.network.average_hops             2.784750                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13363542000                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     10449562                      
system.ruby.LD.latency_hist_seqr::mean       8.468767                      
system.ruby.LD.latency_hist_seqr::gmean      1.770713                      
system.ruby.LD.latency_hist_seqr::stdev     35.902859                      
system.ruby.LD.latency_hist_seqr         |    10435482     99.87%     99.87% |        8261      0.08%     99.94% |        5444      0.05%    100.00% |         363      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10449562                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10053608                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.883971                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.480094                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.555231                      
system.ruby.LD.hit_latency_hist_seqr     |     7261281     72.23%     72.23% |           0      0.00%     72.23% |     2725319     27.11%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |       53321      0.53%     99.86% |           1      0.00%     99.86% |       13686      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10053608                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       395954                      
system.ruby.LD.miss_latency_hist_seqr::mean   175.662317                      
system.ruby.LD.miss_latency_hist_seqr::gmean   167.901851                      
system.ruby.LD.miss_latency_hist_seqr::stdev    70.015601                      
system.ruby.LD.miss_latency_hist_seqr    |      381874     96.44%     96.44% |        8261      2.09%     98.53% |        5444      1.37%     99.91% |         363      0.09%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       395954                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4528593                      
system.ruby.ST.latency_hist_seqr::mean       5.879138                      
system.ruby.ST.latency_hist_seqr::gmean      1.606368                      
system.ruby.ST.latency_hist_seqr::stdev     27.355069                      
system.ruby.ST.latency_hist_seqr         |     4524581     99.91%     99.91% |        2259      0.05%     99.96% |        1620      0.04%    100.00% |         114      0.00%    100.00% |          18      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4528593                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4405861                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.775614                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.417028                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.434370                      
system.ruby.ST.hit_latency_hist_seqr     |     3311498     75.16%     75.16% |           0      0.00%     75.16% |     1076938     24.44%     99.60% |           0      0.00%     99.60% |           0      0.00%     99.60% |       13364      0.30%     99.91% |           0      0.00%     99.91% |        4061      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4405861                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       122732                      
system.ruby.ST.miss_latency_hist_seqr::mean   153.188386                      
system.ruby.ST.miss_latency_hist_seqr::gmean   144.910504                      
system.ruby.ST.miss_latency_hist_seqr::stdev    72.336795                      
system.ruby.ST.miss_latency_hist_seqr    |      118720     96.73%     96.73% |        2259      1.84%     98.57% |        1620      1.32%     99.89% |         114      0.09%     99.98% |          18      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       122732                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55516035                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.924915                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.490353                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.837873                      
system.ruby.IFETCH.latency_hist_seqr     |    55497684     99.97%     99.97% |       17745      0.03%    100.00% |         257      0.00%    100.00% |          53      0.00%    100.00% |         141      0.00%    100.00% |         143      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55516035                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55495293                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.860101                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.487720                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.359065                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39596756     71.35%     71.35% |           0      0.00%     71.35% |    15893447     28.64%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        4989      0.01%    100.00% |           0      0.00%    100.00% |         101      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55495293                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20742                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   175.336901                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   168.883982                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    66.320244                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2391     11.53%     11.53% |       17745     85.55%     97.08% |         257      1.24%     98.32% |          53      0.26%     98.57% |         141      0.68%     99.25% |         143      0.69%     99.94% |          10      0.05%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20742                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       542855                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.644638                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.085873                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.659452                      
system.ruby.RMW_Read.latency_hist_seqr   |      541492     99.75%     99.75% |        1329      0.24%     99.99% |          18      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       542855                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       541254                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.149070                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.069879                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.685159                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      515110     95.17%     95.17% |           0      0.00%     95.17% |       25844      4.77%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |         249      0.05%     99.99% |           0      0.00%     99.99% |          51      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       541254                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1601                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   169.182386                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   163.885897                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    57.693624                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         238     14.87%     14.87% |        1329     83.01%     97.88% |          18      1.12%     99.00% |           3      0.19%     99.19% |           4      0.25%     99.44% |           6      0.37%     99.81% |           3      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1601                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70406193                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.840333                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.474496                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.347160                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50684645     71.99%     71.99% |           0      0.00%     71.99% |           0      0.00%     71.99% |    19721548     28.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70406193                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    61.452265                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    60.706739                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev    10.002561                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         135      4.70%      4.70% |        1667     58.08%     62.79% |         941     32.79%     95.57% |         101      3.52%     99.09% |          18      0.63%     99.72% |           8      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    12.009059                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    11.730139                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.623709                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |          91      3.17%      3.17% |        1449     50.49%     53.66% |        1056     36.79%     90.45% |         266      9.27%     99.72% |           8      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    31.687456                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    31.111219                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.201106                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        1970     68.64%     68.64% |         780     27.18%     95.82% |          94      3.28%     99.09% |          16      0.56%     99.65% |           7      0.24%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    16.755749                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     6.541760                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |          10      0.35%      0.35% |         106      3.69%      4.04% |         484     16.86%     20.91% |         850     29.62%     50.52% |         583     20.31%     70.84% |         362     12.61%     83.45% |         243      8.47%     91.92% |         152      5.30%     97.21% |          72      2.51%     99.72% |           8      0.28%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        89823                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.597820                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.541538                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.198359                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       71923     80.07%     80.07% |           1      0.00%     80.07% |       17899     19.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        89823                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       538159                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   171.114197                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   163.264738                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    70.739633                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      519427     96.52%     96.52% |       10851      2.02%     98.54% |        7358      1.37%     99.90% |         490      0.09%     99.99% |          31      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       538159                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       538159                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.281638                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.137889                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.919505                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      538105     99.99%     99.99% |           3      0.00%     99.99% |          14      0.00%     99.99% |          24      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       538159                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       538159                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    13.270086                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.889903                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     3.113751                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |       21071      3.92%      3.92% |      396197     73.62%     77.54% |      120751     22.44%     99.97% |         100      0.02%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          19      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       538159                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       538159                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    34.336715                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    33.338651                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev     9.868556                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      244869     45.50%     45.50% |      280436     52.11%     97.61% |       11589      2.15%     99.76% |        1171      0.22%     99.98% |          80      0.01%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       538159                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       538159                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   122.225759                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   112.694175                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    69.923536                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      316112     58.74%     58.74% |      210310     39.08%     97.82% |        2961      0.55%     98.37% |        2024      0.38%     98.75% |        4473      0.83%     99.58% |        2040      0.38%     99.96% |         179      0.03%     99.99% |          36      0.01%    100.00% |          14      0.00%    100.00% |          10      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       538159                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      9986600                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.818693                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.459825                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.336346                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7261281     72.71%     72.71% |           0      0.00%     72.71% |           0      0.00%     72.71% |     2725319     27.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      9986600                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    61.219866                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    60.502278                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.799651                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          85      4.74%      4.74% |        1060     59.15%     63.90% |         576     32.14%     96.04% |          56      3.12%     99.16% |           9      0.50%     99.67% |           6      0.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        67008                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.612748                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.555396                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.209453                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       53321     79.57%     79.57% |           1      0.00%     79.58% |       13686     20.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        67008                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       394162                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   176.182613                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   168.682803                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    69.743963                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |      380082     96.43%     96.43% |        8261      2.10%     98.52% |        5444      1.38%     99.90% |         363      0.09%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       394162                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4388436                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.736211                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.405231                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.290979                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3311498     75.46%     75.46% |           0      0.00%     75.46% |           0      0.00%     75.46% |     1076938     24.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4388436                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    61.838590                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    61.048153                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev    10.324085                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          50      4.64%      4.64% |         607     56.31%     60.95% |         365     33.86%     94.81% |          45      4.17%     98.98% |           9      0.83%     99.81% |           2      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        17425                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.699168                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.635951                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.268369                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       13364     76.69%     76.69% |           0      0.00%     76.69% |        4061     23.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        17425                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       121654                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   153.997855                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   146.024794                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    72.134840                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |      117642     96.70%     96.70% |        2259      1.86%     98.56% |        1620      1.33%     99.89% |         114      0.09%     99.98% |          18      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       121654                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55490203                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.859257                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.487447                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.356263                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39596756     71.36%     71.36% |           0      0.00%     71.36% |           0      0.00%     71.36% |    15893447     28.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55490203                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         5090                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.059528                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.052765                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.418421                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        4989     98.02%     98.02% |           0      0.00%     98.02% |         101      1.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         5090                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20742                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   175.336901                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   168.883982                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    66.320244                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2391     11.53%     11.53% |       17745     85.55%     97.08% |         257      1.24%     98.32% |          53      0.26%     98.57% |         141      0.68%     99.25% |         143      0.69%     99.94% |          10      0.05%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20742                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       540954                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.143325                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.068472                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.639869                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      515110     95.22%     95.22% |           0      0.00%     95.22% |           0      0.00%     95.22% |       25844      4.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       540954                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          300                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.510000                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.460345                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.128781                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         249     83.00%     83.00% |           0      0.00%     83.00% |          51     17.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          300                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1601                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   169.182386                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   163.885897                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    57.693624                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         238     14.87%     14.87% |        1329     83.01%     97.88% |          18      1.12%     99.00% |           3      0.19%     99.19% |           4      0.25%     99.44% |           6      0.37%     99.81% |           3      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1601                      
system.ruby.Directory_Controller.GETX    |       30987     24.92%     24.92% |       31106     25.02%     49.94% |       31177     25.07%     75.01% |       31071     24.99%    100.00%
system.ruby.Directory_Controller.GETX::total       124341                      
system.ruby.Directory_Controller.GETS    |      103572     24.85%     24.85% |      104744     25.13%     49.99% |      103327     24.79%     74.78% |      105099     25.22%    100.00%
system.ruby.Directory_Controller.GETS::total       416742                      
system.ruby.Directory_Controller.PUT     |       32098     24.83%     24.83% |       32515     25.15%     49.97% |       31984     24.74%     74.71% |       32698     25.29%    100.00%
system.ruby.Directory_Controller.PUT::total       129295                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      134549     24.87%     24.87% |      135830     25.11%     49.98% |      134484     24.86%     74.83% |      136151     25.17%    100.00%
system.ruby.Directory_Controller.UnblockM::total       541014                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       11937     24.91%     24.91% |       11981     25.00%     49.91% |       11868     24.77%     74.68% |       12135     25.32%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        47921                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       20161     24.78%     24.78% |       20534     25.23%     50.01% |       20116     24.72%     74.73% |       20563     25.27%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        81374                      
system.ruby.Directory_Controller.Memory_Data |      133877     24.88%     24.88% |      135088     25.10%     49.98% |      133757     24.85%     74.83% |      135437     25.17%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       538159                      
system.ruby.Directory_Controller.Memory_Ack |       20161     24.78%     24.78% |       20534     25.23%     50.01% |       20116     24.72%     74.73% |       20563     25.27%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        81374                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       32098     24.83%     24.83% |       32515     25.15%     49.97% |       31984     24.74%     74.71% |       32698     25.29%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       129295                      
system.ruby.Directory_Controller.E.GETX  |       30732     24.93%     24.93% |       30825     25.01%     49.94% |       30896     25.07%     75.01% |       30802     24.99%    100.00%
system.ruby.Directory_Controller.E.GETX::total       123255                      
system.ruby.Directory_Controller.E.GETS  |      103145     24.86%     24.86% |      104263     25.13%     49.99% |      102861     24.79%     74.78% |      104635     25.22%    100.00%
system.ruby.Directory_Controller.E.GETS::total       414904                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      134549     24.87%     24.87% |      135830     25.11%     49.98% |      134484     24.86%     74.83% |      136151     25.17%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       541014                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      133877     24.88%     24.88% |      135088     25.10%     49.98% |      133757     24.85%     74.83% |      135437     25.17%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       538159                      
system.ruby.Directory_Controller.WB.GETX |           3     37.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           3     37.50%    100.00%
system.ruby.Directory_Controller.WB.GETX::total            8                      
system.ruby.Directory_Controller.WB.GETS |           7     15.22%     15.22% |          19     41.30%     56.52% |           4      8.70%     65.22% |          16     34.78%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           46                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       11937     24.91%     24.91% |       11981     25.00%     49.91% |       11868     24.77%     74.68% |       12135     25.32%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        47921                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       20161     24.78%     24.78% |       20534     25.23%     50.01% |       20116     24.72%     74.73% |       20563     25.27%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        81374                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       20161     24.78%     24.78% |       20534     25.23%     50.01% |       20116     24.72%     74.73% |       20563     25.27%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        81374                      
system.ruby.L1Cache_Controller.Load      |      627658      6.01%      6.01% |      724397      6.93%     12.94% |      882293      8.44%     21.38% |      627675      6.01%     27.39% |      825398      7.90%     35.29% |        4200      0.04%     35.33% |        4200      0.04%     35.37% |      834038      7.98%     43.35% |      901762      8.63%     51.98% |      593007      5.67%     57.65% |      675149      6.46%     64.12% |      674250      6.45%     70.57% |      769086      7.36%     77.93% |      820715      7.85%     85.78% |      717606      6.87%     92.65% |      768172      7.35%    100.00%
system.ruby.L1Cache_Controller.Load::total     10449606                      
system.ruby.L1Cache_Controller.Ifetch    |     3596628      6.48%      6.48% |     3906626      7.04%     13.52% |     4408969      7.94%     21.46% |     3596659      6.48%     27.94% |     4228552      7.62%     35.55% |           0      0.00%     35.55% |           0      0.00%     35.55% |     4215165      7.59%     43.15% |     4430437      7.98%     51.13% |     3449357      6.21%     57.34% |     3749175      6.75%     64.09% |     3746055      6.75%     70.84% |     4047934      7.29%     78.13% |     4212682      7.59%     85.72% |     3883268      6.99%     92.71% |     4044530      7.29%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55516037                      
system.ruby.L1Cache_Controller.Store     |      304029      5.99%      5.99% |      353087      6.96%     12.96% |      432360      8.53%     21.48% |      304050      6.00%     27.48% |      403971      7.97%     35.44% |        4200      0.08%     35.53% |        4200      0.08%     35.61% |      398745      7.86%     43.47% |      432634      8.53%     52.00% |      278043      5.48%     57.48% |      328075      6.47%     63.95% |      327661      6.46%     70.41% |      375264      7.40%     77.81% |      401301      7.91%     85.73% |      349204      6.89%     92.61% |      374632      7.39%    100.00%
system.ruby.L1Cache_Controller.Store::total      5071456                      
system.ruby.L1Cache_Controller.L2_Replacement |          57      0.04%      0.04% |        2774      2.15%      2.19% |       26947     20.84%     23.03% |          76      0.06%     23.09% |       18467     14.28%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |       17713     13.70%     51.07% |       24712     19.11%     70.19% |           1      0.00%     70.19% |         547      0.42%     70.61% |         170      0.13%     70.74% |        9119      7.05%     77.79% |       17531     13.56%     91.35% |        2385      1.84%     93.20% |        8796      6.80%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       129295                      
system.ruby.L1Cache_Controller.L1_to_L2  |       23851      3.93%      3.93% |       40968      6.76%     10.69% |       67304     11.10%     21.80% |       23747      3.92%     25.71% |       57996      9.57%     35.28% |           0      0.00%     35.28% |           0      0.00%     35.28% |       55807      9.21%     44.49% |       67231     11.09%     55.58% |       15573      2.57%     58.15% |       31725      5.23%     63.38% |       31580      5.21%     68.59% |       47753      7.88%     76.47% |       56234      9.28%     85.74% |       38936      6.42%     92.17% |       47485      7.83%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       606190                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        5301      6.26%      6.26% |        5971      7.05%     13.30% |        6715      7.92%     21.23% |        5195      6.13%     27.36% |        5900      6.96%     34.32% |           0      0.00%     34.32% |           0      0.00%     34.32% |        5352      6.32%     40.64% |        9758     11.52%     52.15% |        4952      5.84%     58.00% |        5758      6.80%     64.79% |        5765      6.80%     71.60% |        6139      7.25%     78.84% |        5886      6.95%     85.79% |        5986      7.06%     92.85% |        6055      7.15%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        84733                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         185      3.63%      3.63% |        1018     20.00%     23.63% |         976     19.17%     42.81% |         190      3.73%     46.54% |         989     19.43%     65.97% |           0      0.00%     65.97% |           0      0.00%     65.97% |         157      3.08%     69.06% |         206      4.05%     73.10% |         192      3.77%     76.88% |         217      4.26%     81.14% |         199      3.91%     85.05% |         178      3.50%     88.55% |         182      3.58%     92.12% |         180      3.54%     95.66% |         221      4.34%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         5090                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        5486      6.11%      6.11% |        6989      7.78%     13.89% |        7691      8.56%     22.45% |        5385      6.00%     28.45% |        6889      7.67%     36.12% |           0      0.00%     36.12% |           0      0.00%     36.12% |        5509      6.13%     42.25% |        9964     11.09%     53.34% |        5144      5.73%     59.07% |        5975      6.65%     65.72% |        5964      6.64%     72.36% |        6317      7.03%     79.39% |        6068      6.76%     86.15% |        6166      6.86%     93.01% |        6276      6.99%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        89823                      
system.ruby.L1Cache_Controller.Other_GETX |      113868      6.11%      6.11% |      113772      6.10%     12.21% |      113526      6.09%     18.29% |      113861      6.11%     24.40% |      113231      6.07%     30.47% |      123808      6.64%     37.11% |      123808      6.64%     43.75% |      121798      6.53%     50.28% |      121842      6.53%     56.81% |      121787      6.53%     63.34% |      114072      6.12%     69.46% |      114067      6.12%     75.57% |      113851      6.10%     81.68% |      113558      6.09%     87.77% |      114149      6.12%     93.89% |      113997      6.11%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1864995                      
system.ruby.L1Cache_Controller.Other_GETS |      407176      6.51%      6.51% |      391640      6.27%     12.78% |      366251      5.86%     18.64% |      407176      6.51%     25.15% |      375061      6.00%     31.15% |      416332      6.66%     37.82% |      416332      6.66%     44.48% |      367296      5.88%     50.35% |      360282      5.76%     56.12% |      407176      6.51%     62.63% |      399569      6.39%     69.02% |      399710      6.39%     75.42% |      384108      6.15%     81.56% |      375666      6.01%     87.57% |      392480      6.28%     93.85% |      384185      6.15%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6250440                      
system.ruby.L1Cache_Controller.Ack       |      299672      3.69%      3.69% |      534152      6.58%     10.28% |      918677     11.32%     21.60% |      299777      3.70%     25.30% |      790952      9.75%     35.05% |       12621      0.16%     35.20% |       12621      0.16%     35.36% |      778922      9.60%     44.96% |      883472     10.89%     55.85% |      180887      2.23%     58.08% |      410717      5.06%     63.14% |      408677      5.04%     68.18% |      645947      7.96%     76.14% |      776972      9.58%     85.72% |      515897      6.36%     92.08% |      642602      7.92%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8112565                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       19983      3.69%      3.69% |       35615      6.58%     10.28% |       61250     11.32%     21.60% |       19990      3.70%     25.29% |       52735      9.75%     35.04% |         889      0.16%     35.21% |         889      0.16%     35.37% |       51933      9.60%     44.97% |       58903     10.89%     55.86% |       12064      2.23%     58.09% |       27386      5.06%     63.15% |       27250      5.04%     68.19% |       43068      7.96%     76.15% |       51803      9.58%     85.72% |       34398      6.36%     92.08% |       42845      7.92%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       541001                      
system.ruby.L1Cache_Controller.Writeback_Ack |          57      0.04%      0.04% |        2774      2.15%      2.19% |       26947     20.84%     23.03% |          76      0.06%     23.09% |       18467     14.28%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |       17713     13.70%     51.07% |       24712     19.11%     70.19% |           1      0.00%     70.19% |         547      0.42%     70.61% |         170      0.13%     70.74% |        9119      7.05%     77.79% |       17531     13.56%     91.35% |        2385      1.84%     93.20% |        8796      6.80%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       129295                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       19984      3.69%      3.69% |       35616      6.58%     10.28% |       61251     11.32%     21.60% |       19991      3.70%     25.29% |       52736      9.75%     35.04% |         889      0.16%     35.21% |         889      0.16%     35.37% |       51934      9.60%     44.97% |       58904     10.89%     55.86% |       12065      2.23%     58.09% |       27387      5.06%     63.15% |       27251      5.04%     68.19% |       43069      7.96%     76.15% |       51804      9.58%     85.72% |       34399      6.36%     92.08% |       42846      7.92%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       541015                      
system.ruby.L1Cache_Controller.I.Load    |        8051      2.03%      2.03% |       23584      5.96%      7.99% |       48942     12.36%     20.35% |        8051      2.03%     22.38% |       40144     10.14%     32.52% |         364      0.09%     32.61% |         364      0.09%     32.71% |       47900     12.10%     44.80% |       54915     13.87%     58.67% |        8051      2.03%     60.71% |       15657      3.95%     64.66% |       15514      3.92%     68.58% |       31102      7.85%     76.43% |       39540      9.99%     86.42% |       22742      5.74%     92.16% |       31033      7.84%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       395954                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1469      7.08%      7.08% |        1472      7.10%     14.18% |        1503      7.25%     21.43% |        1469      7.08%     28.51% |        1491      7.19%     35.70% |           0      0.00%     35.70% |           0      0.00%     35.70% |        1500      7.23%     42.93% |        1499      7.23%     50.15% |        1469      7.08%     57.24% |        1470      7.09%     64.32% |        1472      7.10%     71.42% |        1486      7.16%     78.58% |        1490      7.18%     85.77% |        1474      7.11%     92.87% |        1478      7.13%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20742                      
system.ruby.L1Cache_Controller.I.Store   |       10464      8.42%      8.42% |       10560      8.49%     16.91% |       10806      8.69%     25.60% |       10471      8.42%     34.03% |       11101      8.93%     42.96% |         525      0.42%     43.38% |         525      0.42%     43.80% |        2534      2.04%     45.84% |        2490      2.00%     47.84% |        2545      2.05%     49.89% |       10260      8.25%     58.14% |       10265      8.26%     66.40% |       10481      8.43%     74.83% |       10774      8.67%     83.50% |       10183      8.19%     91.69% |       10335      8.31%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       124319                      
system.ruby.L1Cache_Controller.I.Other_GETX |      113818      6.11%      6.11% |      113722      6.10%     12.21% |      113476      6.09%     18.30% |      113811      6.11%     24.40% |      113181      6.07%     30.47% |      123619      6.63%     37.11% |      123619      6.63%     43.74% |      121748      6.53%     50.27% |      121792      6.53%     56.80% |      121737      6.53%     63.34% |      114022      6.12%     69.45% |      114017      6.12%     75.57% |      113801      6.11%     81.68% |      113508      6.09%     87.77% |      114099      6.12%     93.89% |      113947      6.11%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1863917                      
system.ruby.L1Cache_Controller.I.Other_GETS |      407124      6.52%      6.52% |      391588      6.27%     12.78% |      366199      5.86%     18.64% |      407124      6.52%     25.16% |      375009      6.00%     31.16% |      415800      6.65%     37.81% |      415800      6.65%     44.47% |      367244      5.88%     50.35% |      360230      5.76%     56.11% |      407124      6.52%     62.63% |      399517      6.39%     69.02% |      399658      6.40%     75.41% |      384056      6.15%     81.56% |      375614      6.01%     87.57% |      392428      6.28%     93.85% |      384133      6.15%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6248648                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192584      7.11%      7.11% |      192722      7.12%     14.23% |      193164      7.14%     21.37% |      192728      7.12%     28.49% |      192816      7.12%     35.61% |        3836      0.14%     35.75% |        3836      0.14%     35.89% |      192845      7.12%     43.02% |      193216      7.14%     50.15% |      192717      7.12%     57.27% |      192710      7.12%     64.39% |      192699      7.12%     71.51% |      192816      7.12%     78.63% |      192922      7.13%     85.76% |      192827      7.12%     92.88% |      192810      7.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2707248                      
system.ruby.L1Cache_Controller.M.Ifetch  |     3594974      6.48%      6.48% |     3904136      7.04%     13.51% |     4406490      7.94%     21.46% |     3595000      6.48%     27.93% |     4226072      7.62%     35.55% |           0      0.00%     35.55% |           0      0.00%     35.55% |     4213508      7.59%     43.14% |     4428732      7.98%     51.12% |     3447696      6.21%     57.34% |     3747488      6.75%     64.09% |     3744384      6.75%     70.84% |     4046269      7.29%     78.13% |     4211009      7.59%     85.72% |     3881614      7.00%     92.71% |     4042831      7.29%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55490203                      
system.ruby.L1Cache_Controller.M.Store   |         576      0.20%      0.20% |       16085      5.55%      5.75% |       41299     14.25%     20.01% |         576      0.20%     20.20% |       32552     11.24%     31.44% |           0      0.00%     31.44% |           0      0.00%     31.44% |       40313     13.91%     45.35% |       47270     16.32%     61.67% |         577      0.20%     61.87% |        8179      2.82%     64.69% |        8036      2.77%     67.47% |       23548      8.13%     75.59% |       31966     11.03%     86.63% |       15244      5.26%     91.89% |       23499      8.11%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       289720                      
system.ruby.L1Cache_Controller.M.L2_Replacement |          46      0.10%      0.10% |        1689      3.52%      3.62% |        8102     16.91%     20.53% |          45      0.09%     20.62% |        7001     14.61%     35.23% |           0      0.00%     35.23% |           0      0.00%     35.23% |        6429     13.42%     48.65% |        7386     15.41%     64.06% |           0      0.00%     64.06% |         339      0.71%     64.77% |         138      0.29%     65.05% |        4543      9.48%     74.54% |        6839     14.27%     88.81% |        1178      2.46%     91.26% |        4186      8.74%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        47921                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12025      7.08%      7.08% |       12828      7.55%     14.63% |       12734      7.49%     22.12% |       11882      6.99%     29.11% |       12869      7.57%     36.68% |           0      0.00%     36.68% |           0      0.00%     36.68% |       12026      7.08%     43.76% |       12106      7.12%     50.89% |       11863      6.98%     57.87% |       11949      7.03%     64.90% |       11957      7.04%     71.93% |       11957      7.04%     78.97% |       11914      7.01%     85.98% |       11865      6.98%     92.96% |       11956      7.04%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       169931                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3524      7.33%      7.33% |        3496      7.27%     14.61% |        3350      6.97%     21.57% |        3380      7.03%     28.61% |        3503      7.29%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |        3500      7.28%     43.18% |        3504      7.29%     50.47% |        3390      7.05%     57.52% |        3425      7.13%     64.65% |        3453      7.18%     71.83% |        3425      7.13%     78.96% |        3362      6.99%     85.95% |        3360      6.99%     92.94% |        3393      7.06%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        48065                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         185      3.63%      3.63% |        1018     20.00%     23.63% |         976     19.17%     42.81% |         190      3.73%     46.54% |         989     19.43%     65.97% |           0      0.00%     65.97% |           0      0.00%     65.97% |         157      3.08%     69.06% |         206      4.05%     73.10% |         192      3.77%     76.88% |         217      4.26%     81.14% |         199      3.91%     85.05% |         178      3.50%     88.55% |         182      3.58%     92.12% |         180      3.54%     95.66% |         221      4.34%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         5090                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      422718      5.81%      5.81% |      503633      6.92%     12.73% |      635012      8.72%     21.45% |      422698      5.81%     27.26% |      587839      8.08%     35.33% |           0      0.00%     35.33% |           0      0.00%     35.33% |      588733      8.09%     43.42% |      644729      8.86%     52.28% |      387973      5.33%     57.61% |      462494      6.35%     63.96% |      461730      6.34%     70.30% |      540652      7.43%     77.73% |      583752      8.02%     85.75% |      497674      6.84%     92.59% |      539714      7.41%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7279351                      
system.ruby.L1Cache_Controller.MM.Store  |      291992      6.29%      6.29% |      324923      7.00%     13.30% |      378708      8.16%     21.46% |      292005      6.29%     27.75% |      358996      7.74%     35.49% |        3675      0.08%     35.57% |        3675      0.08%     35.65% |      355097      7.65%     43.30% |      382007      8.23%     51.54% |      274234      5.91%     57.45% |      308165      6.64%     64.09% |      307901      6.64%     70.72% |      339610      7.32%     78.04% |      357169      7.70%     85.74% |      322152      6.94%     92.69% |      339350      7.31%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4639659                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |          11      0.01%      0.01% |        1085      1.33%      1.35% |       18845     23.16%     24.51% |          31      0.04%     24.54% |       11466     14.09%     38.63% |           0      0.00%     38.63% |           0      0.00%     38.63% |       11284     13.87%     52.50% |       17326     21.29%     73.79% |           1      0.00%     73.79% |         208      0.26%     74.05% |          32      0.04%     74.09% |        4576      5.62%     79.71% |       10692     13.14%     92.85% |        1207      1.48%     94.33% |        4610      5.67%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        81374                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       11826      2.71%      2.71% |       28140      6.45%      9.16% |       54570     12.51%     21.67% |       11865      2.72%     24.39% |       45127     10.34%     34.73% |           0      0.00%     34.73% |           0      0.00%     34.73% |       43781     10.04%     44.77% |       55125     12.64%     57.40% |        3710      0.85%     58.26% |       19776      4.53%     62.79% |       19623      4.50%     67.29% |       35796      8.21%     75.49% |       44320     10.16%     85.65% |       27071      6.21%     91.86% |       35529      8.14%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       436259                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        1777      4.85%      4.85% |        2475      6.75%     11.60% |        3365      9.18%     20.77% |        1815      4.95%     25.72% |        2397      6.54%     32.26% |           0      0.00%     32.26% |           0      0.00%     32.26% |        1852      5.05%     37.31% |        6254     17.06%     54.37% |        1562      4.26%     58.63% |        2333      6.36%     64.99% |        2312      6.31%     71.29% |        2714      7.40%     78.70% |        2524      6.88%     85.58% |        2626      7.16%     92.74% |        2662      7.26%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        36668                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3515      7.33%      7.33% |        3486      7.27%     14.60% |        3342      6.97%     21.57% |        3371      7.03%     28.60% |        3496      7.29%     35.89% |           0      0.00%     35.89% |           0      0.00%     35.89% |        3492      7.28%     43.18% |        3494      7.29%     50.46% |        3382      7.05%     57.52% |        3417      7.13%     64.64% |        3444      7.18%     71.83% |        3417      7.13%     78.95% |        3354      7.00%     85.95% |        3352      6.99%     92.94% |        3385      7.06%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        47947                      
system.ruby.L1Cache_Controller.MR.Ifetch |         185      3.63%      3.63% |        1018     20.00%     23.63% |         976     19.17%     42.81% |         190      3.73%     46.54% |         989     19.43%     65.97% |           0      0.00%     65.97% |           0      0.00%     65.97% |         157      3.08%     69.06% |         206      4.05%     73.10% |         192      3.77%     76.88% |         217      4.26%     81.14% |         199      3.91%     85.05% |         178      3.50%     88.55% |         182      3.58%     92.12% |         180      3.54%     95.66% |         221      4.34%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         5090                      
system.ruby.L1Cache_Controller.MR.Store  |           9      7.63%      7.63% |          10      8.47%     16.10% |           8      6.78%     22.88% |           9      7.63%     30.51% |           7      5.93%     36.44% |           0      0.00%     36.44% |           0      0.00%     36.44% |           8      6.78%     43.22% |          10      8.47%     51.69% |           8      6.78%     58.47% |           8      6.78%     65.25% |           9      7.63%     72.88% |           8      6.78%     79.66% |           8      6.78%     86.44% |           8      6.78%     93.22% |           8      6.78%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          118                      
system.ruby.L1Cache_Controller.MMR.Load  |         790      4.14%      4.14% |         968      5.08%      9.22% |        1828      9.59%     18.81% |         827      4.34%     23.15% |        1094      5.74%     28.89% |           0      0.00%     28.89% |           0      0.00%     28.89% |        1060      5.56%     34.45% |        5400     28.33%     62.78% |         884      4.64%     67.42% |         871      4.57%     71.99% |         863      4.53%     76.52% |        1098      5.76%     82.28% |        1143      6.00%     88.27% |        1011      5.30%     93.58% |        1224      6.42%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        19061                      
system.ruby.L1Cache_Controller.MMR.Store |         987      5.61%      5.61% |        1507      8.56%     14.16% |        1537      8.73%     22.89% |         988      5.61%     28.51% |        1303      7.40%     35.91% |           0      0.00%     35.91% |           0      0.00%     35.91% |         792      4.50%     40.40% |         854      4.85%     45.25% |         678      3.85%     49.11% |        1462      8.30%     57.41% |        1449      8.23%     65.64% |        1616      9.18%     74.82% |        1381      7.84%     82.66% |        1615      9.17%     91.83% |        1438      8.17%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        17607                      
system.ruby.L1Cache_Controller.IM.Ack    |      156696      8.44%      8.44% |      158154      8.51%     16.95% |      161838      8.71%     25.66% |      156804      8.44%     34.10% |      166180      8.95%     43.05% |        5746      0.31%     43.36% |        5809      0.31%     43.67% |       37796      2.03%     45.71% |       37192      2.00%     47.71% |       37907      2.04%     49.75% |      153692      8.27%     58.02% |      153833      8.28%     66.30% |      157068      8.46%     74.76% |      161423      8.69%     83.45% |      152580      8.21%     91.66% |      154886      8.34%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1857604                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10464      8.42%      8.42% |       10560      8.49%     16.91% |       10806      8.69%     25.60% |       10471      8.42%     34.03% |       11101      8.93%     42.96% |         525      0.42%     43.38% |         525      0.42%     43.80% |        2534      2.04%     45.84% |        2490      2.00%     47.84% |        2545      2.05%     49.89% |       10260      8.25%     58.14% |       10265      8.26%     66.40% |       10481      8.43%     74.83% |       10774      8.67%     83.50% |       10183      8.19%     91.69% |       10335      8.31%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       124319                      
system.ruby.L1Cache_Controller.SM.Ack    |           5      4.95%      4.95% |           5      4.95%      9.90% |           6      5.94%     15.84% |           4      3.96%     19.80% |           6      5.94%     25.74% |           0      0.00%     25.74% |           0      0.00%     25.74% |           6      5.94%     31.68% |           8      7.92%     39.60% |           4      3.96%     43.56% |          11     10.89%     54.46% |           9      8.91%     63.37% |          12     11.88%     75.25% |           8      7.92%     83.17% |           8      7.92%     91.09% |           9      8.91%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          101                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           9      9.47%      9.47% |           9      9.47%     18.95% |           8      8.42%     27.37% |          10     10.53%     37.89% |           8      8.42%     46.32% |           0      0.00%     46.32% |           0      0.00%     46.32% |           8      8.42%     54.74% |           6      6.32%     61.05% |          10     10.53%     71.58% |           3      3.16%     74.74% |           5      5.26%     80.00% |           2      2.11%     82.11% |           6      6.32%     88.42% |           6      6.32%     94.74% |           5      5.26%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           95                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            1                      
system.ruby.L1Cache_Controller.M_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            5                      
system.ruby.L1Cache_Controller.M_W.Ack   |         697      6.24%      6.24% |         663      5.93%     12.17% |         673      6.02%     18.20% |         636      5.69%     23.89% |         788      7.05%     30.94% |        1806     16.16%     47.10% |        1836     16.43%     63.54% |         538      4.82%     68.35% |         455      4.07%     72.42% |         675      6.04%     78.47% |         578      5.17%     83.64% |         316      2.83%     86.47% |         356      3.19%     89.65% |         392      3.51%     93.16% |         443      3.96%     97.13% |         321      2.87%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total        11173                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |        9519      2.28%      2.28% |       25055      6.01%      8.30% |       50443     12.11%     20.40% |        9519      2.28%     22.69% |       41632      9.99%     32.68% |         364      0.09%     32.77% |         364      0.09%     32.85% |       49399     11.86%     44.71% |       56411     13.54%     58.25% |        9519      2.28%     60.53% |       17126      4.11%     64.64% |       16985      4.08%     68.72% |       32587      7.82%     76.54% |       41029      9.85%     86.39% |       24215      5.81%     92.20% |       32510      7.80%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       416677                      
system.ruby.L1Cache_Controller.MM_W.Store |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           4     66.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            6                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         238      3.89%      3.89% |         220      3.59%      7.48% |         227      3.71%     11.19% |         235      3.84%     15.02% |         314      5.13%     20.15% |        1779     29.05%     49.20% |        1716     28.02%     77.22% |         188      3.07%     80.29% |         133      2.17%     82.46% |         242      3.95%     86.41% |         182      2.97%     89.39% |         116      1.89%     91.28% |         121      1.98%     93.26% |         161      2.63%     95.89% |         139      2.27%     98.15% |         113      1.85%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         6124                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10464      8.42%      8.42% |       10560      8.49%     16.91% |       10807      8.69%     25.60% |       10471      8.42%     34.03% |       11103      8.93%     42.96% |         525      0.42%     43.38% |         525      0.42%     43.80% |        2534      2.04%     45.84% |        2492      2.00%     47.84% |        2545      2.05%     49.89% |       10260      8.25%     58.14% |       10265      8.26%     66.40% |       10481      8.43%     74.83% |       10774      8.67%     83.50% |       10183      8.19%     91.69% |       10335      8.31%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       124324                      
system.ruby.L1Cache_Controller.IS.Ack    |      142019      2.28%      2.28% |      375092      6.01%      8.29% |      755917     12.12%     20.41% |      142079      2.28%     22.69% |      623646     10.00%     32.69% |        3290      0.05%     32.74% |        3260      0.05%     32.79% |      740380     11.87%     44.66% |      845673     13.56%     58.22% |      142039      2.28%     60.50% |      256242      4.11%     64.60% |      254390      4.08%     68.68% |      488382      7.83%     76.51% |      614978      9.86%     86.37% |      362720      5.82%     92.19% |      487267      7.81%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6237374                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |        9519      2.28%      2.28% |       25055      6.01%      8.30% |       50444     12.11%     20.40% |        9519      2.28%     22.69% |       41634      9.99%     32.68% |         364      0.09%     32.77% |         364      0.09%     32.85% |       49399     11.86%     44.71% |       56413     13.54%     58.25% |        9519      2.28%     60.53% |       17126      4.11%     64.64% |       16985      4.08%     68.72% |       32587      7.82%     76.54% |       41029      9.85%     86.39% |       24215      5.81%     92.20% |       32510      7.80%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       416682                      
system.ruby.L1Cache_Controller.SS.Ack    |           8      8.51%      8.51% |           9      9.57%     18.09% |           8      8.51%     26.60% |           9      9.57%     36.17% |          10     10.64%     46.81% |           0      0.00%     46.81% |           0      0.00%     46.81% |           6      6.38%     53.19% |           5      5.32%     58.51% |          10     10.64%     69.15% |           9      9.57%     78.72% |           8      8.51%     87.23% |           6      6.38%     93.62% |           4      4.26%     97.87% |           1      1.06%     98.94% |           1      1.06%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total           94                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           0      0.00%      0.00% |           3      6.82%      6.82% |           5     11.36%     18.18% |           0      0.00%     18.18% |           9     20.45%     38.64% |           0      0.00%     38.64% |           0      0.00%     38.64% |           8     18.18%     56.82% |           8     18.18%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1      2.27%     77.27% |           4      9.09%     86.36% |           0      0.00%     86.36% |           6     13.64%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           44                      
system.ruby.L1Cache_Controller.MI.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            2                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     62.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            8                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |          57      0.04%      0.04% |        2774      2.15%      2.19% |       26947     20.84%     23.03% |          76      0.06%     23.09% |       18467     14.28%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |       17713     13.70%     51.07% |       24712     19.11%     70.19% |           1      0.00%     70.19% |         547      0.42%     70.61% |         170      0.13%     70.74% |        9119      7.05%     77.79% |       17531     13.56%     91.35% |        2385      1.84%     93.20% |        8796      6.80%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       129295                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        3709      6.98%      6.98% |        4514      8.49%     15.47% |        4326      8.14%     23.61% |        3570      6.72%     30.32% |        4492      8.45%     38.78% |           0      0.00%     38.78% |           0      0.00%     38.78% |        3657      6.88%     45.66% |        3710      6.98%     52.63% |        3582      6.74%     59.37% |        3642      6.85%     66.23% |        3652      6.87%     73.10% |        3603      6.78%     79.87% |        3544      6.67%     86.54% |        3540      6.66%     93.20% |        3614      6.80%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        53155                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        1777      4.85%      4.85% |        2475      6.75%     11.60% |        3365      9.18%     20.77% |        1815      4.95%     25.72% |        2397      6.54%     32.26% |           0      0.00%     32.26% |           0      0.00%     32.26% |        1852      5.05%     37.31% |        6254     17.06%     54.37% |        1562      4.26%     58.63% |        2333      6.36%     64.99% |        2312      6.31%     71.29% |        2714      7.40%     78.70% |        2524      6.88%     85.58% |        2626      7.16%     92.74% |        2662      7.26%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        36668                      

---------- End Simulation Statistics   ----------
