
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-kron-1656.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3728891 heartbeat IPC: 2.68176 cumulative IPC: 2.68176 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7471675 heartbeat IPC: 2.67181 cumulative IPC: 2.67678 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 11234449 heartbeat IPC: 2.65761 cumulative IPC: 2.67036 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15015724 heartbeat IPC: 2.64461 cumulative IPC: 2.66387 (Simulation time: 0 hr 2 min 26 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 15015724 (Simulation time: 0 hr 2 min 26 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 358271961 heartbeat IPC: 0.0291328 cumulative IPC: 0.0291328 (Simulation time: 0 hr 19 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 710659306 heartbeat IPC: 0.0283779 cumulative IPC: 0.0287504 (Simulation time: 0 hr 37 min 3 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 1057575173 heartbeat IPC: 0.0288254 cumulative IPC: 0.0287753 (Simulation time: 0 hr 54 min 23 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 1413451408 heartbeat IPC: 0.0280997 cumulative IPC: 0.0286034 (Simulation time: 1 hr 12 min 4 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 1766562836 heartbeat IPC: 0.0283197 cumulative IPC: 0.0285462 (Simulation time: 1 hr 29 min 37 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 2118828181 heartbeat IPC: 0.0283877 cumulative IPC: 0.0285197 (Simulation time: 1 hr 47 min 12 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 2465178881 heartbeat IPC: 0.0288725 cumulative IPC: 0.0285695 (Simulation time: 2 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 2810545246 heartbeat IPC: 0.0289548 cumulative IPC: 0.0286171 (Simulation time: 2 hr 21 min 46 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 3154574096 heartbeat IPC: 0.0290673 cumulative IPC: 0.0286665 (Simulation time: 2 hr 38 min 55 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 3500369682 heartbeat IPC: 0.0289188 cumulative IPC: 0.0286915 (Simulation time: 2 hr 56 min 12 sec) 
Finished CPU 0 instructions: 100000002 cycles: 3485353959 cumulative IPC: 0.0286915 (Simulation time: 2 hr 56 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0286915 instructions: 100000002 cycles: 3485353959
cpu0_DTLB TOTAL     ACCESS:   37111096  HIT:   20168830  MISS:   16942266
cpu0_DTLB LOAD      ACCESS:   36140605  HIT:   19241515  MISS:   16899090
cpu0_DTLB RFO       ACCESS:     970491  HIT:     927315  MISS:      43176
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.2719 cycles
cpu0_DTLB MSHR FULL EVENTS: 2408 MSHR MERGE EVENTS: 56476
cpu0_ITLB TOTAL     ACCESS:    2407315  HIT:    2407315  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2407315  HIT:    2407315  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   16942266  HIT:     241168  MISS:   16701098
cpu0_STLB LOAD      ACCESS:   16899090  HIT:     200328  MISS:   16698762
cpu0_STLB RFO       ACCESS:      43176  HIT:      40840  MISS:       2336
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.37505 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52770856  HIT:   34080327  MISS:   18690529
cpu0_L1D LOAD      ACCESS:   35013315  HIT:   16519626  MISS:   18493689
cpu0_L1D RFO       ACCESS:    1057095  HIT:    1017636  MISS:      39459
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   16700446  HIT:   16543065  MISS:     157381
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 181.327 cycles
cpu0_L1D MSHR FULL EVENTS: 3337 MSHR MERGE EVENTS: 427501
cpu0_L2C TOTAL     ACCESS:   18769010  HIT:     926586  MISS:   17842424
cpu0_L2C LOAD      ACCESS:   18493688  HIT:     691091  MISS:   17802597
cpu0_L2C RFO       ACCESS:      39459  HIT:       4490  MISS:      34969
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      78481  HIT:      78481  MISS:          0
cpu0_L2C TRANSLATION ACCESS:     157382  HIT:     152524  MISS:       4858
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.422 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   17912574  HIT:     588853  MISS:   17323623
LLC LOAD      ACCESS:   17802597  HIT:     518043  MISS:   17284554
LLC RFO       ACCESS:      34969  HIT:        140  MISS:      34829
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      70150  HIT:      70052  MISS:         98
LLC TRANSLATION ACCESS:       4858  HIT:        618  MISS:       4240
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 164.167 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      54420  ROW_BUFFER_MISS:   17269203
 DBUS AVG_CONGESTED_CYCLE:    3.47875
 WQ ROW_BUFFER_HIT:      69843  ROW_BUFFER_MISS:        234  FULL:          0

Summary: DRAM events
Added_to_RQ : 17323623
Added_to_WQ : 70077
 DBUS congested total cycle: 2892465
 DBUS delay total cycle: 2916887625

CPU 0 Branch Prediction Accuracy: 96.3012% MPKI: 6.82195 Average ROB Occupancy at Mispredict: 331.063
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.82195
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

