LAB 2: 4x16 Decoder Design on NExys A7-100T FPGA
Members: Clay Kim, Changwe Musonda
Description: We designed and simulated a 4 to 16 decoder with an enable input, learning gate-level coding, behavioral coding, and writing a self-checking testbench.
