Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 799a3a05634a4fdc95182ed0013fd579 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Parameterized_Ping_Pong_Counter_t_behav xil_defaultlib.Parameterized_Ping_Pong_Counter_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/AQ3_finaltesting/AQ3_finaltesting.srcs/sources_1/imports/Sources/Lab3_Team10_Parameterized_Ping_Pong_Counter.v" Line 1. Module Parameterized_Ping_Pong_Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/AQ3_finaltesting/AQ3_finaltesting.srcs/sources_1/imports/Sources/Lab3_Team10_Parameterized_Ping_Pong_Counter.v" Line 1. Module Parameterized_Ping_Pong_Counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Parameterized_Ping_Pong_Counter
Compiling module xil_defaultlib.Parameterized_Ping_Pong_Counter_...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Parameterized_Ping_Pong_Counter_t_behav
