#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 20 14:48:39 2025
# Process ID: 7484
# Current directory: E:/vivado files/I_CHIP_2024/axi master and slave implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15400 E:\vivado files\I_CHIP_2024\axi master and slave implementation\axi-4 implmentation.xpr
# Log file: E:/vivado files/I_CHIP_2024/axi master and slave implementation/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/axi master and slave implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.xpr}
INFO: [Project 1-313] Project file moved from 'E:/vivado files/axi master and slave implementation' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip/component.xml', nor could it be found using path 'E:/vivado files/axi master and slave implementation/matrix_convolution_ip/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip', nor could it be found using path 'E:/vivado files/axi master and slave implementation/matrix_convolution_ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 830.680 ; gain = 200.473
update_compile_order -fileset sources_1
ipx::package_project -root_dir {E:/vivado files/I_CHIP_2024/matrix_convolution_ip} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] hardware_acceletor_weight_mem_0_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu104:part0:1.1'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXI_0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXI_0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'S_AXI_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/hardware_acceletor.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core {e:/vivado files/I_CHIP_2024/matrix_convolution_ip/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {E:/vivado\ files/I_CHIP_2024/matrix_convolution_ip} {e:/vivado files/I_CHIP_2024/matrix_convolution_ip/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_weight_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_systolic_array_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_vir_input_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_output_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_axi_slave_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_controller_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_input_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_axi_master_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/weight_mem.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/processing_element.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/systolic_array.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/vir_input_mem.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/output_mem.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/axi_slave.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/input_mem.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/axi-master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/hardware_acceletor_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_weight_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_systolic_array_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_vir_input_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_output_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_axi_slave_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_controller_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_input_mem_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor_axi_master_0_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/sim/hardware_acceletor.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/I_CHIP_2024/matrix_convolution_ip/src/axi_master_tb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1319.809 ; gain = 0.000
current_project {axi-4 implmentation}
current_project tmp_edit_project
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {{e:/vivado files/I_CHIP_2024/matrix_convolution_ip} {e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/I_CHIP_2024/matrix_convolution_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
open_bd_design {E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/hardware_acceletor.bd}
Adding cell -- xilinx.com:module_ref:axi_slave:1.0 - axi_slave_0
Adding cell -- xilinx.com:module_ref:input_mem:1.0 - input_mem_0
Adding cell -- xilinx.com:module_ref:output_mem:1.0 - output_mem_0
Adding cell -- xilinx.com:module_ref:vir_input_mem:1.0 - vir_input_mem_0
Adding cell -- xilinx.com:module_ref:weight_mem:1.0 - weight_mem_0
Adding cell -- xilinx.com:module_ref:systolic_array:1.0 - systolic_array_0
Adding cell -- xilinx.com:module_ref:controller:1.0 - controller_0
Adding cell -- xilinx.com:module_ref:axi_master:1.0 - axi_master_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /input_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /output_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /vir_input_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /weight_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /controller_0/arestn(undef)
Successfully read diagram <hardware_acceletor> from BD file <E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/hardware_acceletor.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1433.004 ; gain = 45.480
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_acceletor_wrapper:1.0 hardware_acceletor_w_0
endgroup
delete_bd_objs [get_bd_cells hardware_acceletor_w_0]
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <E:\vivado files\I_CHIP_2024\axi master and slave implementation\axi-4 implmentation.srcs\sources_1\bd\hardware_acceletor\hardware_acceletor.bd> 
Wrote  : <E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ui/bd_294176a3.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 20 14:52:10 2025...
