// Seed: 386480096
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = {1, 1};
  wire id_4;
  tri  id_5 = id_5 != 1'b0;
  id_6(
      .id_0(1), .id_1(id_1)
  );
endmodule
module module_1 (
    output tri1 id_0
    , id_7,
    input supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wor id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
