#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Tue Feb 19 20:15:04 2019
# Process ID: 31052
# Current directory: /home/sieber/Arquitecura/Arquitectura2018
# Command line: vivado
# Log file: /home/sieber/Arquitecura/Arquitectura2018/vivado.log
# Journal file: /home/sieber/Arquitecura/Arquitectura2018/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sieber/Arquitecura/Arquitectura2018/TP_BIP/TP_BIP.xpr
open_project /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.xpr
update_compile_order -fileset sources_1
current_project TP_BIP
import_files -norecurse {/home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/rx_module.v /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/tx_module.v /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/br_generator.v /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.srcs/sources_1/imports/UART/rx_interface.v}
update_compile_order -fileset sources_1
current_project TP_UART
current_project TP_BIP
update_compile_order -fileset sources_1
current_project TP_UART
close_project
create_project TP3_BIP /home/sieber/Arquitecura/Arquitectura2018/TP3_BIP -part xc7k70tfbg676-2
set_property target_language VHDL [current_project]
instantiate_example_design -template xilinx.com:design:cpu_netlist:1.0
set_property top top [get_filesets sources_1]
close_project
create_project TP3_BIP /home/sieber/Arquitecura/Arquitectura2018/TP3_BIP -part xc7k70tfbg676-2
set_property target_language VHDL [current_project]
instantiate_example_design -template xilinx.com:design:cpu_hdl:1.0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
