{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476700739066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476700739066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:08:58 2016 " "Processing started: Mon Oct 17 16:08:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476700739066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700739066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_alu -c top_level_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_alu -c top_level_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700739067 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476700739261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Behave " "Found design unit 1: RegFile-Behave" {  } { { "../vhd_files/regfile.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753574 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../vhd_files/regfile.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700753574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-NBits " "Found design unit 1: DataRegister-NBits" {  } { { "../vhd_files/datareg.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753575 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "../vhd_files/datareg.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700753575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/all_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_components " "Found design unit 1: all_components" {  } { { "../vhd_files/all_components.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/all_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700753575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigmux-big " "Found design unit 1: bigmux-big" {  } { { "../vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753576 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigmux " "Found entity 1: bigmux" {  } { { "../vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700753576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-implementation " "Found design unit 1: alu-implementation" {  } { { "../vhd_files/alu.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753577 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhd_files/alu.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700753577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700753577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476700753721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigmux bigmux:final " "Elaborating entity \"bigmux\" for hierarchy \"bigmux:final\"" {  } { { "../vhd_files/alu.vhd" "final" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476700753799 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1 bigmux.vhd(18) " "VHDL Signal Declaration warning at bigmux.vhd(18): used explicit default value for signal \"s1\" because signal was never assigned a value" {  } { { "../vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476700753799 "|alu|bigmux:final"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476700754250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476700754618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476700754618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476700755175 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476700755175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476700755175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476700755175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1305 " "Peak virtual memory: 1305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476700755180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:09:15 2016 " "Processing ended: Mon Oct 17 16:09:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476700755180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476700755180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476700755180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700755180 ""}
