{"John B. Carter": [0, ["Active management of timing guardband to save energy in POWER7", ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jose A. Tierno", "John B. Carter"], "https://doi.org/10.1145/2155620.2155622", 11, "micro", 2011]], "David I. August": [0, ["Bundled execution of recurring traces for energy-efficient general purpose processing", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155623", 12, "micro", 2011], ["Encore: low-cost, fine-grained transient fault recovery", ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "https://doi.org/10.1145/2155620.2155667", 12, "micro", 2011]], "Lizy Kurian John": [0, ["Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era", ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Lizy Kurian John"], "https://doi.org/10.1145/2155620.2155624", 12, "micro", 2011]], "Mikko H. Lipasti": [0, ["The NoX router", ["Mitchell Hayenga", "Mikko H. Lipasti"], "https://doi.org/10.1145/2155620.2155626", 11, "micro", 2011], ["CRAM: coded registers for amplified multiporting", ["Vignyan Reddy Kothinti Naresh", "David J. Palframan", "Mikko H. Lipasti"], "https://doi.org/10.1145/2155620.2155643", 10, "micro", 2011]], "Li-Shiuan Peh": [0, ["A systematic methodology to develop resilient cache coherence protocols", ["Konstantinos Aisopos", "Li-Shiuan Peh"], "https://doi.org/10.1145/2155620.2155627", 12, "micro", 2011]], "Gurindar S. Sohi": [0, ["Dataflow execution of sequential imperative programs on multicore architectures", ["Gagan Gupta", "Gurindar S. Sohi"], "https://doi.org/10.1145/2155620.2155628", 12, "micro", 2011]], "Steven K. Reinhardt": [0, ["Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication", ["Tushar Krishna", "Li-Shiuan Peh", "Bradford M. Beckmann", "Steven K. Reinhardt"], "https://doi.org/10.1145/2155620.2155630", 12, "micro", 2011]], "William J. Dally": [0, ["Packet chaining: efficient single-cycle allocation for on-chip networks", ["George Michelogiannakis", "Nan Jiang", "Daniel U. Becker", "William J. Dally"], "https://doi.org/10.1145/2155620.2155631", 12, "micro", 2011], ["A compile-time managed multi-level register file hierarchy", ["Mark Gebhart", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/2155620.2155675", 12, "micro", 2011]], "Venkatesh Akella": [0, ["Resilient microring resonator based photonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1145/2155620.2155632", 10, "micro", 2011]], "Gokhan Memik": [0, ["FeatherWeight: low-cost optical arbitration with QoS support", ["Yan Pan", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2155620.2155633", 12, "micro", 2011]], "Andre Seznec": [0, ["A new case for the TAGE branch predictor", ["Andre Seznec"], "https://doi.org/10.1145/2155620.2155635", 11, "micro", 2011]], "Russ Joseph": [0, ["Identifying and predicting timing-critical instructions to boost timing speculation", ["Jing Xin", "Russ Joseph"], "https://doi.org/10.1145/2155620.2155636", 12, "micro", 2011]], "Karthikeyan Sankaralingam": [0, ["Idempotent processor architecture", ["Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2155620.2155637", 12, "micro", 2011]], "Babak Falsafi": [0, ["Proactive instruction fetch", ["Michael Ferdman", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1145/2155620.2155638", 11, "micro", 2011]], "Steven Swanson": [0, ["QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores", ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "https://doi.org/10.1145/2155620.2155640", 12, "micro", 2011]], "Sherief Reda": [0, ["Pack & Cap: adaptive DVFS and thread packing under power caps", ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "https://doi.org/10.1145/2155620.2155641", 11, "micro", 2011]], "Doug Burger": [0, ["Preventing PCM banks from seizing too much power", ["Andrew Hay", "Karin Strauss", "Timothy Sherwood", "Gabriel H. Loh", "Doug Burger"], "https://doi.org/10.1145/2155620.2155642", 10, "micro", 2011]], "Zhiqiang Ma": [0, ["ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer", ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "https://doi.org/10.1145/2155620.2155645", 10, "micro", 2011]], "Youfeng Wu": [1.0021792888892378e-06, ["CoreRacer: a practical memory race recorder for multicore x86 TSO processors", ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "https://doi.org/10.1145/2155620.2155646", 10, "micro", 2011]], "Thomas M. Conte": [0, ["Manager-client pairing: a framework for implementing coherence hierarchies", ["Jesse G. Beu", "Michel C. Rosier", "Thomas M. Conte"], "https://doi.org/10.1145/2155620.2155647", 11, "micro", 2011]], "Mithuna Thottethodi": [0, ["TransCom: transforming stream communication for load balance and efficiency in networks-on-chip", ["Ahmed H. Abdel-Gawad", "Mithuna Thottethodi"], "https://doi.org/10.1145/2155620.2155648", 11, "micro", 2011]], "Mary Lou Soffa": [0, ["Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations", ["Jason Mars", "Lingjia Tang", "Robert Hundt", "Kevin Skadron", "Mary Lou Soffa"], "https://doi.org/10.1145/2155620.2155650", 12, "micro", 2011]], "Norman P. Jouppi": [0, ["System-level integrated server architectures for scale-out datacenters", ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1145/2155620.2155651", 12, "micro", 2011]], "Jaehyuk Huh": [1, ["Architectural support for secure virtualization under a vulnerable hypervisor", ["Seongwook Jin", "Jeongseob Ahn", "Sanghoon Cha", "Jaehyuk Huh"], "https://doi.org/10.1145/2155620.2155652", 12, "micro", 2011]], "Marcelo Cintra": [0, ["Complementing user-level coarse-grain parallelism with implicit speculative parallelism", ["Nikolas Ioannou", "Marcelo Cintra"], "https://doi.org/10.1145/2155620.2155654", 12, "micro", 2011]], "Tor M. Aamodt": [0, ["Hardware transactional memory for GPU architectures", ["Wilson W. L. Fung", "Inderpreet Singh", "Andrew Brownsword", "Tor M. Aamodt"], "https://doi.org/10.1145/2155620.2155655", 12, "micro", 2011]], "Yale N. Patt": [0, ["Improving GPU performance via large warps and two-level warp scheduling", ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155656", 10, "micro", 2011], ["Parallel application memory scheduling", ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2155620.2155663", 12, "micro", 2011]], "Moinuddin K. Qureshi": [0, ["Pay-As-You-Go: low-overhead hard-error correction for phase change memories", ["Moinuddin K. Qureshi"], "https://doi.org/10.1145/2155620.2155658", 11, "micro", 2011]], "Wenqing Wu": [6.301229937832886e-08, ["Multi retention level STT-RAM cache designs with a dynamic refresh scheme", ["Zhenyu Sun", "Xiuyuan Bi", "Hai Helen Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "https://doi.org/10.1145/2155620.2155659", 10, "micro", 2011]], "Engin Ipek": [0, ["A resistive TCAM accelerator for data-intensive computing", ["Qing Guo", "Xiaochen Guo", "Yuxin Bai", "Engin Ipek"], "https://doi.org/10.1145/2155620.2155660", 12, "micro", 2011]], "Gabriel H. Loh": [0, ["A register-file approach for row buffer caches in die-stacked DRAMs", ["Gabriel H. Loh"], "https://doi.org/10.1145/2155620.2155662", 11, "micro", 2011]], "Thomas Moscibroda": [0, ["Reducing memory interference in multicore systems via application-aware memory channel partitioning", ["Sai Prashanth Muralidhara", "Lavanya Subramanian", "Onur Mutlu", "Mahmut T. Kandemir", "Thomas Moscibroda"], "https://doi.org/10.1145/2155620.2155664", 12, "micro", 2011]], "Antonio Gonzalez": [0, ["Accelerating microprocessor silicon validation by exposing ISA diversity", ["Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2155620.2155666", 12, "micro", 2011]], "Valeria Bertacco": [0, ["Formally enhanced runtime verification to ensure NoC functional correctness", ["Ritesh Parikh", "Valeria Bertacco"], "https://doi.org/10.1145/2155620.2155668", 10, "micro", 2011]], "Seokin Hong": [0.9977594614028931, ["Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits", ["Soontae Kim", "Jongmin Lee", "Jesung Kim", "Seokin Hong"], "https://doi.org/10.1145/2155620.2155670", 10, "micro", 2011]], "Joel S. Emer": [0, ["SHiP: signature-based hit predictor for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155671", 12, "micro", 2011], ["PACMan: prefetch-aware cache management for high performance caching", ["Carole-Jean Wu", "Aamer Jaleel", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/2155620.2155672", 12, "micro", 2011]], "Mark D. Hill": [0, ["Efficiently enabling conventional block sizes for very large die-stacked DRAM caches", ["Gabriel H. Loh", "Mark D. Hill"], "https://doi.org/10.1145/2155620.2155673", 11, "micro", 2011]], "Sudhakar Yalamanchili": [0, ["SIMD re-convergence at thread frontiers", ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2155620.2155676", 12, "micro", 2011]], "Ohyoung Jang": [0.9998649507761002, ["A data layout optimization framework for NUCA-based multicores", ["Yuanrui Zhang", "Wei Ding", "Mahmut T. Kandemir", "Jun Liu", "Ohyoung Jang"], "https://doi.org/10.1145/2155620.2155677", 12, "micro", 2011]]}