<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:21.756+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:21.681+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:21.673+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization." projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:21.621+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:21.560+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:15.508+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:15.492+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:15.281+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:15.267+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:14.237+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:14.223+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:11.197+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:10.059+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-142.html" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:06.256+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:30:06.247+0530" type="Warning"/>
        <logs message="WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:29:55.413+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [SIM 212-201] RTL produces unknown value 'x' or 'X' on port data_out_s, possible cause: There are uninitialized variables in the C design.&#xA;TEST BENCH RESULTS&#xA;14&#xA;33&#xA;2&#xA;29&#xA;49&#xA;====================== Sao Buffer Output =========================&#xA;SaoTypeIdx :&#xA;2 &#xA;1 &#xA;&#xA;&#xA;abc&#xA;SaoEoClass :&#xA;0 &#xA;&#xA;&#xA;abc&#xA;SaoOffsetVal :&#xA;0)0 1)3 0)0 1)-2 0)-2 &#xA;----------------&#xA;1)0 0)0 1)1 0)1 1)0 &#xA;----------------&#xA;0)0 1)4 0)0 1)1 0)-1 &#xA;----------------&#xA;&#xA;&#xA;abc&#xA;sao_band_position :&#xA;0 &#xA;14 &#xA;13 &#xA;&#xA;" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:32:30.598+0530" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set globalCtx_group [add_wave_group globalCtx(axi_master) -into $cinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $globalCtx_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $globalCtx_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $globalCtx_group]&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set globalCtx__ap_local_deadlock__return_group [add_wave_group globalCtx__ap_local_deadlock__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/interrupt -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_BRESP -into $globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_BREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_BVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RRESP -into $globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RDATA -into $globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_ARREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_ARVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_ARADDR -into $globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WSTRB -into $globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WDATA -into $globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_AWREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_AWVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_AWADDR -into $globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_out_s_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_out_s_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_out_s_TDATA -into $return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/ap_local_block -into $return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_in_s_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_in_s_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_in_s_TDATA -into $return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitOut_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitOut_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitOut_TDATA -into $return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitStream_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitStream_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitStream_TDATA -into $return_group -radix hex&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_cabac_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/LENGTH_ctx -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/LENGTH_globalCtx -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/LENGTH_bitStream -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/LENGTH_bitOut -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/LENGTH_data_in_s -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/LENGTH_data_out_s -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_globalCtx_group [add_wave_group globalCtx(axi_master) -into $tbcinoutgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_globalCtx_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_globalCtx_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_globalCtx_group]&#xA;## add_wave /apatb_cabac_top_top/ctx_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/ctx_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set tb_globalCtx__ap_local_deadlock__return_group [add_wave_group globalCtx__ap_local_deadlock__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_cabac_top_top/control_INTERRUPT -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_BRESP -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_BREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_BVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_RRESP -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_RDATA -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_RREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_RVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_ARREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_ARVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_ARADDR -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_WSTRB -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_WDATA -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_WREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_WVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_AWREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_AWVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/control_AWADDR -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xA;## add_wave /apatb_cabac_top_top/data_out_s_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/data_out_s_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/data_out_s_TDATA -into $tb_return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/ap_local_block -into $tb_return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_cabac_top_top/data_in_s_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/data_in_s_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/data_in_s_TDATA -into $tb_return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/bitOut_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/bitOut_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/bitOut_TDATA -into $tb_return_group -radix hex&#xA;## add_wave /apatb_cabac_top_top/bitStream_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/bitStream_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_cabac_top_top/bitStream_TDATA -into $tb_return_group -radix hex&#xA;## save_wave_config cabac_top.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;155000&quot;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;4055000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 4115 ns : File &quot;/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top.autotb.v&quot; Line 559&#xA;## quit" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:32:30.031+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:43]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.cabac_top_ctxTables_RAM_AUTO_1R1...&#xA;Compiling module xil_defaultlib.cabac_top_data_out_1_RAM_AUTO_1R...&#xA;Compiling module xil_defaultlib.cabac_top_tempBst_RAM_AUTO_1R1W&#xA;Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...&#xA;Compiling module xil_defaultlib.cabac_top_mul_7s_6ns_13_1_1(NUM_...&#xA;Compiling module xil_defaultlib.cabac_top_flow_control_loop_pipe...&#xA;Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...&#xA;Compiling module xil_defaultlib.cabac_top_sao_top_sao_offset_abs...&#xA;Compiling module xil_defaultlib.cabac_top_sao_top_sao_offset_sig...&#xA;Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_1&#xA;Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_2&#xA;Compiling module xil_defaultlib.cabac_top_parseSAOMergeFlag&#xA;Compiling module xil_defaultlib.cabac_top_mux_32_8_1_1(ID=1,din0...&#xA;Compiling module xil_defaultlib.cabac_top_mux_32_16_1_1(ID=1,din...&#xA;Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...&#xA;Compiling module xil_defaultlib.cabac_top_decode_regular_lpsTabl...&#xA;Compiling module xil_defaultlib.cabac_top_decode_regular_transMP...&#xA;Compiling module xil_defaultlib.cabac_top_decode_regular_transLP...&#xA;Compiling module xil_defaultlib.cabac_top_decode_regular_Pipelin...&#xA;Compiling module xil_defaultlib.cabac_top_decode_regular&#xA;Compiling module xil_defaultlib.cabac_top_decode_decision&#xA;Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...&#xA;Compiling module xil_defaultlib.cabac_top_parseSAOEO&#xA;Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...&#xA;Compiling module xil_defaultlib.cabac_top_sao_top&#xA;Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...&#xA;Compiling module xil_defaultlib.cabac_top_control_s_axi&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_reg_slice(N=...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_buffer(DATA_...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_decoder(DIN_...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_write(NUM_WR...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_buffer(DATA_...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_reg_slice(N=...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_read(NUM_REA...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi_throttle(ADD...&#xA;Compiling module xil_defaultlib.cabac_top_ctx_m_axi(NUM_READ_OUT...&#xA;Compiling module xil_defaultlib.cabac_top_fifo_w8_d512_A_ram&#xA;Compiling module xil_defaultlib.cabac_top_fifo_w8_d512_A&#xA;Compiling module xil_defaultlib.cabac_top_regslice_both(DataWidt...&#xA;Compiling module xil_defaultlib.cabac_top&#xA;Compiling module xil_defaultlib.fifo(DEPTH=7)&#xA;Compiling module xil_defaultlib.AESL_axi_s_bitStream&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=4096)&#xA;Compiling module xil_defaultlib.AESL_axi_s_data_in_s&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=336)&#xA;Compiling module xil_defaultlib.AESL_axi_s_data_out_s&#xA;Compiling module xil_defaultlib.AESL_axi_master_ctx&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=72)&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=70)&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=35)&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_cabac_top_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot cabac_top&#xA;&#xA;&#xA;****** xsim v2021.2 (64-bit)&#xA;  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021&#xA;  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021&#xA;    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/cabac_top/xsim_script.tcl&#xA;# xsim {cabac_top} -view {{cabac_top_dataflow_ana.wcfg}} -tclbatch {cabac_top.tcl} -protoinst {cabac_top.protoinst}" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:32:28.547+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:32:07.685+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:32:03.010+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="cabac_top" solutionName="solution1" date="2023-05-07T10:32:01.687+0530" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
