Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  2 13:34:57 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mux_demux_timing_summary_routed.rpt -pb mux_demux_timing_summary_routed.pb -rpx mux_demux_timing_summary_routed.rpx -warn_on_violation
| Design       : mux_demux
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.233        0.000                      0                   29        0.308        0.000                      0                   29        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.233        0.000                      0                   29        0.308        0.000                      0                   29        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 1.943ns (70.107%)  route 0.828ns (29.893%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  ck/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.807    ck/counter1_reg[20]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ck/counter1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.933    ck/counter1_reg[24]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.152 r  ck/counter1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.152    ck/counter1_reg[28]_i_1_n_7
    SLICE_X42Y25         FDRE                                         r  ck/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562    14.920    ck/i_CLK
    SLICE_X42Y25         FDRE                                         r  ck/counter1_reg[28]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X42Y25         FDRE (Setup_fdre_C_D)        0.109    15.385    ck/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.930ns (70.196%)  route 0.819ns (29.804%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  ck/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.807    ck/counter1_reg[20]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.130 r  ck/counter1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.130    ck/counter1_reg[24]_i_1_n_6
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562    14.920    ck/i_CLK
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[25]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.109    15.423    ck/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 1.922ns (70.109%)  route 0.819ns (29.891%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  ck/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.807    ck/counter1_reg[20]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.122 r  ck/counter1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.122    ck/counter1_reg[24]_i_1_n_4
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562    14.920    ck/i_CLK
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[27]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.109    15.423    ck/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.846ns (69.256%)  route 0.819ns (30.744%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  ck/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.807    ck/counter1_reg[20]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.046 r  ck/counter1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.046    ck/counter1_reg[24]_i_1_n_5
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562    14.920    ck/i_CLK
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[26]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.109    15.423    ck/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.826ns (69.024%)  route 0.819ns (30.976%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  ck/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.807    ck/counter1_reg[20]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.026 r  ck/counter1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.026    ck/counter1_reg[24]_i_1_n_7
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562    14.920    ck/i_CLK
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[24]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.109    15.423    ck/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.813ns (68.871%)  route 0.819ns (31.129%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.013 r  ck/counter1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.013    ck/counter1_reg[20]_i_1_n_6
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    ck/i_CLK
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[21]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    ck/counter1_reg[21]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.805ns (68.776%)  route 0.819ns (31.224%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.005 r  ck/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.005    ck/counter1_reg[20]_i_1_n_4
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    ck/i_CLK
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[23]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    ck/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.729ns (67.845%)  route 0.819ns (32.155%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.929 r  ck/counter1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.929    ck/counter1_reg[20]_i_1_n_5
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    ck/i_CLK
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[22]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    ck/counter1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.709ns (67.591%)  route 0.819ns (32.409%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ck/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    ck/counter1_reg[16]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.909 r  ck/counter1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.909    ck/counter1_reg[20]_i_1_n_7
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    ck/i_CLK
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[20]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    ck/counter1_reg[20]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 ck/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.746     5.380    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.898 r  ck/counter1_reg[2]/Q
                         net (fo=1, routed)           0.819     6.718    ck/counter1_reg_n_0_[2]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.222 r  ck/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    ck/counter1_reg[0]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.339 r  ck/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    ck/counter1_reg[4]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ck/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    ck/counter1_reg[8]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ck/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.573    ck/counter1_reg[12]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  ck/counter1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.896    ck/counter1_reg[16]_i_1_n_6
    SLICE_X42Y22         FDRE                                         r  ck/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565    14.923    ck/i_CLK
    SLICE_X42Y22         FDRE                                         r  ck/counter1_reg[17]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)        0.109    15.426    ck/counter1_reg[17]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ck/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.465    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  ck/counter1_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    ck/counter1_reg_n_0_[0]
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  ck/counter1[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    ck/counter1[0]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  ck/counter1_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    ck/counter1_reg[0]_i_1_n_7
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.854     1.979    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[0]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.134     1.599    ck/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ck/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.585     1.463    ck/i_CLK
    SLICE_X42Y20         FDRE                                         r  ck/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  ck/counter1_reg[11]/Q
                         net (fo=1, routed)           0.173     1.800    ck/counter1_reg_n_0_[11]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.909 r  ck/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    ck/counter1_reg[8]_i_1_n_4
    SLICE_X42Y20         FDRE                                         r  ck/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.977    ck/i_CLK
    SLICE_X42Y20         FDRE                                         r  ck/counter1_reg[11]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.134     1.597    ck/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ck/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.465    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  ck/counter1_reg[3]/Q
                         net (fo=1, routed)           0.173     1.802    ck/counter1_reg_n_0_[3]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.911 r  ck/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    ck/counter1_reg[0]_i_1_n_4
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.854     1.979    ck/i_CLK
    SLICE_X42Y18         FDRE                                         r  ck/counter1_reg[3]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.134     1.599    ck/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ck/counter1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.462    ck/i_CLK
    SLICE_X42Y21         FDRE                                         r  ck/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  ck/counter1_reg[12]/Q
                         net (fo=1, routed)           0.170     1.796    ck/counter1_reg_n_0_[12]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  ck/counter1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    ck/counter1_reg[12]_i_1_n_7
    SLICE_X42Y21         FDRE                                         r  ck/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.976    ck/i_CLK
    SLICE_X42Y21         FDRE                                         r  ck/counter1_reg[12]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134     1.596    ck/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ck/counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.462    ck/i_CLK
    SLICE_X42Y22         FDRE                                         r  ck/counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  ck/counter1_reg[16]/Q
                         net (fo=1, routed)           0.170     1.796    ck/counter1_reg_n_0_[16]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  ck/counter1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    ck/counter1_reg[16]_i_1_n_7
    SLICE_X42Y22         FDRE                                         r  ck/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.850     1.975    ck/i_CLK
    SLICE_X42Y22         FDRE                                         r  ck/counter1_reg[16]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134     1.596    ck/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ck/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.581     1.459    ck/i_CLK
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  ck/counter1_reg[24]/Q
                         net (fo=1, routed)           0.170     1.793    ck/counter1_reg_n_0_[24]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  ck/counter1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    ck/counter1_reg[24]_i_1_n_7
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.847     1.972    ck/i_CLK
    SLICE_X42Y24         FDRE                                         r  ck/counter1_reg[24]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.134     1.593    ck/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ck/counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.464    ck/i_CLK
    SLICE_X42Y19         FDRE                                         r  ck/counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  ck/counter1_reg[4]/Q
                         net (fo=1, routed)           0.170     1.798    ck/counter1_reg_n_0_[4]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  ck/counter1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    ck/counter1_reg[4]_i_1_n_7
    SLICE_X42Y19         FDRE                                         r  ck/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.978    ck/i_CLK
    SLICE_X42Y19         FDRE                                         r  ck/counter1_reg[4]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.134     1.598    ck/counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 ck/counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.582     1.460    ck/i_CLK
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  ck/counter1_reg[23]/Q
                         net (fo=1, routed)           0.199     1.823    ck/counter1_reg_n_0_[23]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.932 r  ck/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    ck/counter1_reg[20]_i_1_n_4
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.848     1.973    ck/i_CLK
    SLICE_X42Y23         FDRE                                         r  ck/counter1_reg[23]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.134     1.594    ck/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 ck/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.464    ck/i_CLK
    SLICE_X42Y19         FDRE                                         r  ck/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  ck/counter1_reg[7]/Q
                         net (fo=1, routed)           0.199     1.827    ck/counter1_reg_n_0_[7]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.936 r  ck/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    ck/counter1_reg[4]_i_1_n_4
    SLICE_X42Y19         FDRE                                         r  ck/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.978    ck/i_CLK
    SLICE_X42Y19         FDRE                                         r  ck/counter1_reg[7]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.134     1.598    ck/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 ck/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ck/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.462    ck/i_CLK
    SLICE_X42Y21         FDRE                                         r  ck/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  ck/counter1_reg[15]/Q
                         net (fo=1, routed)           0.199     1.825    ck/counter1_reg_n_0_[15]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.934 r  ck/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    ck/counter1_reg[12]_i_1_n_4
    SLICE_X42Y21         FDRE                                         r  ck/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.976    ck/i_CLK
    SLICE_X42Y21         FDRE                                         r  ck/counter1_reg[15]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134     1.596    ck/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y18    ck/counter1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y20    ck/counter1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y20    ck/counter1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21    ck/counter1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21    ck/counter1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21    ck/counter1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21    ck/counter1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y22    ck/counter1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y22    ck/counter1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    ck/counter1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    ck/counter1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    ck/counter1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    ck/counter1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    ck/counter1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    ck/counter1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    ck/counter1_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    ck/counter1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y22    ck/counter1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y22    ck/counter1_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y18    ck/counter1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y20    ck/counter1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y20    ck/counter1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y18    ck/counter1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    ck/counter1_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    ck/counter1_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    ck/counter1_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    ck/counter1_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y18    ck/counter1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y18    ck/counter1_reg[3]/C



