{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540561534216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540561534216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 10:45:34 2018 " "Processing started: Fri Oct 26 10:45:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540561534216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561534216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561534216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540561534702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540561534702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-FSM_BH " "Found design unit 1: FSM-FSM_BH" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540561546576 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540561546576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado FSM.vhd(31) " "VHDL Process Statement warning at FSM.vhd(31): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P FSM.vhd(48) " "VHDL Process Statement warning at FSM.vhd(48): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P FSM.vhd(55) " "VHDL Process Statement warning at FSM.vhd(55): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado FSM.vhd(22) " "VHDL Process Statement warning at FSM.vhd(22): inferring latch(es) for signal or variable \"estado\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SA FSM.vhd(22) " "VHDL Process Statement warning at FSM.vhd(22): inferring latch(es) for signal or variable \"SA\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SB FSM.vhd(22) " "VHDL Process Statement warning at FSM.vhd(22): inferring latch(es) for signal or variable \"SB\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SC FSM.vhd(22) " "VHDL Process Statement warning at FSM.vhd(22): inferring latch(es) for signal or variable \"SC\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SD FSM.vhd(22) " "VHDL Process Statement warning at FSM.vhd(22): inferring latch(es) for signal or variable \"SD\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SD FSM.vhd(22) " "Inferred latch for \"SD\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC FSM.vhd(22) " "Inferred latch for \"SC\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SB FSM.vhd(22) " "Inferred latch for \"SB\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA FSM.vhd(22) " "Inferred latch for \"SA\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.D FSM.vhd(22) " "Inferred latch for \"estado.D\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.C FSM.vhd(22) " "Inferred latch for \"estado.C\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.B FSM.vhd(22) " "Inferred latch for \"estado.B\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.A FSM.vhd(22) " "Inferred latch for \"estado.A\" at FSM.vhd(22)" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561546607 "|FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SA\$latch " "Latch SA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.D_138 " "Ports D and ENA on the latch are fed by the same signal estado.D_138" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540561547103 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540561547103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SD\$latch " "Latch SD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.D_138 " "Ports D and ENA on the latch are fed by the same signal estado.D_138" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540561547103 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540561547103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado.A_171 " "Latch estado.A_171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.D_138 " "Ports D and ENA on the latch are fed by the same signal estado.D_138" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540561547103 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540561547103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado.B_160 " "Latch estado.B_160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.D_138 " "Ports D and ENA on the latch are fed by the same signal estado.D_138" {  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540561547103 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Pichau/Documents/FSM/FSM.vhd" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540561547103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540561547181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540561547462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540561547462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540561547541 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540561547541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540561547541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540561547541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540561547603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 10:45:47 2018 " "Processing ended: Fri Oct 26 10:45:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540561547603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540561547603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540561547603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540561547603 ""}
