// -------------------------------------------------------------
// 
// File Name: hdlsrc\DUC\CIC_block.v
// Created: 2025-03-25 14:21:11
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: CIC_block
// Source Path: DUC/DUC_module/CIC
// Hierarchy Level: 1
// Model version: 3.79
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module CIC_block
          (clk,
           rst_n,
           enb,
           enb_1_625_1,
           enb_1_625_0,
           enb_1_1_1,
           DATA_IN,
           DATA_OUT);


  input   clk;
  input   rst_n;
  input   enb;
  input   enb_1_625_1;
  input   enb_1_625_0;
  input   enb_1_1_1;
  input   signed [15:0] DATA_IN;  // sfix16_En15
  output  signed [15:0] DATA_OUT;  // sfix16_E23


  wire signed [15:0] CIC_out1;  // sfix16_E23
  reg signed [15:0] Delay1_out1;  // sfix16_E23


  CIC u_CIC (.clk(clk),
             .rst_n(rst_n),
             .enb(enb),
             .enb_1_625_1(enb_1_625_1),
             .enb_1_625_0(enb_1_625_0),
             .enb_1_1_1(enb_1_1_1),
             .CIC_in(DATA_IN),  // sfix16_En15
             .CIC_out(CIC_out1)  // sfix16_E23
             );
  always @(posedge clk)
    begin : Delay1_process
      if (rst_n == 1'b0) begin
        Delay1_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay1_out1 <= CIC_out1;
        end
      end
    end
  assign DATA_OUT = Delay1_out1;

endmodule  // CIC_block

