

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_vec_sub4'
================================================================
* Date:           Tue Apr 15 09:07:26 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_vec_sub  |       16|       16|        10|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 4 5 6 7 8 9 10 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 13 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_z_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_1_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_2_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %ii"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i134"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ii_5 = load i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 19 'load' 'ii_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln52 = icmp_eq  i4 %ii_5, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 20 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%ii_6 = add i4 %ii_5, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 22 'add' 'ii_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body.i134.split, void %_ZL7vec_subRN3hls6streamIfLi0EEES2_S2_.exit158.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 23 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln52 = store i4 %ii_6, i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 24 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body.i134" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:54]   --->   Operation 26 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:52]   --->   Operation 27 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %x_hat_copy_2_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 28 'nbreadreq' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %tmp_3, void %if.else.i149, void %land.lhs.true.i136" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 29 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_12 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %z_copy_1_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 30 'nbreadreq' 'tmp_12' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %tmp_12, void %if.else.i149, void %if.then.i144" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:55]   --->   Operation 31 'br' 'br_ln55' <Predicate = (tmp_3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%x_hat_copy_2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:56]   --->   Operation 32 'read' 'x_hat_copy_2_stream_read' <Predicate = (tmp_3 & tmp_12)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%z_copy_1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_copy_1_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:57]   --->   Operation 33 'read' 'z_copy_1_stream_read' <Predicate = (tmp_3 & tmp_12)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>

State 3 <SV = 9> <Delay = 1.14>
ST_3 : Operation 34 [1/1] (1.14ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:63]   --->   Operation 34 'write' 'write_ln63' <Predicate = (!tmp_12) | (!tmp_3)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i153"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!tmp_12) | (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %result" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:59]   --->   Operation 36 'bitcast' 'bitcast_ln59' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.14ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_hat_z_stream, i32 %bitcast_ln59" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:59]   --->   Operation 37 'write' 'write_ln59' <Predicate = (tmp_3 & tmp_12)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc.i153" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:62]   --->   Operation 38 'br' 'br_ln62' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.34>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%in1_val = bitcast i32 %x_hat_copy_2_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:56]   --->   Operation 39 'bitcast' 'in1_val' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%in2_val = bitcast i32 %z_copy_1_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:57]   --->   Operation 40 'bitcast' 'in2_val' <Predicate = (tmp_3 & tmp_12)> <Delay = 0.00>
ST_4 : Operation 41 [7/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 41 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 2.34>
ST_5 : Operation 42 [6/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 42 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 2.34>
ST_6 : Operation 43 [5/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 43 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.34>
ST_7 : Operation 44 [4/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 44 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.34>
ST_8 : Operation 45 [3/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 45 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 2.34>
ST_9 : Operation 46 [2/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 46 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.34>
ST_10 : Operation 47 [1/7] (2.34ns)   --->   "%result = fsub i32 %in1_val, i32 %in2_val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:58]   --->   Operation 47 'fsub' 'result' <Predicate = (tmp_3 & tmp_12)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('ii') [4]  (0 ns)
	'load' operation ('ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:52) on local variable 'ii' [11]  (0 ns)
	'add' operation ('ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:52) [14]  (0.708 ns)
	'store' operation ('store_ln52', /home/bsheh002/ADMM07/alveo/src/bp.cpp:52) of variable 'ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:52 on local variable 'ii' [37]  (0.387 ns)

 <State 2>: 1.26ns
The critical path consists of the following:
	fifo read operation ('x_hat_copy_2_stream_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:56) on port 'x_hat_copy_2_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:56) [28]  (1.14 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 1.14ns
The critical path consists of the following:
	fifo write operation ('write_ln63', /home/bsheh002/ADMM07/alveo/src/bp.cpp:63) on port 'x_hat_z_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:63) [25]  (1.14 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:58) [32]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:58) [32]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:58) [32]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:58) [32]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:58) [32]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:58) [32]  (2.34 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('result', /home/bsheh002/ADMM07/alveo/src/bp.cpp:58) [32]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
