Line number: 
[67, 71]
Comment: 
The block of code is a triggered sequential circuit which functions as a flip-flop with load and reset capability. The flip-flop state is updated during the positive edge of the clock (posedge clock) or negative edge of prn (negedge prn) or clrn (negedge clrn). When prn (preset) signal is active low, the flip-flop is presetting the output (dffe4a) to high. When clrn (clear) is active low, it resets the output to low. When ena (enable) control is high, the data (d) logic ANDed with inverted sclr is loaded into the output.