\hypertarget{stm32f4xx__hal__rcc__ex_8h}{}\section{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\label{stm32f4xx__hal__rcc__ex_8h}\index{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}


Header file of R\+CC H\+AL Extension module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_r_c_c___p_l_l_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em R\+CC P\+LL configuration structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em P\+L\+L\+I2S Clock structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em P\+L\+L\+S\+AI Clock structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em R\+CC extended clocks structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+I2\+S\+\_\+\+A\+P\+B1}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+I2\+S\+\_\+\+A\+P\+B2}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+S\+A\+I1}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+S\+A\+I2}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+T\+IM}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+R\+TC}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+C\+EC}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+F\+M\+P\+I2\+C1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+C\+K48}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+S\+D\+IO}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+S\+P\+D\+I\+F\+RX}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+K\+\_\+\+P\+L\+L\+I2S}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+D\+I\+V\+R\+\_\+2}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+D\+I\+V\+R\+\_\+4}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+D\+I\+V\+R\+\_\+8}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+D\+I\+V\+R\+\_\+16}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)0x00000006)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)0x00000006)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+AI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I1\+S\+R\+C\+\_\+0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I1\+S\+R\+C\+\_\+1)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I1\+S\+RC)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+AI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I2\+S\+R\+C\+\_\+0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I2\+S\+R\+C\+\_\+1)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I2\+S\+RC)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S1\+S\+R\+C\+\_\+0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S1\+S\+R\+C\+\_\+1)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S1\+S\+RC)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S2\+S\+R\+C\+\_\+0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S2\+S\+R\+C\+\_\+1)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S2\+S\+RC)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+A\+PB}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+F\+M\+P\+I2\+C1\+S\+E\+L\+\_\+0)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+F\+M\+P\+I2\+C1\+S\+E\+L\+\_\+1)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+E\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+E\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+E\+C\+S\+EL)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+K48\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LQ}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+K48\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+A\+IP}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+K48\+M\+S\+EL)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+D\+I\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+C\+K48}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+D\+I\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+D\+I\+O\+S\+EL)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2\+SP}~((uint32\+\_\+t)R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+P\+D\+I\+F\+R\+X\+S\+EL)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+T\+I\+M\+P\+R\+E\+S\+\_\+\+D\+E\+S\+A\+C\+T\+I\+V\+A\+T\+ED}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+T\+I\+M\+P\+R\+E\+S\+\_\+\+A\+C\+T\+I\+V\+A\+T\+ED}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+\_\+\+M\+O\+DE}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+H\+I\+G\+H\+D\+R\+I\+V\+E\+\_\+\+M\+O\+DE}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2\+S\+C\+LK}~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+0
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+1
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK}~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+D\+C\+M\+I\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+R\+N\+G\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+F\+M\+C\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+Q\+S\+P\+I\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M2\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad2def81b1df0e62cd322ab60b31ba59f}{}\label{stm32f4xx__hal__rcc__ex_8h_ad2def81b1df0e62cd322ab60b31ba59f}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M3\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9fb7035f007ec272b725e51018a36b23}{}\label{stm32f4xx__hal__rcc__ex_8h_a9fb7035f007ec272b725e51018a36b23}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M4\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8888dfd8a1e50f8019f581506ec776d8}{}\label{stm32f4xx__hal__rcc__ex_8h_a8888dfd8a1e50f8019f581506ec776d8}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I3\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_adc6ab93c1c538a7f2ee24a85a6831274}{}\label{stm32f4xx__hal__rcc__ex_8h_adc6ab93c1c538a7f2ee24a85a6831274}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C3\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ab015d6340996f59fa36354ddcc10759d}{}\label{stm32f4xx__hal__rcc__ex_8h_ab015d6340996f59fa36354ddcc10759d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M6\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1ee14a6e314a50eee7a1a09482a25abf}{}\label{stm32f4xx__hal__rcc__ex_8h_a1ee14a6e314a50eee7a1a09482a25abf}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M7\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a865f11c3f70a9b85ebc5f09baf60eec9}{}\label{stm32f4xx__hal__rcc__ex_8h_a865f11c3f70a9b85ebc5f09baf60eec9}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M12\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a40b70e57e0b7741e6f62d1f2a25b0a3e}{}\label{stm32f4xx__hal__rcc__ex_8h_a40b70e57e0b7741e6f62d1f2a25b0a3e}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M13\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a501dca0467cb5d6119144dbab79243f6}{}\label{stm32f4xx__hal__rcc__ex_8h_a501dca0467cb5d6119144dbab79243f6}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M14\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a492911cce1e54350519e7793c897102b}{}\label{stm32f4xx__hal__rcc__ex_8h_a492911cce1e54350519e7793c897102b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+D\+I\+F\+R\+X\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a79b0ca8505d46580e6fe779c27fe3806}{}\label{stm32f4xx__hal__rcc__ex_8h_a79b0ca8505d46580e6fe779c27fe3806}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a5b0866dac14f73ddeafa6308ac447bec}{}\label{stm32f4xx__hal__rcc__ex_8h_a5b0866dac14f73ddeafa6308ac447bec}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a0c7d9a072dd5ad3f28220667001bfc08}{}\label{stm32f4xx__hal__rcc__ex_8h_a0c7d9a072dd5ad3f28220667001bfc08}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8a95ee8616f039fd0b00b0efa7297e6c}{}\label{stm32f4xx__hal__rcc__ex_8h_a8a95ee8616f039fd0b00b0efa7297e6c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+F\+M\+P\+I2\+C1\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac4233b67136923cac26402538dee2fdb}{}\label{stm32f4xx__hal__rcc__ex_8h_ac4233b67136923cac26402538dee2fdb}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+A\+N1\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad8f3d2055731b09adc0e9588a1dce823}{}\label{stm32f4xx__hal__rcc__ex_8h_ad8f3d2055731b09adc0e9588a1dce823}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+A\+N2\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_afdd330ba875df2bbda10222dcc37274c}{}\label{stm32f4xx__hal__rcc__ex_8h_afdd330ba875df2bbda10222dcc37274c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+E\+C\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aaa44f4d83019efe5a909604812851991}{}\label{stm32f4xx__hal__rcc__ex_8h_aaa44f4d83019efe5a909604812851991}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+D\+A\+C\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6817d8397756e235e5d29e980c7dbb47}{}\label{stm32f4xx__hal__rcc__ex_8h_a6817d8397756e235e5d29e980c7dbb47}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+D\+I\+O\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_adf4b110d526575f9f292b53269632884}{}\label{stm32f4xx__hal__rcc__ex_8h_adf4b110d526575f9f292b53269632884}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I4\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a85678767f2c727a545b1095d9ef69a67}{}\label{stm32f4xx__hal__rcc__ex_8h_a85678767f2c727a545b1095d9ef69a67}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M10\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a33f3e5d6b2c337d84ae550b701e37455}{}\label{stm32f4xx__hal__rcc__ex_8h_a33f3e5d6b2c337d84ae550b701e37455}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M8\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_abb93b1527822da05736d8fcae78597c9}{}\label{stm32f4xx__hal__rcc__ex_8h_abb93b1527822da05736d8fcae78597c9}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C2\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ab85790f59a2033b43e7b58e2bfd91aa7}{}\label{stm32f4xx__hal__rcc__ex_8h_ab85790f59a2033b43e7b58e2bfd91aa7}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C3\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aaf239c6212b26796bb449f240bcc1045}{}\label{stm32f4xx__hal__rcc__ex_8h_aaf239c6212b26796bb449f240bcc1045}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+A\+I1\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1f8e5c20350d611721053981830bbb12}{}\label{stm32f4xx__hal__rcc__ex_8h_a1f8e5c20350d611721053981830bbb12}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+A\+I2\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a86941cfe8c189143837806bd4f486da5}{}\label{stm32f4xx__hal__rcc__ex_8h_a86941cfe8c189143837806bd4f486da5}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+D\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af0f7c49787fc94edeea74aa4218aeaf6}{}\label{stm32f4xx__hal__rcc__ex_8h_af0f7c49787fc94edeea74aa4218aeaf6}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+E\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a00bf47b2dc642a42de9c96477db2a2c3}{}\label{stm32f4xx__hal__rcc__ex_8h_a00bf47b2dc642a42de9c96477db2a2c3}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+F\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_addfca42e493e7c163e9decf0462183df}{}\label{stm32f4xx__hal__rcc__ex_8h_addfca42e493e7c163e9decf0462183df}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+G\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af9d186d1ede1071931d87645bddb07d0}{}\label{stm32f4xx__hal__rcc__ex_8h_af9d186d1ede1071931d87645bddb07d0}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+O\+T\+G\+H\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_abae5d5cc27063a2a963a69c131b426c5}{}\label{stm32f4xx__hal__rcc__ex_8h_abae5d5cc27063a2a963a69c131b426c5}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+C\+R\+C\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af12ffda90699081f29cf76dab39b1944}{}\label{stm32f4xx__hal__rcc__ex_8h_af12ffda90699081f29cf76dab39b1944}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+D\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a29fbf71f71ea27ffa38e7283b6dce03d}{}\label{stm32f4xx__hal__rcc__ex_8h_a29fbf71f71ea27ffa38e7283b6dce03d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+E\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a38fcc37f656d6f5e5698d9eb01d4c552}{}\label{stm32f4xx__hal__rcc__ex_8h_a38fcc37f656d6f5e5698d9eb01d4c552}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+F\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9f9a67f57c0ca219d0cf0c2e07114f27}{}\label{stm32f4xx__hal__rcc__ex_8h_a9f9a67f57c0ca219d0cf0c2e07114f27}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+G\+P\+I\+O\+G\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ae5e39d5fdc6dee36bba521d096ca320d}{}\label{stm32f4xx__hal__rcc__ex_8h_ae5e39d5fdc6dee36bba521d096ca320d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+O\+T\+G\+H\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a3a66bffab4f38d4ee9dfd9271209b32d}{}\label{stm32f4xx__hal__rcc__ex_8h_a3a66bffab4f38d4ee9dfd9271209b32d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+C\+R\+C\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ab7426b24c0b9d6aaec3c17f98735a178}{}\label{stm32f4xx__hal__rcc__ex_8h_ab7426b24c0b9d6aaec3c17f98735a178}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR = 0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+O\+T\+G\+F\+S\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+R\+N\+G\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+D\+C\+M\+I\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B2\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR = 0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+O\+T\+G\+F\+S\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+R\+N\+G\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+R\+S\+T\+R\+\_\+\+D\+C\+M\+I\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B3\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B3\+R\+S\+TR = 0x\+F\+F\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B3\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B3\+R\+S\+TR = 0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B3\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B3\+R\+S\+T\+R\+\_\+\+F\+M\+C\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B3\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B3\+R\+S\+T\+R\+\_\+\+Q\+S\+P\+I\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B3\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+R\+S\+T\+R\+\_\+\+F\+M\+C\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B3\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+R\+S\+T\+R\+\_\+\+Q\+S\+P\+I\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M6\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a3446c3ea4d5e101b591fcb0222d0fb10}{}\label{stm32f4xx__hal__rcc__ex_8h_a3446c3ea4d5e101b591fcb0222d0fb10}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M7\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a350e60b0e21e094ff1624e1da9855e65}{}\label{stm32f4xx__hal__rcc__ex_8h_a350e60b0e21e094ff1624e1da9855e65}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M12\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1c4fa1efafbaad1e9ac513412df04f21}{}\label{stm32f4xx__hal__rcc__ex_8h_a1c4fa1efafbaad1e9ac513412df04f21}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M13\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac3ec3222d8441040695cb64a7be91026}{}\label{stm32f4xx__hal__rcc__ex_8h_ac3ec3222d8441040695cb64a7be91026}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M14\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aee5b3b45c9e419c7dc2815fea8ca131f}{}\label{stm32f4xx__hal__rcc__ex_8h_aee5b3b45c9e419c7dc2815fea8ca131f}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+D\+I\+F\+R\+X\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a49a1b5553c9de47f520c0cb7e9451718}{}\label{stm32f4xx__hal__rcc__ex_8h_a49a1b5553c9de47f520c0cb7e9451718}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8902e16d49b4335d213b6a115c19127b}{}\label{stm32f4xx__hal__rcc__ex_8h_a8902e16d49b4335d213b6a115c19127b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T4\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a462f7bbb84307a5841556d43d7932d83}{}\label{stm32f4xx__hal__rcc__ex_8h_a462f7bbb84307a5841556d43d7932d83}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T5\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a326264be9dae134e1bdccdd0161b23d1}{}\label{stm32f4xx__hal__rcc__ex_8h_a326264be9dae134e1bdccdd0161b23d1}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+F\+M\+P\+I2\+C1\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a41a06aaf1b899714d642a62cad8244d9}{}\label{stm32f4xx__hal__rcc__ex_8h_a41a06aaf1b899714d642a62cad8244d9}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N1\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9cadd1984daacca632f99a6f77677c28}{}\label{stm32f4xx__hal__rcc__ex_8h_a9cadd1984daacca632f99a6f77677c28}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N2\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad83fdb2559b29abcb388a73816b7e0a1}{}\label{stm32f4xx__hal__rcc__ex_8h_ad83fdb2559b29abcb388a73816b7e0a1}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+E\+C\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a0bc74333a544b2c4b8dc6eddd8fe5a8f}{}\label{stm32f4xx__hal__rcc__ex_8h_a0bc74333a544b2c4b8dc6eddd8fe5a8f}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+D\+A\+C\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad8ea14ca039a7298fecf64b829dc6384}{}\label{stm32f4xx__hal__rcc__ex_8h_ad8ea14ca039a7298fecf64b829dc6384}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M2\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1010b7c4a9122449860babb341f01d7b}{}\label{stm32f4xx__hal__rcc__ex_8h_a1010b7c4a9122449860babb341f01d7b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a80ff127f3c25bde58ee5c1f224e2dca4}{}\label{stm32f4xx__hal__rcc__ex_8h_a80ff127f3c25bde58ee5c1f224e2dca4}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M4\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a16ff4de009e6cf02e8bfff068866837a}{}\label{stm32f4xx__hal__rcc__ex_8h_a16ff4de009e6cf02e8bfff068866837a}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+I3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_afb0c679992eba330a2d47ac722a5c143}{}\label{stm32f4xx__hal__rcc__ex_8h_afb0c679992eba330a2d47ac722a5c143}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af0d824c0c76161daaefa6fd7ba2c0302}{}\label{stm32f4xx__hal__rcc__ex_8h_af0d824c0c76161daaefa6fd7ba2c0302}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M2\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a4b1b3b45c95788edb29ccd2bf6994826}{}\label{stm32f4xx__hal__rcc__ex_8h_a4b1b3b45c95788edb29ccd2bf6994826}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a27cf9c39217fff6ae9bce2285d9aff8c}{}\label{stm32f4xx__hal__rcc__ex_8h_a27cf9c39217fff6ae9bce2285d9aff8c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M4\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aab43d37f4682740d15c4b1fadb908d51}{}\label{stm32f4xx__hal__rcc__ex_8h_aab43d37f4682740d15c4b1fadb908d51}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+I3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1fb7a5367cfed25545058af0eb4f55f1}{}\label{stm32f4xx__hal__rcc__ex_8h_a1fb7a5367cfed25545058af0eb4f55f1}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+I2\+C3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a383f01978613c3b08659efab5153b4b9}{}\label{stm32f4xx__hal__rcc__ex_8h_a383f01978613c3b08659efab5153b4b9}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M6\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7eba1763b83169bc7cec3e10bfbccf20}{}\label{stm32f4xx__hal__rcc__ex_8h_a7eba1763b83169bc7cec3e10bfbccf20}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M7\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a4451d9cbc82223d913fae1f6b8187996}{}\label{stm32f4xx__hal__rcc__ex_8h_a4451d9cbc82223d913fae1f6b8187996}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M12\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ab26147981205dd120cfc129d3031459c}{}\label{stm32f4xx__hal__rcc__ex_8h_ab26147981205dd120cfc129d3031459c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M13\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad95dc322d87913d9bee93a1f41ff5403}{}\label{stm32f4xx__hal__rcc__ex_8h_ad95dc322d87913d9bee93a1f41ff5403}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+T\+I\+M14\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a241bf274a6fba46a49b50aedaf1e08d3}{}\label{stm32f4xx__hal__rcc__ex_8h_a241bf274a6fba46a49b50aedaf1e08d3}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+S\+P\+D\+I\+F\+R\+X\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aa34fa6ad8e85c14915f8d7d3e36fdd0b}{}\label{stm32f4xx__hal__rcc__ex_8h_aa34fa6ad8e85c14915f8d7d3e36fdd0b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+S\+A\+R\+T3\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a25b71d0f7fb3b9455fb360fcb780c492}{}\label{stm32f4xx__hal__rcc__ex_8h_a25b71d0f7fb3b9455fb360fcb780c492}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T4\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_abbfb393dffbb0652bbd581302f4de609}{}\label{stm32f4xx__hal__rcc__ex_8h_abbfb393dffbb0652bbd581302f4de609}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+U\+A\+R\+T5\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7009cc550412874444d1d519b0b56b07}{}\label{stm32f4xx__hal__rcc__ex_8h_a7009cc550412874444d1d519b0b56b07}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+F\+M\+P\+I2\+C1\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8054268984d2061f2a60391524ff265e}{}\label{stm32f4xx__hal__rcc__ex_8h_a8054268984d2061f2a60391524ff265e}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N1\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a4b2e677ba2e3a39f1c8f0c074ce50664}{}\label{stm32f4xx__hal__rcc__ex_8h_a4b2e677ba2e3a39f1c8f0c074ce50664}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+A\+N2\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9ca7610abeef9662dc2398f15bc32163}{}\label{stm32f4xx__hal__rcc__ex_8h_a9ca7610abeef9662dc2398f15bc32163}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+C\+E\+C\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6a8c5a752f83da738f47125c3d754fc9}{}\label{stm32f4xx__hal__rcc__ex_8h_a6a8c5a752f83da738f47125c3d754fc9}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+D\+A\+C\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1ac476b29c9395378bc16a7c4df08c7c}{}\label{stm32f4xx__hal__rcc__ex_8h_a1ac476b29c9395378bc16a7c4df08c7c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M8\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_abec722f05fbf534feb64a767b1bac1ba}{}\label{stm32f4xx__hal__rcc__ex_8h_abec722f05fbf534feb64a767b1bac1ba}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+A\+I1\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a08adabe36014364464e61606606e184d}{}\label{stm32f4xx__hal__rcc__ex_8h_a08adabe36014364464e61606606e184d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+A\+I2\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ae126c8da64cf14a57e439731fe8393b2}{}\label{stm32f4xx__hal__rcc__ex_8h_ae126c8da64cf14a57e439731fe8393b2}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+D\+I\+O\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a12ce26f019aeb6381b3d7edd3077e6e1}{}\label{stm32f4xx__hal__rcc__ex_8h_a12ce26f019aeb6381b3d7edd3077e6e1}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I4\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a79eef5116f30b60d64a7ef5bce8fca05}{}\label{stm32f4xx__hal__rcc__ex_8h_a79eef5116f30b60d64a7ef5bce8fca05}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M10\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aa40d4e3fd1261bb0cd239575a433e8e8}{}\label{stm32f4xx__hal__rcc__ex_8h_aa40d4e3fd1261bb0cd239575a433e8e8}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+D\+I\+O\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a806f6393d063f89f7d0b0623b341aedb}{}\label{stm32f4xx__hal__rcc__ex_8h_a806f6393d063f89f7d0b0623b341aedb}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+P\+I4\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8ac40732e63db2fff9e31d57b841c633}{}\label{stm32f4xx__hal__rcc__ex_8h_a8ac40732e63db2fff9e31d57b841c633}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M10\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a704b80ff2f733e161d30e4138f90614d}{}\label{stm32f4xx__hal__rcc__ex_8h_a704b80ff2f733e161d30e4138f90614d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+T\+I\+M8\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1eb65ddc0b32886b140d71e252dc4727}{}\label{stm32f4xx__hal__rcc__ex_8h_a1eb65ddc0b32886b140d71e252dc4727}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+A\+I1\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6f43cdb59c0bf2f5315ff8a576db05ef}{}\label{stm32f4xx__hal__rcc__ex_8h_a6f43cdb59c0bf2f5315ff8a576db05ef}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+A\+I2\+R\+ST))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7f4ac1e4ce92656c91279b64c8aae985}{}\label{stm32f4xx__hal__rcc__ex_8h_a7f4ac1e4ce92656c91279b64c8aae985}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a5f04963ee5709230888d50574008372f}{}\label{stm32f4xx__hal__rcc__ex_8h_a5f04963ee5709230888d50574008372f}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a18d20464a11db42973a0cc6df21b0e22}{}\label{stm32f4xx__hal__rcc__ex_8h_a18d20464a11db42973a0cc6df21b0e22}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac520a0043affccd819818a11b19523a2}{}\label{stm32f4xx__hal__rcc__ex_8h_ac520a0043affccd819818a11b19523a2}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ab1d4773e76bae0871b8dace747971fc4}{}\label{stm32f4xx__hal__rcc__ex_8h_ab1d4773e76bae0871b8dace747971fc4}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a485ced56558657be69e01a48e5d62f6d}{}\label{stm32f4xx__hal__rcc__ex_8h_a485ced56558657be69e01a48e5d62f6d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_abb43476c09deccb66a55a2fbdc2176cd}{}\label{stm32f4xx__hal__rcc__ex_8h_abb43476c09deccb66a55a2fbdc2176cd}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac62a3a9510d500e6ed32dc925f7ef028}{}\label{stm32f4xx__hal__rcc__ex_8h_ac62a3a9510d500e6ed32dc925f7ef028}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ab9b6703f096a151a86df9d76d4945cda}{}\label{stm32f4xx__hal__rcc__ex_8h_ab9b6703f096a151a86df9d76d4945cda}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a13e370f94b39c72876a321cdc5b31915}{}\label{stm32f4xx__hal__rcc__ex_8h_a13e370f94b39c72876a321cdc5b31915}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a94b6e96c9d5058f9bf0e0c1aaf19ab37}{}\label{stm32f4xx__hal__rcc__ex_8h_a94b6e96c9d5058f9bf0e0c1aaf19ab37}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aa68382ab65f37deee2b43712fd819ace}{}\label{stm32f4xx__hal__rcc__ex_8h_aa68382ab65f37deee2b43712fd819ace}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8520028c77aa2ecdd497c313665fa381}{}\label{stm32f4xx__hal__rcc__ex_8h_a8520028c77aa2ecdd497c313665fa381}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2204e5cccaf75bc541f901fd2beb7381}{}\label{stm32f4xx__hal__rcc__ex_8h_a2204e5cccaf75bc541f901fd2beb7381}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a035d018d1c3984de9cc06dcb661fff60}{}\label{stm32f4xx__hal__rcc__ex_8h_a035d018d1c3984de9cc06dcb661fff60}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a296c8414e577cab553cc903752315a88}{}\label{stm32f4xx__hal__rcc__ex_8h_a296c8414e577cab553cc903752315a88}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6313cca024215b6681c273ea588e2ecf}{}\label{stm32f4xx__hal__rcc__ex_8h_a6313cca024215b6681c273ea588e2ecf}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a340ec5b29760feb901ae6b7ed86c243e}{}\label{stm32f4xx__hal__rcc__ex_8h_a340ec5b29760feb901ae6b7ed86c243e}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_acf24f1f20b4159bafb67e7d7d3dc0fe0}{}\label{stm32f4xx__hal__rcc__ex_8h_acf24f1f20b4159bafb67e7d7d3dc0fe0}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af63d9f5ce9a6922314054a94ee85eac0}{}\label{stm32f4xx__hal__rcc__ex_8h_af63d9f5ce9a6922314054a94ee85eac0}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a3d776af7d892a32ea3c68edf7891e4f5}{}\label{stm32f4xx__hal__rcc__ex_8h_a3d776af7d892a32ea3c68edf7891e4f5}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+R\+A\+M1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a725f14ee455c726c2a99be4714180dac}{}\label{stm32f4xx__hal__rcc__ex_8h_a725f14ee455c726c2a99be4714180dac}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a4138d3bc751d640d5841655554acb574}{}\label{stm32f4xx__hal__rcc__ex_8h_a4138d3bc751d640d5841655554acb574}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+D\+C\+M\+I\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+D\+C\+M\+I\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+M\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a387cf373f0b77ef8d434a3a6f93bbd11}{}\label{stm32f4xx__hal__rcc__ex_8h_a387cf373f0b77ef8d434a3a6f93bbd11}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+Q\+S\+P\+I\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aaa7ac6f21ab0318d7fa79968ddfbff78}{}\label{stm32f4xx__hal__rcc__ex_8h_aaa7ac6f21ab0318d7fa79968ddfbff78}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+M\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6b5acf19e24d90165eb5bd6bee84f5be}{}\label{stm32f4xx__hal__rcc__ex_8h_a6b5acf19e24d90165eb5bd6bee84f5be}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+Q\+S\+P\+I\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a89f565eece1302ef852333fb1ccf063d}{}\label{stm32f4xx__hal__rcc__ex_8h_a89f565eece1302ef852333fb1ccf063d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M6\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a906c45719dcf2113473f2c3281926368}{}\label{stm32f4xx__hal__rcc__ex_8h_a906c45719dcf2113473f2c3281926368}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M7\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2a1c22a18251e0dac7f77ba8398af543}{}\label{stm32f4xx__hal__rcc__ex_8h_a2a1c22a18251e0dac7f77ba8398af543}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M12\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad8b3e0a9f9cb30a02d3c3e5070a9ee29}{}\label{stm32f4xx__hal__rcc__ex_8h_ad8b3e0a9f9cb30a02d3c3e5070a9ee29}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M13\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ae00ec905f6763aaaa93e6ed69afbd48c}{}\label{stm32f4xx__hal__rcc__ex_8h_ae00ec905f6763aaaa93e6ed69afbd48c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M14\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aabdcae7edf493254fee3064775ab5023}{}\label{stm32f4xx__hal__rcc__ex_8h_aabdcae7edf493254fee3064775ab5023}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+D\+I\+F\+R\+X\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6eaa577e71e8f881d33e2df3e3e7738e}{}\label{stm32f4xx__hal__rcc__ex_8h_a6eaa577e71e8f881d33e2df3e3e7738e}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2a18798b0e216c3ccc3caa76e741a689}{}\label{stm32f4xx__hal__rcc__ex_8h_a2a18798b0e216c3ccc3caa76e741a689}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac2ea0bded521d6ef463f543719ac6bc2}{}\label{stm32f4xx__hal__rcc__ex_8h_ac2ea0bded521d6ef463f543719ac6bc2}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a81daeac46390e57328957a5b2d020b1b}{}\label{stm32f4xx__hal__rcc__ex_8h_a81daeac46390e57328957a5b2d020b1b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+M\+P\+I2\+C1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a02750081dcc2a9312e002bf22266da85}{}\label{stm32f4xx__hal__rcc__ex_8h_a02750081dcc2a9312e002bf22266da85}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a60947e98578d8436243e286349cbbd4c}{}\label{stm32f4xx__hal__rcc__ex_8h_a60947e98578d8436243e286349cbbd4c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2f882a5b0c0a73e4fa41d9bf0a7d6abb}{}\label{stm32f4xx__hal__rcc__ex_8h_a2f882a5b0c0a73e4fa41d9bf0a7d6abb}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+E\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac9504845ea6557f9b54541005e2a7e07}{}\label{stm32f4xx__hal__rcc__ex_8h_ac9504845ea6557f9b54541005e2a7e07}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+A\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad50feef6d1bdd1d254d96ce2786a502b}{}\label{stm32f4xx__hal__rcc__ex_8h_ad50feef6d1bdd1d254d96ce2786a502b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a975142c90b4e1baf21b361524518235d}{}\label{stm32f4xx__hal__rcc__ex_8h_a975142c90b4e1baf21b361524518235d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2e165dd342f4ab6ea9b2edab08723cf8}{}\label{stm32f4xx__hal__rcc__ex_8h_a2e165dd342f4ab6ea9b2edab08723cf8}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M4\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7911836a0e66ab2e4719b298f74b783b}{}\label{stm32f4xx__hal__rcc__ex_8h_a7911836a0e66ab2e4719b298f74b783b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ae6fb9249362d38de5191ea0bf8bb1922}{}\label{stm32f4xx__hal__rcc__ex_8h_ae6fb9249362d38de5191ea0bf8bb1922}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a989121c3284e586d4fb14549d15dc0db}{}\label{stm32f4xx__hal__rcc__ex_8h_a989121c3284e586d4fb14549d15dc0db}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a65aef0935a6eb3e1ee17e9d19ec6ee8e}{}\label{stm32f4xx__hal__rcc__ex_8h_a65aef0935a6eb3e1ee17e9d19ec6ee8e}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af380a14a537b7a6e1c0e20fea72d65aa}{}\label{stm32f4xx__hal__rcc__ex_8h_af380a14a537b7a6e1c0e20fea72d65aa}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M4\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6d1fd6d4f7375b4abf93bd2ec4948d1d}{}\label{stm32f4xx__hal__rcc__ex_8h_a6d1fd6d4f7375b4abf93bd2ec4948d1d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af53bea66d100b5039d4db0140a9948bf}{}\label{stm32f4xx__hal__rcc__ex_8h_af53bea66d100b5039d4db0140a9948bf}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6bd3af59e8a11e3321a41bc29ba51f18}{}\label{stm32f4xx__hal__rcc__ex_8h_a6bd3af59e8a11e3321a41bc29ba51f18}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M6\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a3dd5073cae99e103545801e21f6e25fb}{}\label{stm32f4xx__hal__rcc__ex_8h_a3dd5073cae99e103545801e21f6e25fb}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M7\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a65016901a197f433425aca0a206b0c77}{}\label{stm32f4xx__hal__rcc__ex_8h_a65016901a197f433425aca0a206b0c77}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M12\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a505a2a0607d8b7993e365d169aa9b53a}{}\label{stm32f4xx__hal__rcc__ex_8h_a505a2a0607d8b7993e365d169aa9b53a}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M13\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a329e7011f85631cd41cfaa2dc7467934}{}\label{stm32f4xx__hal__rcc__ex_8h_a329e7011f85631cd41cfaa2dc7467934}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M14\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7f7d650bc39949c0612a553fecd46fa7}{}\label{stm32f4xx__hal__rcc__ex_8h_a7f7d650bc39949c0612a553fecd46fa7}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+D\+I\+F\+R\+X\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7579bcc778f7c9ef723e592ea7416d0a}{}\label{stm32f4xx__hal__rcc__ex_8h_a7579bcc778f7c9ef723e592ea7416d0a}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aa395d9d235caf02cac62e5dfb1d0c957}{}\label{stm32f4xx__hal__rcc__ex_8h_aa395d9d235caf02cac62e5dfb1d0c957}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad07183bab161bd0524036c2dcce2ab9c}{}\label{stm32f4xx__hal__rcc__ex_8h_ad07183bab161bd0524036c2dcce2ab9c}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6425e05b7e3d30a060b075575740a9bb}{}\label{stm32f4xx__hal__rcc__ex_8h_a6425e05b7e3d30a060b075575740a9bb}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+M\+P\+I2\+C1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1719003a7c347dde64027d88d7df1b04}{}\label{stm32f4xx__hal__rcc__ex_8h_a1719003a7c347dde64027d88d7df1b04}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aa4222e958047e126f69e2ee362196a16}{}\label{stm32f4xx__hal__rcc__ex_8h_aa4222e958047e126f69e2ee362196a16}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+A\+N2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9cab9135be7f47bf9e455ce6d2276a41}{}\label{stm32f4xx__hal__rcc__ex_8h_a9cab9135be7f47bf9e455ce6d2276a41}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+E\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a5a734374b6688f2d5e54f90d002cd634}{}\label{stm32f4xx__hal__rcc__ex_8h_a5a734374b6688f2d5e54f90d002cd634}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+A\+C\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ab24893ba4a827492272e611d2756d928}{}\label{stm32f4xx__hal__rcc__ex_8h_ab24893ba4a827492272e611d2756d928}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M8\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a0b7b3e090b53ddcf951239d450c5d23e}{}\label{stm32f4xx__hal__rcc__ex_8h_a0b7b3e090b53ddcf951239d450c5d23e}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_afbb316ea37b8d92f7260c2bba7e47e3a}{}\label{stm32f4xx__hal__rcc__ex_8h_afbb316ea37b8d92f7260c2bba7e47e3a}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a0063ad56c493dee710421f620332db05}{}\label{stm32f4xx__hal__rcc__ex_8h_a0063ad56c493dee710421f620332db05}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+A\+I1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_aeb86a4570fd6d66626d25d45b7e9d86e}{}\label{stm32f4xx__hal__rcc__ex_8h_aeb86a4570fd6d66626d25d45b7e9d86e}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+A\+I2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a367f58b538b321e6b931b0157e116873}{}\label{stm32f4xx__hal__rcc__ex_8h_a367f58b538b321e6b931b0157e116873}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+D\+I\+O\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_afc651eab5c75480c23936ff56c2e19a9}{}\label{stm32f4xx__hal__rcc__ex_8h_afc651eab5c75480c23936ff56c2e19a9}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I4\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_af66efe83b28ede4592f8bc8c4e10b8d3}{}\label{stm32f4xx__hal__rcc__ex_8h_af66efe83b28ede4592f8bc8c4e10b8d3}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M10\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac1215603b81a7d52b7225ec8f628e51d}{}\label{stm32f4xx__hal__rcc__ex_8h_ac1215603b81a7d52b7225ec8f628e51d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+D\+I\+O\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a97c4091bfa9dc4909a7ef5306a2b67ac}{}\label{stm32f4xx__hal__rcc__ex_8h_a97c4091bfa9dc4909a7ef5306a2b67ac}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I4\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a6953cffe3f6f2c92414df6c3ff07bb95}{}\label{stm32f4xx__hal__rcc__ex_8h_a6953cffe3f6f2c92414df6c3ff07bb95}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M10\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a884747bf8ec12a16a37c512c6979fb4d}{}\label{stm32f4xx__hal__rcc__ex_8h_a884747bf8ec12a16a37c512c6979fb4d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M8\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a95ea11d39c41c23f619668ce078d4d8d}{}\label{stm32f4xx__hal__rcc__ex_8h_a95ea11d39c41c23f619668ce078d4d8d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2ab85836860965c7c7292e9e5f930faf}{}\label{stm32f4xx__hal__rcc__ex_8h_a2ab85836860965c7c7292e9e5f930faf}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C3\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a05450a8b04c1d2cdd122af78eeaad99a}{}\label{stm32f4xx__hal__rcc__ex_8h_a05450a8b04c1d2cdd122af78eeaad99a}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+A\+I1\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a443ab84b0451a65d63416c0b8750a238}{}\label{stm32f4xx__hal__rcc__ex_8h_a443ab84b0451a65d63416c0b8750a238}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+A\+I2\+L\+P\+EN))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a5e39d751b1846122c50ff1058f93737c}{}\label{stm32f4xx__hal__rcc__ex_8h_a5e39d751b1846122c50ff1058f93737c}

\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_aa9c6f581d33ff043da5eba6689ab208c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+Q\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main P\+LL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a397893a952906f8caa8579a56c3a17a6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB = E\+N\+A\+B\+LE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the P\+L\+L\+I2S. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+D\+I\+S\+A\+B\+LE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB = D\+I\+S\+A\+B\+LE)\hypertarget{stm32f4xx__hal__rcc__ex_8h_a44da2cd20aaa56a79141f6142dfb6942}{}\label{stm32f4xx__hal__rcc__ex_8h_a44da2cd20aaa56a79141f6142dfb6942}

\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_abf2f976ca82ab2f166f45777e769998b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+M\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Q\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+L\+L\+I2S clock multiplication and division factors . \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a829deb86fa0bf2b9303599f25143bb83}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+O\+N\+\_\+\+BB = E\+N\+A\+B\+LE)
\begin{DoxyCompactList}\small\item\em Macros to Enable or Disable the P\+L\+L\+I\+S\+AI. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+D\+I\+S\+A\+B\+LE}()~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+O\+N\+\_\+\+BB = D\+I\+S\+A\+B\+LE)\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8ec70b1740682f5145ac93c17eb87ce8}{}\label{stm32f4xx__hal__rcc__ex_8h_a8ec70b1740682f5145ac93c17eb87ce8}

\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a2f57607d57e0c24c5671a37d2412a73f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+M\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+N\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Q\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+L\+L\+S\+AI clock multiplication and division factors. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_afc7cf4dd4c7859bcefe0d46cc56426bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Div\+Q\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+P\+L\+L\+I2\+S\+D\+I\+VQ, (\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Div\+Q\+\_\+\+\_\+)-\/1))
\begin{DoxyCompactList}\small\item\em Macro to configure the S\+AI clock Divider coming from P\+L\+L\+I2S. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_ad4fc19bc8f6c50dca02f9d0b14fc41fd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Div\+Q\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+A\+I\+D\+I\+VQ, ((\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Div\+Q\+\_\+\+\_\+)-\/1)$<$$<$8))
\begin{DoxyCompactList}\small\item\em Macro to configure the S\+AI clock Divider coming from P\+L\+L\+S\+AI. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a57c7909a2eb8ee312705c224607d00c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I1\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure S\+A\+I1 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a9af45dae7c2f2f1c8848be68d7bded7e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I1\+S\+RC))
\begin{DoxyCompactList}\small\item\em Macro to Get S\+A\+I1 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a18ab74d31998863f042a39d50f27c163}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I2\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure S\+A\+I2 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_ac12f70a6d677938196f8d8a64d0c743e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I2\+S\+RC))
\begin{DoxyCompactList}\small\item\em Macro to Get S\+A\+I2 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a61412b45ba93119b753fbcf966cf4471}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S1\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure I2S A\+P\+B1 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a1da2b0d003fd86667b6c8cb15e8c13f4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S1\+S\+RC))
\begin{DoxyCompactList}\small\item\em Macro to Get I2S A\+P\+B1 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a0ff951422b411f00afee7e4723f627be}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S2\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure I2S A\+P\+B2 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a3df51fd649b4767abc39c6a5e15ed1e7}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S2\+S\+RC))
\begin{DoxyCompactList}\small\item\em Macro to Get I2S A\+P\+B2 clock source selection. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a7b7629d411dee684624b06dcd99c426d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+E\+C\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the C\+EC clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a7a636a5c50887bba7270924c3eb6ef2f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+E\+C\+S\+EL))
\begin{DoxyCompactList}\small\item\em Macro to Get the C\+EC clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_ac29d7ceab1d8fea78c08e7c78b383525}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+F\+M\+P\+I2\+C1\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the F\+M\+P\+I2\+C1 clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a818ab7e57a28e4a319fa4b9049f62dd6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+F\+M\+P\+I2\+C1\+S\+EL))
\begin{DoxyCompactList}\small\item\em Macro to Get the F\+M\+P\+I2\+C1 clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a2380f79a72331ea93b1b3efd42f7a719}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+K48\+M\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the C\+L\+K48 clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a9b3a77cb4bb659160407d3dcf96b6915}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+K48\+M\+S\+EL))
\begin{DoxyCompactList}\small\item\em Macro to Get the C\+L\+K48 clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a9d70573036d797e40373b83d38b81be3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+D\+I\+O\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the S\+D\+IO clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a1c3fdeeeb9106f2ca460597d340134f7}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+I\+O\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+D\+I\+O\+S\+EL))
\begin{DoxyCompactList}\small\item\em Macro to Get the S\+D\+IO clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_ad641c6474a57369553339d9b2418bb9c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+P\+D\+I\+F\+R\+X\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the S\+P\+D\+I\+F\+RX clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_ad3ddc626288e3b401da0b8547f2ac0d3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+S\+O\+U\+R\+CE}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+P\+D\+I\+F\+R\+X\+S\+EL))
\begin{DoxyCompactList}\small\item\em Macro to Get the S\+P\+D\+I\+F\+RX clock. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a292ca7c84f192778314125ed6d7c8333}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+)~($\ast$(\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+T\+I\+M\+P\+R\+E\+\_\+\+BB = (\+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the Timers clocks prescalers. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a8948d01638a1ff52529310a1eba70caa}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}()~(R\+CC-\/$>$C\+IR $\vert$= (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a8948d01638a1ff52529310a1eba70caa}{}\label{stm32f4xx__hal__rcc__ex_8h_a8948d01638a1ff52529310a1eba70caa}

\begin{DoxyCompactList}\small\item\em Enable P\+L\+L\+S\+A\+I\+\_\+\+R\+DY interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a90647b25667347150cdf62a0f580736e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}()~(R\+CC-\/$>$C\+IR \&= $\sim$(R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a90647b25667347150cdf62a0f580736e}{}\label{stm32f4xx__hal__rcc__ex_8h_a90647b25667347150cdf62a0f580736e}

\begin{DoxyCompactList}\small\item\em Disable P\+L\+L\+S\+A\+I\+\_\+\+R\+DY interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a9e755ee880ecfa4142683029c601a296}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}()~(R\+CC-\/$>$C\+IR $\vert$= (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+YF))\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9e755ee880ecfa4142683029c601a296}{}\label{stm32f4xx__hal__rcc__ex_8h_a9e755ee880ecfa4142683029c601a296}

\begin{DoxyCompactList}\small\item\em Clear the P\+L\+L\+S\+AI R\+DY interrupt pending bits. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a478a4064faa2f2f1fa7320fe6b60b5ba}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT}()~((R\+CC-\/$>$C\+IR \& (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE)) == (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE))
\begin{DoxyCompactList}\small\item\em Check the P\+L\+L\+S\+AI R\+DY interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f4xx__hal__rcc__ex_8h_a573e020db1ec841ff9c9d36da2b82a6b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}()~((R\+CC-\/$>$CR \& (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY)) == (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY))
\begin{DoxyCompactList}\small\item\em Check P\+L\+L\+S\+AI R\+DY flag is set or not. \end{DoxyCompactList}\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+O\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~0x1C
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+O\+N\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (R\+C\+C\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET $\ast$ 32) + (R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+O\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4))
\item 
\#define {\bfseries P\+L\+L\+S\+A\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)100)  /$\ast$ Timeout value fixed to 100 ms  $\ast$/
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~0x1A
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (R\+C\+C\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET $\ast$ 32) + (R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}~(R\+C\+C\+\_\+\+O\+F\+F\+S\+ET + 0x8\+C)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+T\+I\+M\+P\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~0x18
\item 
\#define {\bfseries R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+T\+I\+M\+P\+R\+E\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET $\ast$ 32) + (R\+C\+C\+\_\+\+T\+I\+M\+P\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}~(R\+C\+C\+\_\+\+O\+F\+F\+S\+ET + 0x08)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~0x17
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET $\ast$ 32) + (R\+C\+C\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER $\ast$ 4))
\item 
\#define {\bfseries P\+L\+L\+I2\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)100)  /$\ast$ Timeout value fixed to 100 ms  $\ast$/
\item 
\#define {\bfseries P\+L\+L\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)100)  /$\ast$ 100 ms $\ast$/
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+E\+R\+I\+P\+H\+C\+L\+O\+CK}(S\+E\+L\+E\+C\+T\+I\+ON)~((1 $<$= (S\+E\+L\+E\+C\+T\+I\+ON)) \&\& ((S\+E\+L\+E\+C\+T\+I\+ON) $<$= 0x00000\+F\+F\+F))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((192 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 432))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 7))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Q\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 15))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((49 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 432))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Q\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 15))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+R\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 7))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+D\+I\+V\+Q\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((1 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 32))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+D\+I\+V\+Q\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((1 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 32))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+D\+I\+V\+R\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+M\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((V\+A\+L\+UE) $<$= 63)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+R\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 7))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+M\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((V\+A\+L\+UE) $<$= 63)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+K48\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+Ex\+\_\+\+Periph\+C\+L\+K\+Config} (\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def} $\ast$Periph\+Clk\+Init)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+Ex\+\_\+\+Get\+Periph\+C\+L\+K\+Config} (\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def} $\ast$Periph\+Clk\+Init)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+Ex\+\_\+\+Get\+Periph\+C\+L\+K\+Freq} (uint32\+\_\+t Periph\+Clk)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+Ex\+\_\+\+Select\+L\+S\+E\+Mode} (uint8\+\_\+t Mode)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of R\+CC H\+AL Extension module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+4.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
09-\/\+October-\/2015 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2015 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 

\subsection{Macro Definition Documentation}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_ADC2_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a39066209e4e4386d4924bb8ee31ff761}{}\label{stm32f4xx__hal__rcc__ex_8h_a39066209e4e4386d4924bb8ee31ff761}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_ADC3_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_aeceb46d7b24fd1147ce660ba21a8c9c6}{}\label{stm32f4xx__hal__rcc__ex_8h_aeceb46d7b24fd1147ce660ba21a8c9c6}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_CAN1_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a886a8892d3ad60d020ccb1e0d2d6f06c}{}\label{stm32f4xx__hal__rcc__ex_8h_a886a8892d3ad60d020ccb1e0d2d6f06c}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_CAN2_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a24dc2364cfd00eb8854073af7b1fbadd}{}\label{stm32f4xx__hal__rcc__ex_8h_a24dc2364cfd00eb8854073af7b1fbadd}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_CEC_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_af9c86fbf588ae5fecb93cc2228dd2e73}{}\label{stm32f4xx__hal__rcc__ex_8h_af9c86fbf588ae5fecb93cc2228dd2e73}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CECEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CECEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_CEC_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+E\+C\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+E\+C\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7b7629d411dee684624b06dcd99c426d}{}\label{stm32f4xx__hal__rcc__ex_8h_a7b7629d411dee684624b06dcd99c426d}


Macro to configure the C\+EC clock. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the C\+EC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+C\+E\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI\+: H\+SI selected as C\+EC clock \item R\+C\+C\+\_\+\+C\+E\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE\+: L\+SE selected as C\+EC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_CLK48_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+K48\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+K48\+M\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2380f79a72331ea93b1b3efd42f7a719}{}\label{stm32f4xx__hal__rcc__ex_8h_a2380f79a72331ea93b1b3efd42f7a719}


Macro to configure the C\+L\+K48 clock. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the C\+K48 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+C\+K48\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LQ\+: P\+LL V\+CO Output divided by P\+L\+LQ used as C\+K48 clock. \item R\+C\+C\+\_\+\+C\+K48\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+A\+IP\+: P\+L\+L\+S\+AI V\+CO Output divided by P\+L\+L\+S\+A\+IP used as C\+K48 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_DAC_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_abf537ba2ca2f41342fdfb724b1f3f260}{}\label{stm32f4xx__hal__rcc__ex_8h_abf537ba2ca2f41342fdfb724b1f3f260}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_FMPI2C1_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1bd070a22e2fb235d2691a33cf68a160}{}\label{stm32f4xx__hal__rcc__ex_8h_a1bd070a22e2fb235d2691a33cf68a160}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_FMPI2C1_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+F\+M\+P\+I2\+C1\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac29d7ceab1d8fea78c08e7c78b383525}{}\label{stm32f4xx__hal__rcc__ex_8h_ac29d7ceab1d8fea78c08e7c78b383525}


Macro to configure the F\+M\+P\+I2\+C1 clock. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the F\+M\+P\+I2\+C1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+A\+PB\+: A\+PB selected as F\+M\+P\+I2\+C1 clock \item R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK\+: S\+YS clock selected as F\+M\+P\+I2\+C1 clock \item R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI\+: H\+SI selected as F\+M\+P\+I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_CEC_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+E\+C\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+E\+C\+S\+EL))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a7a636a5c50887bba7270924c3eb6ef2f}{}\label{stm32f4xx__hal__rcc__ex_8h_a7a636a5c50887bba7270924c3eb6ef2f}


Macro to Get the C\+EC clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+C\+E\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I488\+: H\+SI selected as C\+EC clock \item R\+C\+C\+\_\+\+C\+E\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE\+: L\+SE selected as C\+EC clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_CLK48_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+C\+L\+K48\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+C\+K48\+M\+S\+EL))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9b3a77cb4bb659160407d3dcf96b6915}{}\label{stm32f4xx__hal__rcc__ex_8h_a9b3a77cb4bb659160407d3dcf96b6915}


Macro to Get the C\+L\+K48 clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+C\+K48\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LQ\+: P\+LL V\+CO Output divided by P\+L\+LQ used as C\+K48 clock. \item R\+C\+C\+\_\+\+C\+K48\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+A\+IP\+: P\+L\+L\+S\+AI V\+CO Output divided by P\+L\+L\+S\+A\+IP used as C\+K48 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_FMPI2C1_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+M\+P\+I2\+C1\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+F\+M\+P\+I2\+C1\+S\+EL))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a818ab7e57a28e4a319fa4b9049f62dd6}{}\label{stm32f4xx__hal__rcc__ex_8h_a818ab7e57a28e4a319fa4b9049f62dd6}


Macro to Get the F\+M\+P\+I2\+C1 clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+A\+PB\+: A\+PB selected as F\+M\+P\+I2\+C1 clock \item R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK\+: S\+YS clock selected as F\+M\+P\+I2\+C1 clock \item R\+C\+C\+\_\+\+F\+M\+P\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI\+: H\+SI selected as F\+M\+P\+I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_I2S_APB1_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S1\+S\+RC))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1da2b0d003fd86667b6c8cb15e8c13f4}{}\label{stm32f4xx__hal__rcc__ex_8h_a1da2b0d003fd86667b6c8cb15e8c13f4}


Macro to Get I2S A\+P\+B1 clock source selection. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2S V\+CO output clock divided by P\+L\+L\+I2\+SR used as I2S clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC\+: H\+SI or H\+SE depending from P\+LL source Clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_I2S_APB2_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S2\+S\+RC))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a3df51fd649b4767abc39c6a5e15ed1e7}{}\label{stm32f4xx__hal__rcc__ex_8h_a3df51fd649b4767abc39c6a5e15ed1e7}


Macro to Get I2S A\+P\+B2 clock source selection. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2S V\+CO output clock divided by P\+L\+L\+I2\+SR used as I2S clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC\+: H\+SI or H\+SE depending from P\+LL source Clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_SAI1_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I1\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I1\+S\+RC))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9af45dae7c2f2f1c8848be68d7bded7e}{}\label{stm32f4xx__hal__rcc__ex_8h_a9af45dae7c2f2f1c8848be68d7bded7e}


Macro to Get S\+A\+I1 clock source selection. 

\begin{DoxyNote}{Note}
This configuration is only available with S\+T\+M32\+F446xx Devices. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2\+S\+\_\+Q clock divided by P\+L\+L\+I2\+S\+D\+I\+VQ used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+AI\+: P\+L\+L\+I\+S\+A\+I\+\_\+Q clock divided by P\+L\+L\+S\+A\+I\+D\+I\+VQ used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as S\+A\+I1 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_SAI2_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+A\+I2\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I2\+S\+RC))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_ac12f70a6d677938196f8d8a64d0c743e}{}\label{stm32f4xx__hal__rcc__ex_8h_ac12f70a6d677938196f8d8a64d0c743e}


Macro to Get S\+A\+I2 clock source selection. 

\begin{DoxyNote}{Note}
This configuration is only available with S\+T\+M32\+F446xx Devices. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2\+S\+\_\+Q clock divided by P\+L\+L\+I2\+S\+D\+I\+VQ used as S\+A\+I2 clock. \item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+AI\+: P\+L\+L\+I\+S\+A\+I\+\_\+Q clock divided by P\+L\+L\+S\+A\+I\+D\+I\+VQ used as S\+A\+I2 clock. \item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I2 clock. \item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC\+: H\+SI or H\+SE depending from P\+LL Source clock used as S\+A\+I2 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+I\+O\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+I\+O\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+I\+O\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+I\+O\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+I\+O\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_SDIO_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+D\+I\+O\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+D\+I\+O\+S\+EL))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1c3fdeeeb9106f2ca460597d340134f7}{}\label{stm32f4xx__hal__rcc__ex_8h_a1c3fdeeeb9106f2ca460597d340134f7}


Macro to Get the S\+D\+IO clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+D\+I\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+C\+K48\+: C\+K48 output used as S\+D\+IO clock. \item R\+C\+C\+\_\+\+S\+D\+I\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK\+: System clock output used as S\+D\+IO clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+S\+O\+U\+R\+CE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+S\+O\+U\+R\+CE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+S\+O\+U\+R\+CE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+S\+O\+U\+R\+CE}{__HAL_RCC_GET_SPDIFRX_SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+S\+O\+U\+R\+CE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+P\+D\+I\+F\+R\+X\+S\+EL))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad3ddc626288e3b401da0b8547f2ac0d3}{}\label{stm32f4xx__hal__rcc__ex_8h_ad3ddc626288e3b401da0b8547f2ac0d3}


Macro to Get the S\+P\+D\+I\+F\+RX clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+P\+D\+I\+F\+RX clock. \item R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2\+SP\+: P\+L\+L\+I2S V\+CO Output divided by P\+L\+L\+I2\+SP used as S\+P\+D\+I\+F\+RX clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_I2C3_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a1c510498725fb0c1245edaae3d9b1e53}{}\label{stm32f4xx__hal__rcc__ex_8h_a1c510498725fb0c1245edaae3d9b1e53}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_I2S_APB1_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B1\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S1\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a61412b45ba93119b753fbcf966cf4471}{}\label{stm32f4xx__hal__rcc__ex_8h_a61412b45ba93119b753fbcf966cf4471}


Macro to configure I2S A\+P\+B1 clock source selection. 

\begin{DoxyNote}{Note}
This function must be called before enabling P\+LL, P\+L\+L\+I2S and the I2S clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the I2S A\+P\+B1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2S V\+CO output clock divided by P\+L\+L\+I2\+SR used as I2S clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC\+: H\+SI or H\+SE depending from P\+LL source Clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_I2S_APB2_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+A\+P\+B2\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+I2\+S2\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a0ff951422b411f00afee7e4723f627be}{}\label{stm32f4xx__hal__rcc__ex_8h_a0ff951422b411f00afee7e4723f627be}


Macro to configure I2S A\+P\+B2 clock source selection. 

\begin{DoxyNote}{Note}
This function must be called before enabling P\+LL, P\+L\+L\+I2S and the I2S clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the S\+AI Block A clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2S V\+CO output clock divided by P\+L\+L\+I2\+SR used as I2S clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+I2\+S\+A\+P\+B2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC\+: H\+SI or H\+SE depending from P\+LL source Clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_PLL_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+N\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+P\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+Q\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+R\+\_\+\+\_\+}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_aa9c6f581d33ff043da5eba6689ab208c}{}\label{stm32f4xx__hal__rcc__ex_8h_aa9c6f581d33ff043da5eba6689ab208c}
{\bfseries Value\+:}
\begin{DoxyCode}
(RCC->PLLCFGR = ((\_\_RCC\_PLLSource\_\_) | (\_\_PLLM\_\_)                   | \(\backslash\)
                            ((\_\_PLLN\_\_) << POSITION\_VAL(RCC\_PLLCFGR\_PLLN))                      | \(\backslash\)
                            ((((\_\_PLLP\_\_) >> 1) -1) << POSITION\_VAL(RCC\_PLLCFGR\_PLLP))          | \(\backslash\)
                            ((\_\_PLLQ\_\_) << POSITION\_VAL(RCC\_PLLCFGR\_PLLQ))                      | \(\backslash\)
                            ((\_\_PLLR\_\_) << POSITION\_VAL(RCC\_PLLCFGR\_PLLR))))
\end{DoxyCode}


Macro to configure the main P\+LL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main P\+LL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+R\+C\+C\+\_\+\+P\+L\+L\+Source$<$/strong$>$} & specifies the P\+LL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI\+: H\+SI oscillator clock selected as P\+LL clock entry \item R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE\+: H\+SE oscillator clock selected as P\+LL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This clock source (R\+C\+C\+\_\+\+P\+L\+L\+Source) is common for the main P\+LL and P\+L\+L\+I2S. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+M$<$/strong$>$} & specifies the division factor for P\+LL V\+CO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LM parameter correctly to ensure that the V\+CO input frequency ranges from 1 to 2 M\+Hz. It is recommended to select a frequency of 2 M\+Hz to limit P\+LL jitter. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+N$<$/strong$>$} & specifies the multiplication factor for P\+LL V\+CO output clock This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LN parameter correctly to ensure that the V\+CO output frequency is between 192 and 432 M\+Hz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+P$<$/strong$>$} & specifies the division factor for main system clock (S\+Y\+S\+C\+LK) This parameter must be a number in the range \{2, 4, 6, or 8\}.\\
\hline
{\em $<$strong$>$\+P\+L\+L\+Q$<$/strong$>$} & specifies the division factor for O\+TG FS, S\+D\+IO and R\+NG clocks This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the U\+SB O\+TG FS is used in your application, you have to set the P\+L\+LQ parameter correctly to have 48 M\+Hz clock for the U\+SB. However, the S\+D\+IO and R\+NG need a frequency lower than or equal to 48 M\+Hz to work correctly.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+R$<$/strong$>$} & P\+LL division factor for I2S, S\+AI, S\+Y\+S\+T\+EM, S\+P\+D\+I\+F\+RX clocks. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This parameter is only available in S\+T\+M32\+F446xx/\+S\+T\+M32\+F469xx/\+S\+T\+M32\+F479xx devices. 
\end{DoxyNote}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_PLLI2S_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+M\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+N\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Q\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+R\+\_\+\+\_\+}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_abf2f976ca82ab2f166f45777e769998b}{}\label{stm32f4xx__hal__rcc__ex_8h_abf2f976ca82ab2f166f45777e769998b}
{\bfseries Value\+:}
\begin{DoxyCode}
(RCC->PLLI2SCFGR = ((\_\_PLLI2SM\_\_)                                   |\(\backslash\)
                               ((\_\_PLLI2SN\_\_) << POSITION\_VAL(RCC\_PLLI2SCFGR\_PLLI2SN))             |\(\backslash\)
                               ((((\_\_PLLI2SP\_\_) >> 1) -1) << POSITION\_VAL(RCC\_PLLI2SCFGR\_PLLI2SP)) |\(\backslash\)
                               ((\_\_PLLI2SQ\_\_) << POSITION\_VAL(RCC\_PLLI2SCFGR\_PLLI2SQ))             |\(\backslash\)
                               ((\_\_PLLI2SR\_\_) << POSITION\_VAL(RCC\_PLLI2SCFGR\_PLLI2SR))))
\end{DoxyCode}


Macro to configure the P\+L\+L\+I2S clock multiplication and division factors . 

\begin{DoxyNote}{Note}
This macro must be used only when the P\+L\+L\+I2S is disabled. 

P\+L\+L\+I2S clock source is common with the main P\+LL (configured in H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Clock\+Config() A\+PI). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+M$<$/strong$>$} & specifies the division factor for P\+L\+L\+I2S V\+CO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+I2\+SM parameter correctly to ensure that the V\+CO input frequency ranges from 1 to 2 M\+Hz. It is recommended to select a frequency of 1 M\+Hz to limit P\+L\+L\+I2S jitter.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+N$<$/strong$>$} & specifies the multiplication factor for P\+L\+L\+I2S V\+CO output clock This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+I2\+SN parameter correctly to ensure that the V\+CO output frequency is between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432 M\+Hz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+P$<$/strong$>$} & specifies division factor for S\+P\+D\+I\+F\+RX Clock. This parameter must be a number in the range \{2, 4, 6, or 8\}. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
the P\+L\+L\+I2\+SP parameter is only available with S\+T\+M32\+F446xx Devices
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+R$<$/strong$>$} & specifies the division factor for I2S clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+I2\+SR parameter correctly to not exceed 192 M\+Hz on the I2S clock frequency.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+Q$<$/strong$>$} & specifies the division factor for S\+AI clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. \\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_PLLI2S_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~($\ast$({\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB = E\+N\+A\+B\+LE)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a397893a952906f8caa8579a56c3a17a6}{}\label{stm32f4xx__hal__rcc__ex_8h_a397893a952906f8caa8579a56c3a17a6}


Macros to enable or disable the P\+L\+L\+I2S. 

\begin{DoxyNote}{Note}
The P\+L\+L\+I2S is disabled by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 
\end{DoxyNote}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Div\+Q\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+P\+L\+L\+I2\+S\+D\+I\+VQ, (\+\_\+\+\_\+\+P\+L\+L\+I2\+S\+Div\+Q\+\_\+\+\_\+)-\/1))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_afc7cf4dd4c7859bcefe0d46cc56426bb}{}\label{stm32f4xx__hal__rcc__ex_8h_afc7cf4dd4c7859bcefe0d46cc56426bb}


Macro to configure the S\+AI clock Divider coming from P\+L\+L\+I2S. 

\begin{DoxyNote}{Note}
This function must be called before enabling the P\+L\+L\+I2S. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+I2\+S\+Div\+Q$<$/strong$>$} & specifies the P\+L\+L\+I2S division factor for S\+A\+I1 clock. This parameter must be a number between 1 and 32. S\+A\+I1 clock frequency = f(\+P\+L\+L\+I2\+S\+Q) / {\bfseries P\+L\+L\+I2\+S\+DivQ} \\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_PLLSAI_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+M\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+N\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+P\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Q\+\_\+\+\_\+, }
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+R\+\_\+\+\_\+}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2f57607d57e0c24c5671a37d2412a73f}{}\label{stm32f4xx__hal__rcc__ex_8h_a2f57607d57e0c24c5671a37d2412a73f}
{\bfseries Value\+:}
\begin{DoxyCode}
(RCC->PLLSAICFGR = ((\_\_PLLSAIM\_\_)                                   | \(\backslash\)
                               ((\_\_PLLSAIN\_\_) << POSITION\_VAL(RCC\_PLLSAICFGR\_PLLSAIN))             | \(\backslash\)
                               ((((\_\_PLLSAIP\_\_) >> 1) -1) << POSITION\_VAL(RCC\_PLLSAICFGR\_PLLSAIP)) | \(\backslash\)
                               ((\_\_PLLSAIQ\_\_) << POSITION\_VAL(RCC\_PLLSAICFGR\_PLLSAIQ))))
\end{DoxyCode}


Macro to configure the P\+L\+L\+S\+AI clock multiplication and division factors. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+S\+A\+I\+M$<$/strong$>$} & specifies the division factor for P\+L\+L\+S\+AI V\+CO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+S\+A\+IM parameter correctly to ensure that the V\+CO input frequency ranges from 1 to 2 M\+Hz. It is recommended to select a frequency of 1 M\+Hz to limit P\+L\+L\+I2S jitter. 

The P\+L\+L\+S\+A\+IM parameter is only used with S\+T\+M32\+F446xx Devices
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+S\+A\+I\+N$<$/strong$>$} & specifies the multiplication factor for P\+L\+L\+S\+AI V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+S\+A\+IN parameter correctly to ensure that the V\+CO output frequency is between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432 M\+Hz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+S\+A\+I\+P$<$/strong$>$} & specifies division factor for O\+TG FS, S\+D\+IO and R\+NG clocks. This parameter must be a number in the range \{2, 4, 6, or 8\}. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
the P\+L\+L\+S\+A\+IP parameter is only available with S\+T\+M32\+F446xx Devices
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+S\+A\+I\+Q$<$/strong$>$} & specifies the division factor for S\+AI clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15.\\
\hline
{\em $<$strong$>$\+P\+L\+L\+S\+A\+I\+R$<$/strong$>$} & specifies the division factor for L\+T\+DC clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
the P\+L\+L\+I2\+SR parameter is only available with S\+T\+M32\+F427/437/429/439xx Devices 
\end{DoxyNote}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_PLLSAI_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~($\ast$({\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+O\+N\+\_\+\+BB = E\+N\+A\+B\+LE)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a829deb86fa0bf2b9303599f25143bb83}{}\label{stm32f4xx__hal__rcc__ex_8h_a829deb86fa0bf2b9303599f25143bb83}


Macros to Enable or Disable the P\+L\+L\+I\+S\+AI. 

\begin{DoxyNote}{Note}
The P\+L\+L\+S\+AI is only available with S\+T\+M32\+F429x/439x Devices. 

The P\+L\+L\+S\+AI is disabled by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 
\end{DoxyNote}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}{__HAL_RCC_PLLSAI_GET_FLAG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~((R\+CC-\/$>$CR \& (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY)) == (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a573e020db1ec841ff9c9d36da2b82a6b}{}\label{stm32f4xx__hal__rcc__ex_8h_a573e020db1ec841ff9c9d36da2b82a6b}


Check P\+L\+L\+S\+AI R\+DY flag is set or not. 


\begin{DoxyRetVals}{Return values}
{\em The} & new state (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT}{__HAL_RCC_PLLSAI_GET_IT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+G\+E\+T\+\_\+\+IT(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~((R\+CC-\/$>$C\+IR \& (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE)) == (R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+P\+L\+L\+S\+A\+I\+R\+D\+Y\+IE))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a478a4064faa2f2f1fa7320fe6b60b5ba}{}\label{stm32f4xx__hal__rcc__ex_8h_a478a4064faa2f2f1fa7320fe6b60b5ba}


Check the P\+L\+L\+S\+AI R\+DY interrupt has occurred or not. 


\begin{DoxyRetVals}{Return values}
{\em The} & new state (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+\_\+\+P\+L\+L\+S\+A\+I\+C\+L\+K\+D\+I\+V\+Q\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Div\+Q\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+A\+I\+D\+I\+VQ, ((\+\_\+\+\_\+\+P\+L\+L\+S\+A\+I\+Div\+Q\+\_\+\+\_\+)-\/1)$<$$<$8))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad4fc19bc8f6c50dca02f9d0b14fc41fd}{}\label{stm32f4xx__hal__rcc__ex_8h_ad4fc19bc8f6c50dca02f9d0b14fc41fd}


Macro to configure the S\+AI clock Divider coming from P\+L\+L\+S\+AI. 

\begin{DoxyNote}{Note}
This function must be called before enabling the P\+L\+L\+S\+AI. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+S\+A\+I\+Div\+Q$<$/strong$>$} & specifies the P\+L\+L\+S\+AI division factor for S\+A\+I1 clock . This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 32. S\+A\+I1 clock frequency = f(\+P\+L\+L\+S\+A\+I\+Q) / {\bfseries P\+L\+L\+S\+A\+I\+DivQ} \\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_SAI1_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_af00544b52c47b22490cd0bdf32c8ccfb}{}\label{stm32f4xx__hal__rcc__ex_8h_af00544b52c47b22490cd0bdf32c8ccfb}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_SAI1_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I1\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a57c7909a2eb8ee312705c224607d00c6}{}\label{stm32f4xx__hal__rcc__ex_8h_a57c7909a2eb8ee312705c224607d00c6}


Macro to configure S\+A\+I1 clock source selection. 

\begin{DoxyNote}{Note}
This configuration is only available with S\+T\+M32\+F446xx Devices. 

This function must be called before enabling P\+LL, P\+L\+L\+S\+AI, P\+L\+L\+I2S and the S\+AI clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the S\+A\+I1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2\+S\+\_\+Q clock divided by P\+L\+L\+I2\+S\+D\+I\+VQ used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+AI\+: P\+L\+L\+I\+S\+A\+I\+\_\+Q clock divided by P\+L\+L\+S\+A\+I\+D\+I\+VQ used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I1 clock. \item R\+C\+C\+\_\+\+S\+A\+I1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+XT\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as S\+A\+I1 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_SAI2_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a06606a3cfe265f742a918426385a17fc}{}\label{stm32f4xx__hal__rcc__ex_8h_a06606a3cfe265f742a918426385a17fc}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_SAI2_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+GR, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+S\+A\+I2\+S\+RC, (\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a18ab74d31998863f042a39d50f27c163}{}\label{stm32f4xx__hal__rcc__ex_8h_a18ab74d31998863f042a39d50f27c163}


Macro to configure S\+A\+I2 clock source selection. 

\begin{DoxyNote}{Note}
This configuration is only available with S\+T\+M32\+F446xx Devices. 

This function must be called before enabling P\+LL, P\+L\+L\+S\+AI, P\+L\+L\+I2S and the S\+AI clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the S\+A\+I2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2\+S\+\_\+Q clock divided by P\+L\+L\+I2\+S\+D\+I\+VQ used as S\+A\+I2 clock. \item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+AI\+: P\+L\+L\+I\+S\+A\+I\+\_\+Q clock divided by P\+L\+L\+S\+A\+I\+D\+I\+VQ used as S\+A\+I2 clock. \item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+A\+I2 clock. \item R\+C\+C\+\_\+\+S\+A\+I2\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+S\+RC\+: H\+SI or H\+SE depending from P\+LL Source clock used as S\+A\+I2 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_SDIO_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_abf9b91dd9da0d4774a15abb5f15f095a}{}\label{stm32f4xx__hal__rcc__ex_8h_abf9b91dd9da0d4774a15abb5f15f095a}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_SDIO_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+D\+I\+O\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a9d70573036d797e40373b83d38b81be3}{}\label{stm32f4xx__hal__rcc__ex_8h_a9d70573036d797e40373b83d38b81be3}


Macro to configure the S\+D\+IO clock. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the S\+D\+IO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+D\+I\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+C\+K48\+: C\+K48 output used as S\+D\+IO clock. \item R\+C\+C\+\_\+\+S\+D\+I\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK\+: System clock output used as S\+D\+IO clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_SPDIFRX_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a92917b1e3f9bfe30b55ee49fbf5a0f90}{}\label{stm32f4xx__hal__rcc__ex_8h_a92917b1e3f9bfe30b55ee49fbf5a0f90}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+O\+N\+F\+IG}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+O\+N\+F\+IG}{__HAL_RCC_SPDIFRX_CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+\_\+\+C\+O\+N\+F\+IG(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$D\+C\+K\+C\+F\+G\+R2, R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+S\+P\+D\+I\+F\+R\+X\+S\+EL, (uint32\+\_\+t)(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_ad641c6474a57369553339d9b2418bb9c}{}\label{stm32f4xx__hal__rcc__ex_8h_ad641c6474a57369553339d9b2418bb9c}


Macro to configure the S\+P\+D\+I\+F\+RX clock. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the S\+P\+D\+I\+F\+RX clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+LR\+: P\+LL V\+CO Output divided by P\+L\+LR used as S\+P\+D\+I\+F\+RX clock. \item R\+C\+C\+\_\+\+S\+P\+D\+I\+F\+R\+X\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2\+SP\+: P\+L\+L\+I2S V\+CO Output divided by P\+L\+L\+I2\+SP used as S\+P\+D\+I\+F\+RX clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_SPI3_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a16612e19c1a7d4cd3c601bf2be916026}{}\label{stm32f4xx__hal__rcc__ex_8h_a16612e19c1a7d4cd3c601bf2be916026}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_SPI4_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2ad5daf60ee8a66825b91afa3eb7f75c}{}\label{stm32f4xx__hal__rcc__ex_8h_a2ad5daf60ee8a66825b91afa3eb7f75c}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM10_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a4e340e8887d84210e36db6903643ea27}{}\label{stm32f4xx__hal__rcc__ex_8h_a4e340e8887d84210e36db6903643ea27}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM12_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a72597483d0d6da14553329d2da3ad45e}{}\label{stm32f4xx__hal__rcc__ex_8h_a72597483d0d6da14553329d2da3ad45e}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM13_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_ade7a5313eb8b50127a40c5c130c7f3e1}{}\label{stm32f4xx__hal__rcc__ex_8h_ade7a5313eb8b50127a40c5c130c7f3e1}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM14_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a28c0bd63fbc7500f9c209ef42c0931b6}{}\label{stm32f4xx__hal__rcc__ex_8h_a28c0bd63fbc7500f9c209ef42c0931b6}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM2_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a2e895257faa38376b9cdfcd756909a43}{}\label{stm32f4xx__hal__rcc__ex_8h_a2e895257faa38376b9cdfcd756909a43}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM3_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_af62d32fdde03df10072d856515692c8d}{}\label{stm32f4xx__hal__rcc__ex_8h_af62d32fdde03df10072d856515692c8d}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM4_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_af9b08205c361d1779b6c7a3afdb67e7c}{}\label{stm32f4xx__hal__rcc__ex_8h_af9b08205c361d1779b6c7a3afdb67e7c}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM6_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a669982035ad2dd6cf095fd8b281f9dab}{}\label{stm32f4xx__hal__rcc__ex_8h_a669982035ad2dd6cf095fd8b281f9dab}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM7_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a92313068bbe6883497ca424b24f31d44}{}\label{stm32f4xx__hal__rcc__ex_8h_a92313068bbe6883497ca424b24f31d44}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_TIM8_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_aaa5393a02b936b1d6de896a6c09103a4}{}\label{stm32f4xx__hal__rcc__ex_8h_aaa5393a02b936b1d6de896a6c09103a4}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}{__HAL_RCC_TIMCLKPRESCALER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER(
\begin{DoxyParamCaption}
\item[{}]{\+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+}
\end{DoxyParamCaption}
)~($\ast$({\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R\+\_\+\+T\+I\+M\+P\+R\+E\+\_\+\+BB = (\+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+))}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a292ca7c84f192778314125ed6d7c8333}{}\label{stm32f4xx__hal__rcc__ex_8h_a292ca7c84f192778314125ed6d7c8333}


Macro to configure the Timers clocks prescalers. 

\begin{DoxyNote}{Note}
This feature is only available with S\+T\+M32\+F429x/439x Devices. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+R\+E\+S\+C$<$/strong$>$} & \+: specifies the Timers clocks prescalers selection This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+T\+I\+M\+P\+R\+E\+S\+\_\+\+D\+E\+S\+A\+C\+T\+I\+V\+A\+T\+ED\+: The Timers kernels clocks prescaler is equal to H\+P\+RE if P\+P\+R\+Ex is corresponding to division by 1 or 2, else it is equal to \mbox{[}(H\+P\+RE $\ast$ P\+P\+R\+Ex) / 2\mbox{]} if P\+P\+R\+Ex is corresponding to division by 4 or more. \item R\+C\+C\+\_\+\+T\+I\+M\+P\+R\+E\+S\+\_\+\+A\+C\+T\+I\+V\+A\+T\+ED\+: The Timers kernels clocks prescaler is equal to H\+P\+RE if P\+P\+R\+Ex is corresponding to division by 1, 2 or 4, else it is equal to \mbox{[}(H\+P\+RE $\ast$ P\+P\+R\+Ex) / 4\mbox{]} if P\+P\+R\+Ex is corresponding to division by 8 or more. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_UART4_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a4a09294d81a526606fb6e2a8bd8f2955}{}\label{stm32f4xx__hal__rcc__ex_8h_a4a09294d81a526606fb6e2a8bd8f2955}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_UART5_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a801a26037f0fd4fa1bad78fefe677f89}{}\label{stm32f4xx__hal__rcc__ex_8h_a801a26037f0fd4fa1bad78fefe677f89}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h@{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_USART3_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{stm32f4xx__hal__rcc__ex_8h_a34a7bf921d694c001b67dcd531c807a3}{}\label{stm32f4xx__hal__rcc__ex_8h_a34a7bf921d694c001b67dcd531c807a3}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
