Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/CPU_softwareTest4_isim_beh.exe -prj C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/CPU_softwareTest4_beh.prj work.CPU_softwareTest4 work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/SignalExtension.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/PC.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/MuxB.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/MuxA.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/Instruction_Decoder.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/ALU.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/Acc.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/Datapath.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/Control.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/CPU.v" into library work
Analyzing Verilog file "C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/CPU_softwareTest4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module Instruction_Decoder
Compiling module Control
Compiling module SignalExtension
Compiling module MuxA
Compiling module MuxB
Compiling module Acc
Compiling module ALU
Compiling module Datapath
Compiling module CPU
Compiling module CPU_softwareTest4
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Tito/Facultad/Arquitecturas de las computadoras/Tp Final/CPU_softwareTest4_isim_beh.exe
Fuse Memory Usage: 26952 KB
Fuse CPU Usage: 452 ms
