Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 596e48a798684e8b980ba80abc781d5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_project1_behav xil_defaultlib.tb_project1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Vivado/2020.2/project/Project1_Pipeline/Project1_Pipeline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Vivado/2020.2/project/Project1_Pipeline/Project1_Pipeline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.iMEM
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MIPS_5stage
Compiling module xil_defaultlib.Project1
Compiling module xil_defaultlib.tb_project1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_project1_behav
