Timing Analyzer report for test1280M
Wed May 26 14:24:36 2021
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV 0C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV 0C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- altera_reserved_tck Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is 2.691 
           28. Path #2: Setup slack is 2.700 
           29. Path #3: Setup slack is 2.702 
           30. Path #4: Setup slack is 2.768 
           31. Path #5: Setup slack is 2.768 
           32. Path #6: Setup slack is 2.781 
           33. Path #7: Setup slack is 2.782 
           34. Path #8: Setup slack is 2.783 
           35. Path #9: Setup slack is 2.815 
           36. Path #10: Setup slack is 2.816 
---- Hold Reports ----
     ---- altera_reserved_tck Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.010 
           40. Path #2: Hold slack is 0.017 
           41. Path #3: Hold slack is 0.017 
           42. Path #4: Hold slack is 0.017 
           43. Path #5: Hold slack is 0.018 
           44. Path #6: Hold slack is 0.019 
           45. Path #7: Hold slack is 0.020 
           46. Path #8: Hold slack is 0.020 
           47. Path #9: Hold slack is 0.020 
           48. Path #10: Hold slack is 0.020 
---- Recovery Reports ----
     ---- altera_reserved_tck Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is 6.970 
           52. Path #2: Recovery slack is 7.188 
           53. Path #3: Recovery slack is 7.227 
           54. Path #4: Recovery slack is 7.281 
           55. Path #5: Recovery slack is 7.283 
           56. Path #6: Recovery slack is 7.284 
           57. Path #7: Recovery slack is 7.286 
           58. Path #8: Recovery slack is 7.306 
           59. Path #9: Recovery slack is 7.313 
           60. Path #10: Recovery slack is 7.317 
---- Removal Reports ----
     ---- altera_reserved_tck Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.401 
           64. Path #2: Removal slack is 0.402 
           65. Path #3: Removal slack is 0.403 
           66. Path #4: Removal slack is 0.403 
           67. Path #5: Removal slack is 0.410 
           68. Path #6: Removal slack is 0.412 
           69. Path #7: Removal slack is 0.482 
           70. Path #8: Removal slack is 0.490 
           71. Path #9: Removal slack is 0.504 
           72. Path #10: Removal slack is 0.504 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 169 03/24/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; test1280M                                          ;
; Device Family         ; Cyclone 10 GX                                      ;
; Device                ; 10CX220YF780E5G                                    ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Power Models          ; Final                                              ;
; Device Status         ; Final                                              ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 2      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                                                                                                       ; Instance                                                               ; Status ; Read at                  ; Processing Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; src/test1280M.sdc                                                                                                                                                                                                   ;                                                                        ; OK     ; Wed May 26 14:24:34 2021 ; 00:00:01        ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60ae9ecc1912.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 ; OK     ; Wed May 26 14:24:34 2021 ; 00:00:00        ;
; c:/intelfpga_pro/21.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc                                                                                                                                      ;                                                                        ; OK     ; Wed May 26 14:24:34 2021 ; 00:00:00        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/).


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                  ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Pass        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+---------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+---------------------+------+---------------------------------+
; 175.62 MHz ; 175.62 MHz      ; altera_reserved_tck ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+---------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                      ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 2.691 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                       ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.010 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                   ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 6.970 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.401 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Type      ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
; altera_reserved_tck ; 4.438 ; 0.000         ; 0                  ; Low Pulse ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard            ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EDIN00              ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; probe               ; 1.2 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; counter_out(0)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(1)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(2)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(3)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(4)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(5)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(6)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(7)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(8)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(9)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(10)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(11)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(12)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(13)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(14)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out(15)     ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EDIN00(n)           ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[0](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[1](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[2](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[3](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[4](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[5](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[6](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[7](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[8](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[9](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[10](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[11](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[12](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[13](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[14](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; counter_out[15](n)  ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                            ;
+-------------------------------------+-------------------------+-----------------+-----------------+
; Pin                                 ; I/O Standard            ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------------------+-------------------------+-----------------+-----------------+
; ECLK0                               ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tck                 ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi                 ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms                 ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; EDIN00_test                         ; Differential 1.2-V SSTL ; 960 ps          ; 960 ps          ;
; FMCAclk40                           ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; auto_stp_external_storage_qualifier ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; FPGA_RESETn                         ; 1.2 V                   ; 960 ps          ; 960 ps          ;
; FPGA_CLK                            ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~                      ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_CLKUSR~                     ; 1.8 V                   ; 1440 ps         ; 1440 ps         ;
; ECLK0(n)                            ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; EDIN00_test(n)                      ; Differential 1.2-V SSTL ; 960 ps          ; 960 ps          ;
; FMCAclk40(n)                        ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; FPGA_CLK(n)                         ; LVDS                    ; 1440 ps         ; 1440 ps         ;
; termination_blk0                    ; 1.2 V                   ; 960 ps          ; 960 ps          ;
; termination_blk1                    ; 1.2 V                   ; 960 ps          ; 960 ps          ;
+-------------------------------------+-------------------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard            ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EDIN00              ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; probe               ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.1 V                        ; 4.31e-06 V                   ; 1.14 V              ; -0.0587 V           ; 0.092 V                              ; 0.2 V                                ; 2.37e-10 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 1.1 V                       ; 4.31e-06 V                  ; 1.14 V             ; -0.0587 V          ; 0.092 V                             ; 0.2 V                               ; 2.37e-10 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; counter_out(0)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(1)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(2)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(3)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(4)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(5)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(6)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(7)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(8)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(9)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(10)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(11)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(12)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(13)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(14)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out(15)     ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.7e-06 V                    ; 1.73 V              ; -0.0751 V           ; 0.178 V                              ; 0.161 V                              ; 1.41e-10 s                  ; 1.39e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.7e-06 V                   ; 1.73 V             ; -0.0751 V          ; 0.178 V                             ; 0.161 V                             ; 1.41e-10 s                 ; 1.39e-10 s                 ; No                        ; No                        ;
; EDIN00(n)           ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[0](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[1](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[2](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[3](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[4](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[5](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[6](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[7](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[8](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[9](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[10](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[11](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[12](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[13](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[14](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; counter_out[15](n)  ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 4444     ; 0        ; 5        ; 0        ; Intra-Clock (Timed Safe)  ; 2.691            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                         ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 4504     ; 0        ; 4        ; 0        ; Intra-Clock (Timed Safe)  ; 0.010            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 185      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 6.970            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                      ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 185      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.401            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.691 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                     ; Launch Clock        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 2.691 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]                                                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.318     ; 2.273      ; Slow 900mV 100C Model           ;
; 2.700 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.185     ; 2.394      ; Slow 900mV 100C Model           ;
; 2.702 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.185     ; 2.395      ; Slow 900mV 100C Model           ;
; 2.768 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.185     ; 2.329      ; Slow 900mV 100C Model           ;
; 2.768 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.206     ; 2.308      ; Slow 900mV 100C Model           ;
; 2.781 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.185     ; 2.316      ; Slow 900mV 100C Model           ;
; 2.782 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.318     ; 2.182      ; Slow 900mV 100C Model           ;
; 2.783 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.072      ; 2.571      ; Slow 900mV 100C Model           ;
; 2.815 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.001     ; 2.466      ; Slow 900mV 100C Model           ;
; 2.816 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; 0.072      ; 2.538      ; Slow 900mV 100C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.691 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                       ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                               ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                    ;
; Data Arrival Time               ; 4.962                                                                                                                                                             ;
; Data Required Time              ; 7.653                                                                                                                                                             ;
; Slack                           ; 2.691                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.318 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.273  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.053       ; 39         ; 0.000 ; 1.053 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.556       ; 68         ; 0.158 ; 1.182 ;
;    Cell                ;        ; 8     ; 0.484       ; 21         ; 0.000 ; 0.267 ;
;    uTco                ;        ; 1     ; 0.233       ; 10         ; 0.233 ; 0.233 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                       ;
; 2.689   ; 2.689   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                              ;
;   2.689 ;   1.053 ; RR ; IC     ; 1      ; FF_X66_Y5_N2       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|clk               ;
;   2.689 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y5_N2       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]                   ;
; 4.962   ; 2.273   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                           ;
;   2.922 ;   0.233 ; RR ; uTco   ; 1      ; FF_X66_Y5_N2       ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|q                 ;
;   3.038 ;   0.116 ; RR ; CELL   ; 1      ; FF_X66_Y5_N2       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]~la_lab/laboutt[1] ;
;   3.196 ;   0.158 ; RR ; IC     ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|dataa                      ;
;   3.463 ;   0.267 ; RR ; CELL   ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout                    ;
;   3.467 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[4]          ;
;   4.649 ;   1.182 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N0  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|dataf                      ;
;   4.696 ;   0.047 ; RR ; CELL   ; 2      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                    ;
;   4.700 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutt[0]          ;
;   4.916 ;   0.216 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                         ;
;   4.962 ;   0.046 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                       ;
;   4.962 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                       ;
;   4.962 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.371   ; 2.371   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.371 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.341   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.653   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #2: Setup slack is 2.700 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 4.950                                                                                               ;
; Data Required Time              ; 7.650                                                                                               ;
; Slack                           ; 2.700                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.185 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.394  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.920       ; 36         ; 0.000 ; 0.920 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.523       ; 64         ; 0.195 ; 1.006 ;
;    Cell                ;        ; 8     ; 0.640       ; 27         ; 0.000 ; 0.222 ;
;    uTco                ;        ; 1     ; 0.231       ; 10         ; 0.231 ; 0.231 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                  ;
; 2.556   ; 2.556   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                    ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                      ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                             ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                         ;
;   2.556 ;   0.920 ; RR ; IC     ; 1      ; FF_X66_Y3_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk                                                        ;
;   2.556 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y3_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                            ;
; 4.950   ; 2.394   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                      ;
;   2.787 ;   0.231 ; RR ; uTco   ; 1      ; FF_X66_Y3_N14      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|q                                                          ;
;   2.903 ;   0.116 ; RR ; CELL   ; 56     ; FF_X66_Y3_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]~la_lab/laboutt[9]                                          ;
;   3.909 ;   1.006 ; RR ; IC     ; 1      ; LABCELL_X66_Y2_N30 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|datac             ;
;   4.065 ;   0.156 ; RR ; CELL   ; 1      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout           ;
;   4.070 ;   0.005 ; RR ; CELL   ; 6      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[1] ;
;   4.265 ;   0.195 ; RR ; IC     ; 1      ; LABCELL_X66_Y2_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|datad                                                                    ;
;   4.401 ;   0.136 ; RF ; CELL   ; 1      ; LABCELL_X66_Y2_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|combout                                                                  ;
;   4.406 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X66_Y2_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1~la_lab/laboutb[15]                                                       ;
;   4.728 ;   0.322 ; FF ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datab                                                                    ;
;   4.950 ;   0.222 ; FF ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                  ;
;   4.950 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                  ;
;   4.950 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.371   ; 2.371   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.371 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.341   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.650   ; 0.309   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #3: Setup slack is 2.702 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 4.951                                                                                               ;
; Data Required Time              ; 7.653                                                                                               ;
; Slack                           ; 2.702                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.185 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.395  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.920       ; 36         ; 0.000 ; 0.920 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.591       ; 66         ; 0.204 ; 1.006 ;
;    Cell                ;        ; 8     ; 0.573       ; 24         ; 0.000 ; 0.156 ;
;    uTco                ;        ; 1     ; 0.231       ; 10         ; 0.231 ; 0.231 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                  ;
; 2.556   ; 2.556   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                    ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                      ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                             ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                         ;
;   2.556 ;   0.920 ; RR ; IC     ; 1      ; FF_X66_Y3_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk                                                        ;
;   2.556 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y3_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                            ;
; 4.951   ; 2.395   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                      ;
;   2.787 ;   0.231 ; RR ; uTco   ; 1      ; FF_X66_Y3_N14      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|q                                                          ;
;   2.903 ;   0.116 ; RR ; CELL   ; 56     ; FF_X66_Y3_N14      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]~la_lab/laboutt[9]                                          ;
;   3.909 ;   1.006 ; RR ; IC     ; 1      ; LABCELL_X66_Y2_N30 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|datac             ;
;   4.065 ;   0.156 ; RR ; CELL   ; 1      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout           ;
;   4.070 ;   0.005 ; RR ; CELL   ; 6      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[1] ;
;   4.274 ;   0.204 ; RR ; IC     ; 1      ; LABCELL_X66_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|datae                                                                    ;
;   4.410 ;   0.136 ; RF ; CELL   ; 1      ; LABCELL_X66_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|combout                                                                  ;
;   4.414 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X66_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~la_lab/laboutt[8]                                                        ;
;   4.795 ;   0.381 ; FF ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datac                                                                    ;
;   4.951 ;   0.156 ; FR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                  ;
;   4.951 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                  ;
;   4.951 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.371   ; 2.371   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.371 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.341   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.653   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #4: Setup slack is 2.768 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 4.885                                                                                               ;
; Data Required Time              ; 7.653                                                                                               ;
; Slack                           ; 2.768                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.185 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.329  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.920       ; 36         ; 0.000 ; 0.920 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.509       ; 65         ; 0.187 ; 0.984 ;
;    Cell                ;        ; 8     ; 0.590       ; 25         ; 0.000 ; 0.265 ;
;    uTco                ;        ; 1     ; 0.230       ; 10         ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                  ;
; 2.556   ; 2.556   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                    ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                      ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                             ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                         ;
;   2.556 ;   0.920 ; RR ; IC     ; 1      ; FF_X66_Y3_N53      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|clk                                                        ;
;   2.556 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y3_N53      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                            ;
; 4.885   ; 2.329   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                      ;
;   2.786 ;   0.230 ; FF ; uTco   ; 1      ; FF_X66_Y3_N53      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|q                                                          ;
;   2.915 ;   0.129 ; FF ; CELL   ; 40     ; FF_X66_Y3_N53      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]~la_lab/laboutb[15]                                         ;
;   3.899 ;   0.984 ; FF ; IC     ; 1      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|dataf             ;
;   3.943 ;   0.044 ; FF ; CELL   ; 1      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout           ;
;   3.948 ;   0.005 ; FF ; CELL   ; 6      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[1] ;
;   4.135 ;   0.187 ; FF ; IC     ; 1      ; LABCELL_X66_Y2_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|datad                                                                    ;
;   4.277 ;   0.142 ; FR ; CELL   ; 1      ; LABCELL_X66_Y2_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|combout                                                                  ;
;   4.282 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X66_Y2_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1~la_lab/laboutb[15]                                                       ;
;   4.620 ;   0.338 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datab                                                                    ;
;   4.885 ;   0.265 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                  ;
;   4.885 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                  ;
;   4.885 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.371   ; 2.371   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.371 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.341   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.653   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #5: Setup slack is 2.768 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                                    ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.038                                                                                                                                                                                                                          ;
; Data Required Time              ; 7.806                                                                                                                                                                                                                          ;
; Slack                           ; 2.768                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.206 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.308  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.094       ; 40         ; 0.000 ; 1.094 ;
;    Cell                ;        ; 4     ; 1.636       ; 60         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.650       ; 71         ; 0.216 ; 1.434 ;
;    Cell                ;        ; 6     ; 0.391       ; 17         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.267       ; 12         ; 0.267 ; 0.267 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                     ;
; 2.730   ; 2.730   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                       ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                       ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                               ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                            ;
;   2.730 ;   1.094 ; RR ; IC     ; 1      ; FF_X67_Y9_N19      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|clk                ;
;   2.730 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y9_N19      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]                    ;
; 5.038   ; 2.308   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                         ;
;   2.997 ;   0.267 ; RR ; uTco   ; 1      ; FF_X67_Y9_N19      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|q                  ;
;   3.202 ;   0.205 ; RR ; CELL   ; 2      ; FF_X67_Y9_N19      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~la_lab/laboutt[12] ;
;   4.636 ;   1.434 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N0  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad                                                                                    ;
;   4.772 ;   0.136 ; RR ; CELL   ; 2      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                                                                                  ;
;   4.776 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutt[0]                                                                        ;
;   4.992 ;   0.216 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                                                                                       ;
;   5.038 ;   0.046 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                                                                                     ;
;   5.038 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                                                                                     ;
;   5.038 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.524   ; 2.524   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.524 ;   0.411 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.494   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.806   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #6: Setup slack is 2.781 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 4.872                                                                                               ;
; Data Required Time              ; 7.653                                                                                               ;
; Slack                           ; 2.781                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.185 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.316  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.920       ; 36         ; 0.000 ; 0.920 ;
;    Cell                ;        ; 4     ; 1.636       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.561       ; 67         ; 0.204 ; 0.976 ;
;    Cell                ;        ; 8     ; 0.525       ; 23         ; 0.000 ; 0.176 ;
;    uTco                ;        ; 1     ; 0.230       ; 10         ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                  ;
; 2.556   ; 2.556   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                    ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                      ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                             ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                         ;
;   2.556 ;   0.920 ; RR ; IC     ; 1      ; FF_X66_Y3_N53      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|clk                                                        ;
;   2.556 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y3_N53      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                            ;
; 4.872   ; 2.316   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                      ;
;   2.786 ;   0.230 ; RR ; uTco   ; 1      ; FF_X66_Y3_N53      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|q                                                          ;
;   2.962 ;   0.176 ; RR ; CELL   ; 40     ; FF_X66_Y3_N53      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]~la_lab/laboutb[15]                                         ;
;   3.938 ;   0.976 ; RR ; IC     ; 1      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|dataf             ;
;   3.986 ;   0.048 ; RR ; CELL   ; 1      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout           ;
;   3.991 ;   0.005 ; RR ; CELL   ; 6      ; LABCELL_X66_Y2_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[1] ;
;   4.195 ;   0.204 ; RR ; IC     ; 1      ; LABCELL_X66_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|datae                                                                    ;
;   4.331 ;   0.136 ; RF ; CELL   ; 1      ; LABCELL_X66_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|combout                                                                  ;
;   4.335 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X66_Y2_N12 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~la_lab/laboutt[8]                                                        ;
;   4.716 ;   0.381 ; FF ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datac                                                                    ;
;   4.872 ;   0.156 ; FR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                  ;
;   4.872 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                  ;
;   4.872 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.371   ; 2.371   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.371 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.341   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.653   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #7: Setup slack is 2.782 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                              ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                      ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                           ;
; Data Arrival Time               ; 4.871                                                                                                                                                    ;
; Data Required Time              ; 7.653                                                                                                                                                    ;
; Slack                           ; 2.782                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.318 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.182  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.053       ; 39         ; 0.000 ; 1.053 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.398       ; 64         ; 0.216 ; 1.182 ;
;    Cell                ;        ; 8     ; 0.547       ; 25         ; 0.000 ; 0.446 ;
;    uTco                ;        ; 1     ; 0.237       ; 11         ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                              ;
; 2.689   ; 2.689   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                  ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                         ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                     ;
;   2.689 ;   1.053 ; RR ; IC     ; 1      ; FF_X66_Y5_N8       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out|clk               ;
;   2.689 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y5_N8       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out                   ;
; 4.871   ; 2.182   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                  ;
;   2.926 ;   0.237 ; RR ; uTco   ; 1      ; FF_X66_Y5_N8       ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out|q                 ;
;   2.926 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datae             ;
;   3.372 ;   0.446 ; RR ; CELL   ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout           ;
;   3.376 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[4] ;
;   4.558 ;   1.182 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N0  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|dataf             ;
;   4.605 ;   0.047 ; RR ; CELL   ; 2      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout           ;
;   4.609 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutt[0] ;
;   4.825 ;   0.216 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                ;
;   4.871 ;   0.046 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                              ;
;   4.871 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                              ;
;   4.871 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.371   ; 2.371   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.371 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.341   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.653   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #8: Setup slack is 2.783 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.023                                                                                         ;
; Data Required Time              ; 7.806                                                                                         ;
; Slack                           ; 2.783                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.072 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.571 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.816       ; 33         ; 0.000 ; 0.816 ;
;    Cell                ;       ; 4     ; 1.636       ; 67         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.003       ; 78         ; 0.216 ; 1.787 ;
;    Cell                ;       ; 6     ; 0.333       ; 13         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.235       ; 9          ; 0.235 ; 0.235 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;       ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                              ;
; 2.452   ; 2.452   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                  ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                         ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                     ;
;   2.452 ;   0.816 ; RR ; IC     ; 1      ; FF_X67_Y3_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]|clk                                                                          ;
;   2.452 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y3_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]                                                                              ;
; 5.023   ; 2.571   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                  ;
;   2.687 ;   0.235 ; FF ; uTco   ; 1      ; FF_X67_Y3_N41      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]|q                                                                            ;
;   2.817 ;   0.130 ; FF ; CELL   ; 7      ; FF_X67_Y3_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]~la_lab/laboutb[7]                                                            ;
;   4.604 ;   1.787 ; FF ; IC     ; 1      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac             ;
;   4.757 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout           ;
;   4.761 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutt[0] ;
;   4.977 ;   0.216 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                ;
;   5.023 ;   0.046 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                              ;
;   5.023 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                              ;
;   5.023 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.524   ; 2.524   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.524 ;   0.411 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.494   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.806   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #9: Setup slack is 2.815 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.967                                                                                         ;
; Data Required Time              ; 7.782                                                                                         ;
; Slack                           ; 2.815                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.466  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.865       ; 35         ; 0.000 ; 0.865 ;
;    Cell                ;        ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.802       ; 73         ; 0.216 ; 1.182 ;
;    Cell                ;        ; 8     ; 0.429       ; 17         ; 0.000 ; 0.177 ;
;    uTco                ;        ; 1     ; 0.235       ; 10         ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                              ;
; 2.501   ; 2.501   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                  ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                         ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                     ;
;   2.501 ;   0.865 ; RR ; IC     ; 1      ; FF_X67_Y4_N19      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|clk                                                                          ;
;   2.501 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y4_N19      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                              ;
; 4.967   ; 2.466   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                  ;
;   2.736 ;   0.235 ; RR ; uTco   ; 1      ; FF_X67_Y4_N19      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|q                                                                            ;
;   2.913 ;   0.177 ; RR ; CELL   ; 20     ; FF_X67_Y4_N19      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]~la_lab/laboutt[12]                                                           ;
;   3.317 ;   0.404 ; RR ; IC     ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datad             ;
;   3.468 ;   0.151 ; RR ; CELL   ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout           ;
;   3.472 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[4] ;
;   4.654 ;   1.182 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N0  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|dataf             ;
;   4.701 ;   0.047 ; RR ; CELL   ; 2      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout           ;
;   4.705 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutt[0] ;
;   4.921 ;   0.216 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                ;
;   4.967 ;   0.046 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                              ;
;   4.967 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                              ;
;   4.967 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.500   ; 2.500   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.500 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.470   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.782   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



Path #10: Setup slack is 2.816 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.990                                                                                         ;
; Data Required Time              ; 7.806                                                                                         ;
; Slack                           ; 2.816                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.072 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.538 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.816       ; 33         ; 0.000 ; 0.816 ;
;    Cell                ;       ; 4     ; 1.636       ; 67         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.985       ; 78         ; 0.216 ; 1.182 ;
;    Cell                ;       ; 8     ; 0.319       ; 13         ; 0.000 ; 0.174 ;
;    uTco                ;       ; 1     ; 0.234       ; 9          ; 0.234 ; 0.234 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.740       ; 35         ; 0.000 ; 0.740 ;
;    Cell                ;       ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                              ;
; 2.452   ; 2.452   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                  ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                         ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                     ;
;   2.452 ;   0.816 ; RR ; IC     ; 1      ; FF_X67_Y3_N37      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|clk                                                                          ;
;   2.452 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y3_N37      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                              ;
; 4.990   ; 2.538   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                  ;
;   2.686 ;   0.234 ; RR ; uTco   ; 1      ; FF_X67_Y3_N37      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|q                                                                            ;
;   2.860 ;   0.174 ; RR ; CELL   ; 27     ; FF_X67_Y3_N37      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]~la_lab/laboutb[4]                                                            ;
;   3.447 ;   0.587 ; RR ; IC     ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|dataf             ;
;   3.491 ;   0.044 ; RR ; CELL   ; 1      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout           ;
;   3.495 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X66_Y5_N6  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[4] ;
;   4.677 ;   1.182 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N0  ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|dataf             ;
;   4.724 ;   0.047 ; RR ; CELL   ; 2      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout           ;
;   4.728 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutt[0] ;
;   4.944 ;   0.216 ; RR ; IC     ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                ;
;   4.990 ;   0.046 ; RR ; CELL   ; 1      ; LABCELL_X66_Y4_N30 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                              ;
;   4.990 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                              ;
;   4.990 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N31      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;            ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                             ;
; 7.524   ; 2.524   ;    ;        ;        ;                   ;            ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.113 ;   0.740 ; FF ; IC     ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.113 ;   0.000 ; FR ; CELL   ; 1      ; FF_X66_Y4_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.524 ;   0.411 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                   ;
; 7.494   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                         ;
; 7.806   ; 0.312   ;    ; uTsu   ; 1      ; FF_X66_Y4_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.010 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.010 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]                                                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.274      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[222] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.004      ; 0.278      ; Fast 900mV 100C Model           ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[62]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.267      ; Fast 900mV 0C Model             ;
; 0.018 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[54]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.019 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[3]                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.266      ; Fast 900mV 0C Model             ;
; 0.020 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[127] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.261      ; Fast 900mV 0C Model             ;
; 0.020 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[167] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.261      ; Fast 900mV 0C Model             ;
; 0.020 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[57]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.260      ; Fast 900mV 0C Model             ;
; 0.020 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[10]                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.267      ; Fast 900mV 0C Model             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.010 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]  ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                 ;
; Data Arrival Time               ; 1.356                                                                                                                                                                               ;
; Data Required Time              ; 1.346                                                                                                                                                                               ;
; Slack                           ; 0.010                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.274 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.376       ; 35         ; 0.000 ; 0.376 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 57         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.118       ; 43         ; 0.118 ; 0.118 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.525       ; 40         ; 0.000 ; 0.525 ;
;    Cell                ;       ; 4     ; 0.798       ; 60         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                           ;
; 1.082   ; 1.082   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                             ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                             ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                               ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                     ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                      ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                  ;
;   1.082 ;   0.376 ; RR ; IC     ; 1      ; FF_X65_Y3_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]|clk ;
;   1.082 ;   0.000 ; RR ; CELL   ; 1      ; FF_X65_Y3_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]     ;
; 1.356   ; 0.274   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                               ;
;   1.200 ;   0.118 ; FF ; uTco   ; 2      ; FF_X65_Y3_N13     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[10]|q   ;
;   1.356 ;   0.156 ; FF ; CELL   ; 1      ; FF_X65_Y3_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]|d    ;
;   1.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y3_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]      ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                          ;
; 1.085   ; 1.085    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                            ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                              ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                    ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                     ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                 ;
;   1.323 ;   0.525  ; RR ; IC     ; 1      ; FF_X65_Y3_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]|clk ;
;   1.323 ;   0.000  ; RR ; CELL   ; 1      ; FF_X65_Y3_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]     ;
;   1.085 ;   -0.238 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                ;
; 1.085   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                      ;
; 1.346   ; 0.261    ;    ; uTh    ; 1      ; FF_X65_Y3_N14     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize|dffs[9]     ;
+---------+----------+----+--------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[222] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[221] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.500                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.483                                                                                                                                                                                                                                            ;
; Slack                           ; 0.017                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.004 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.278 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.495       ; 41         ; 0.000 ; 0.495 ;
;    Cell                ;       ; 4     ; 0.727       ; 59         ; 0.000 ; 0.456 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.162       ; 58         ; 0.000 ; 0.162 ;
;    uTco                ;       ; 1     ; 0.116       ; 42         ; 0.116 ; 0.116 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.665       ; 43         ; 0.000 ; 0.665 ;
;    Cell                ;       ; 4     ; 0.879       ; 57         ; 0.000 ; 0.608 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.222   ; 1.222   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.727 ;   0.456 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.222 ;   0.495 ; RR ; IC     ; 1      ; FF_X71_Y5_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[222]|clk ;
;   1.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[222]     ;
; 1.500   ; 0.278   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.338 ;   0.116 ; FF ; uTco   ; 2      ; FF_X71_Y5_N50     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[222]|q   ;
;   1.500 ;   0.162 ; FF ; CELL   ; 1      ; FF_X71_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[221]|d   ;
;   1.500 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[221]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.226   ; 1.226    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.879 ;   0.608  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.544 ;   0.665  ; RR ; IC     ; 1      ; FF_X71_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[221]|clk ;
;   1.544 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[221]     ;
;   1.226 ;   -0.318 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.226   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.483   ; 0.257    ;    ; uTh    ; 1      ; FF_X71_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[221]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.017 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[62] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[61] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.404                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.387                                                                                                                                                                                                                                           ;
; Slack                           ; 0.017                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.434       ; 38         ; 0.000 ; 0.434 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 61         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.588       ; 42         ; 0.000 ; 0.588 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.140   ; 1.140   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.140 ;   0.434 ; RR ; IC     ; 1      ; FF_X71_Y10_N26    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[62]|clk ;
;   1.140 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y10_N26    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[62]     ;
; 1.404   ; 0.264   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.244 ;   0.104 ; FF ; uTco   ; 2      ; FF_X71_Y10_N26    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[62]|q   ;
;   1.404 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y10_N25    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[61]|d   ;
;   1.404 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y10_N25    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[61]     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.143   ; 1.143    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.386 ;   0.588  ; RR ; IC     ; 1      ; FF_X71_Y10_N25    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[61]|clk ;
;   1.386 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y10_N25    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[61]     ;
;   1.143 ;   -0.243 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.143   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.387   ; 0.244    ;    ; uTh    ; 1      ; FF_X71_Y10_N25    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[61]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.017 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                        ;
; Data Arrival Time               ; 1.356                                                                                                                                                                      ;
; Data Required Time              ; 1.339                                                                                                                                                                      ;
; Slack                           ; 0.017                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.267 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.383       ; 35         ; 0.000 ; 0.383 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.108       ; 40         ; 0.108 ; 0.108 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.515       ; 39         ; 0.000 ; 0.515 ;
;    Cell                ;       ; 4     ; 0.798       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                        ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                  ;
; 1.089   ; 1.089   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                    ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                      ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                             ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                         ;
;   1.089 ;   0.383 ; RR ; IC     ; 1      ; FF_X66_Y4_N4      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]|clk ;
;   1.089 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N4      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]     ;
; 1.356   ; 0.267   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                      ;
;   1.197 ;   0.108 ; FF ; uTco   ; 2      ; FF_X66_Y4_N4      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[8]|q   ;
;   1.356 ;   0.159 ; FF ; CELL   ; 1      ; FF_X66_Y4_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]|d   ;
;   1.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y4_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]     ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                        ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                  ;
; 1.092   ; 1.092    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                    ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                    ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                      ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                            ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                             ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                         ;
;   1.313 ;   0.515  ; RR ; IC     ; 1      ; FF_X66_Y4_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]|clk ;
;   1.313 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y4_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]     ;
;   1.092 ;   -0.221 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                        ;
; 1.092   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                              ;
; 1.339   ; 0.247    ;    ; uTh    ; 1      ; FF_X66_Y4_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[7]     ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.018 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[54] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[53] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.404                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.386                                                                                                                                                                                                                                           ;
; Slack                           ; 0.018                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.434       ; 38         ; 0.000 ; 0.434 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 61         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.578       ; 42         ; 0.000 ; 0.578 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.140   ; 1.140   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.140 ;   0.434 ; RR ; IC     ; 1      ; FF_X71_Y6_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[54]|clk ;
;   1.140 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[54]     ;
; 1.404   ; 0.264   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.244 ;   0.104 ; FF ; uTco   ; 2      ; FF_X71_Y6_N26     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[54]|q   ;
;   1.404 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y6_N25     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[53]|d   ;
;   1.404 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N25     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[53]     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.143   ; 1.143    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.376 ;   0.578  ; RR ; IC     ; 1      ; FF_X71_Y6_N25     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[53]|clk ;
;   1.376 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N25     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[53]     ;
;   1.143 ;   -0.233 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.143   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.386   ; 0.243    ;    ; uTh    ; 1      ; FF_X71_Y6_N25     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[53]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.019 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                        ;
; Data Arrival Time               ; 1.355                                                                                                                                                                      ;
; Data Required Time              ; 1.336                                                                                                                                                                      ;
; Slack                           ; 0.019                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.383       ; 35         ; 0.000 ; 0.383 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 59         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.108       ; 41         ; 0.108 ; 0.108 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.515       ; 39         ; 0.000 ; 0.515 ;
;    Cell                ;       ; 4     ; 0.798       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                        ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                  ;
; 1.089   ; 1.089   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                    ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                      ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                             ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                         ;
;   1.089 ;   0.383 ; RR ; IC     ; 1      ; FF_X66_Y4_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[3]|clk ;
;   1.089 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[3]     ;
; 1.355   ; 0.266   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                      ;
;   1.197 ;   0.108 ; FF ; uTco   ; 2      ; FF_X66_Y4_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[3]|q   ;
;   1.355 ;   0.158 ; FF ; CELL   ; 1      ; FF_X66_Y4_N22     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[2]|d   ;
;   1.355 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y4_N22     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[2]     ;
+---------+---------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                        ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                  ;
; 1.092   ; 1.092    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                    ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                    ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                      ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                            ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                             ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                         ;
;   1.313 ;   0.515  ; RR ; IC     ; 1      ; FF_X66_Y4_N22     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[2]|clk ;
;   1.313 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y4_N22     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[2]     ;
;   1.092 ;   -0.221 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                        ;
; 1.092   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                              ;
; 1.336   ; 0.244    ;    ; uTh    ; 1      ; FF_X66_Y4_N22     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[2]     ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.020 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[127] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[126] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.467                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.447                                                                                                                                                                                                                                            ;
; Slack                           ; 0.020                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.500       ; 41         ; 0.000 ; 0.500 ;
;    Cell                ;       ; 4     ; 0.706       ; 59         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.104       ; 40         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.671       ; 46         ; 0.000 ; 0.671 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.206   ; 1.206   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.206 ;   0.500 ; RR ; IC     ; 1      ; FF_X69_Y10_N31    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[127]|clk ;
;   1.206 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y10_N31    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[127]     ;
; 1.467   ; 0.261   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.310 ;   0.104 ; FF ; uTco   ; 2      ; FF_X69_Y10_N31    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[127]|q   ;
;   1.467 ;   0.157 ; FF ; CELL   ; 1      ; FF_X69_Y10_N32    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[126]|d   ;
;   1.467 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y10_N32    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[126]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.209   ; 1.209    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.469 ;   0.671  ; RR ; IC     ; 1      ; FF_X69_Y10_N32    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[126]|clk ;
;   1.469 ;   0.000  ; RR ; CELL   ; 1      ; FF_X69_Y10_N32    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[126]     ;
;   1.209 ;   -0.260 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.209   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.447   ; 0.238    ;    ; uTh    ; 1      ; FF_X69_Y10_N32    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[126]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.020 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[167] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[166] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.395                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.375                                                                                                                                                                                                                                            ;
; Slack                           ; 0.020                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.428       ; 38         ; 0.000 ; 0.428 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.104       ; 40         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.571       ; 42         ; 0.000 ; 0.571 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.134   ; 1.134   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.134 ;   0.428 ; RR ; IC     ; 1      ; FF_X70_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[167]|clk ;
;   1.134 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y6_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[167]     ;
; 1.395   ; 0.261   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.238 ;   0.104 ; FF ; uTco   ; 2      ; FF_X70_Y6_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[167]|q   ;
;   1.395 ;   0.157 ; FF ; CELL   ; 1      ; FF_X70_Y6_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[166]|d   ;
;   1.395 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y6_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[166]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.137   ; 1.137    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.369 ;   0.571  ; RR ; IC     ; 1      ; FF_X70_Y6_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[166]|clk ;
;   1.369 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y6_N8      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[166]     ;
;   1.137 ;   -0.232 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.137   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.375   ; 0.238    ;    ; uTh    ; 1      ; FF_X70_Y6_N8      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[166]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.020 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[57] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[56] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.394                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.374                                                                                                                                                                                                                                           ;
; Slack                           ; 0.020                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.428       ; 38         ; 0.000 ; 0.428 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.103       ; 40         ; 0.103 ; 0.103 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.571       ; 42         ; 0.000 ; 0.571 ;
;    Cell                ;       ; 4     ; 0.798       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.134   ; 1.134   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.134 ;   0.428 ; RR ; IC     ; 1      ; FF_X70_Y6_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[57]|clk ;
;   1.134 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y6_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[57]     ;
; 1.394   ; 0.260   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.237 ;   0.103 ; FF ; uTco   ; 2      ; FF_X70_Y6_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[57]|q   ;
;   1.394 ;   0.157 ; FF ; CELL   ; 1      ; FF_X70_Y6_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[56]|d   ;
;   1.394 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y6_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[56]     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.137   ; 1.137    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.369 ;   0.571  ; RR ; IC     ; 1      ; FF_X70_Y6_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[56]|clk ;
;   1.369 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y6_N50     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[56]     ;
;   1.137 ;   -0.232 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.137   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.374   ; 0.237    ;    ; uTh    ; 1      ; FF_X70_Y6_N50     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[56]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.020 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[10] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]  ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                         ;
; Data Arrival Time               ; 1.356                                                                                                                                                                       ;
; Data Required Time              ; 1.336                                                                                                                                                                       ;
; Slack                           ; 0.020                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.267 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.383       ; 35         ; 0.000 ; 0.383 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 60         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.515       ; 39         ; 0.000 ; 0.515 ;
;    Cell                ;       ; 4     ; 0.798       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                   ;
; 1.089   ; 1.089   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                     ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                     ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                       ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                             ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                              ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                          ;
;   1.089 ;   0.383 ; RR ; IC     ; 1      ; FF_X66_Y4_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[10]|clk ;
;   1.089 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[10]     ;
; 1.356   ; 0.267   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                       ;
;   1.196 ;   0.107 ; FF ; uTco   ; 2      ; FF_X66_Y4_N44     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[10]|q   ;
;   1.356 ;   0.160 ; FF ; CELL   ; 1      ; FF_X66_Y4_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]|d    ;
;   1.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y4_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]      ;
+---------+---------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                        ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                  ;
; 1.092   ; 1.092    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                    ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                    ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                      ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                            ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                             ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                         ;
;   1.313 ;   0.515  ; RR ; IC     ; 1      ; FF_X66_Y4_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]|clk ;
;   1.313 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y4_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]     ;
;   1.092 ;   -0.221 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                        ;
; 1.092   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                              ;
; 1.336   ; 0.244    ;    ; uTh    ; 1      ; FF_X66_Y4_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[9]     ;
+---------+----------+----+--------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.970 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 6.970 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.796      ; 3.669      ; Slow 900mV 100C Model           ;
; 7.188 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.538      ; 3.155      ; Slow 900mV 100C Model           ;
; 7.227 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.726      ; 3.335      ; Slow 900mV 100C Model           ;
; 7.281 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.244      ; 2.777      ; Slow 900mV 100C Model           ;
; 7.283 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.244      ; 2.777      ; Slow 900mV 100C Model           ;
; 7.284 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.244      ; 2.777      ; Slow 900mV 100C Model           ;
; 7.286 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.244      ; 2.777      ; Slow 900mV 100C Model           ;
; 7.306 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.240      ; 2.752      ; Slow 900mV 100C Model           ;
; 7.313 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.240      ; 2.752      ; Slow 900mV 100C Model           ;
; 7.317 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.244      ; 2.777      ; Slow 900mV 100C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 6.970 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 6.248                                                                                                                                                                                                                          ;
; Data Required Time              ; 13.218                                                                                                                                                                                                                         ;
; Slack                           ; 6.970                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.796  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.669  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 3.317       ; 90         ; 3.317 ; 3.317 ;
;    Cell                ;        ; 2     ; 0.120       ; 3          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 6          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.610       ; 54         ; 0.000 ; 1.610 ;
;    Cell                ;        ; 4     ; 1.378       ; 46         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.248   ; 3.669   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   6.248 ;   3.317 ; FF ; IC     ; 1      ; FF_X93_Y30_N28    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]|clrn ;
;   6.248 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y30_N28    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 13.375   ; 3.375   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.988 ;   1.610 ; RR ; IC     ; 1      ; FF_X93_Y30_N28    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]|clk ;
;   12.988 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y30_N28    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]     ;
;   13.375 ;   0.387 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 13.345   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 13.218   ; -0.127  ;    ; uTsu   ; 1      ; FF_X93_Y30_N28    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 7.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 5.734                                                                                                                                                                                                                         ;
; Data Required Time              ; 12.922                                                                                                                                                                                                                        ;
; Slack                           ; 7.188                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.538  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.155  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.803       ; 89         ; 2.803 ; 2.803 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 7          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.352       ; 50         ; 0.000 ; 1.352 ;
;    Cell                ;        ; 4     ; 1.378       ; 50         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 5.734   ; 3.155   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                              ;
;   5.734 ;   2.803 ; FF ; IC     ; 1      ; FF_X66_Y38_N29    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]|clrn ;
;   5.734 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y38_N29    ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                           ;
+----------+---------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                   ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                     ;
; 13.117   ; 3.117   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                        ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                    ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                               ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   12.730 ;   1.352 ; RR ; IC     ; 1      ; FF_X66_Y38_N29    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]|clk ;
;   12.730 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y38_N29    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]     ;
;   13.117 ;   0.387 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                           ;
; 13.087   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                 ;
; 12.922   ; -0.165  ;    ; uTsu   ; 1      ; FF_X66_Y38_N29    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]     ;
+----------+---------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 7.227 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.914                                                                                                                                                                                                                          ;
; Data Required Time              ; 13.141                                                                                                                                                                                                                         ;
; Slack                           ; 7.227                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.726  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.335  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.983       ; 89         ; 2.983 ; 2.983 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 7          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.540       ; 53         ; 0.000 ; 1.540 ;
;    Cell                ;        ; 4     ; 1.378       ; 47         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.914   ; 3.335   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.914 ;   2.983 ; FF ; IC     ; 1      ; FF_X93_Y25_N19    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]|clrn ;
;   5.914 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y25_N19    ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 13.305   ; 3.305   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.918 ;   1.540 ; RR ; IC     ; 1      ; FF_X93_Y25_N19    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]|clk ;
;   12.918 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y25_N19    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]     ;
;   13.305 ;   0.387 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 13.275   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 13.141   ; -0.134  ;    ; uTsu   ; 1      ; FF_X93_Y25_N19    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]     ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 7.281 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.356                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.637                                                                                                                                                                                                                         ;
; Slack                           ; 7.281                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.244  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.425       ; 87         ; 2.425 ; 2.425 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.187       ; 46         ; 0.000 ; 1.187 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.356   ; 2.777   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.356 ;   2.425 ; FF ; IC     ; 1      ; FF_X66_Y29_N20    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]|clrn ;
;   5.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y29_N20    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.823   ; 2.823   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.565 ;   1.187 ; RR ; IC     ; 1      ; FF_X66_Y29_N20    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]|clk ;
;   12.565 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y29_N20    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]     ;
;   12.823 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.793   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.637   ; -0.156  ;    ; uTsu   ; 1      ; FF_X66_Y29_N20    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 7.283 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.356                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.639                                                                                                                                                                                                                         ;
; Slack                           ; 7.283                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.244  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.425       ; 87         ; 2.425 ; 2.425 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.187       ; 46         ; 0.000 ; 1.187 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.356   ; 2.777   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.356 ;   2.425 ; FF ; IC     ; 1      ; FF_X66_Y29_N32    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]|clrn ;
;   5.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y29_N32    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.823   ; 2.823   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.565 ;   1.187 ; RR ; IC     ; 1      ; FF_X66_Y29_N32    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]|clk ;
;   12.565 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y29_N32    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]     ;
;   12.823 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.793   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.639   ; -0.154  ;    ; uTsu   ; 1      ; FF_X66_Y29_N32    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 7.284 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.356                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.640                                                                                                                                                                                                                         ;
; Slack                           ; 7.284                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.244  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.425       ; 87         ; 2.425 ; 2.425 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.187       ; 46         ; 0.000 ; 1.187 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.356   ; 2.777   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.356 ;   2.425 ; FF ; IC     ; 1      ; FF_X66_Y29_N56    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]|clrn ;
;   5.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y29_N56    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.823   ; 2.823   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.565 ;   1.187 ; RR ; IC     ; 1      ; FF_X66_Y29_N56    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]|clk ;
;   12.565 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y29_N56    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]     ;
;   12.823 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.793   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.640   ; -0.153  ;    ; uTsu   ; 1      ; FF_X66_Y29_N56    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 7.286 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.356                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.642                                                                                                                                                                                                                         ;
; Slack                           ; 7.286                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.244  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.425       ; 87         ; 2.425 ; 2.425 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.187       ; 46         ; 0.000 ; 1.187 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.356   ; 2.777   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.356 ;   2.425 ; FF ; IC     ; 1      ; FF_X66_Y29_N29    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]|clrn ;
;   5.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y29_N29    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.823   ; 2.823   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.565 ;   1.187 ; RR ; IC     ; 1      ; FF_X66_Y29_N29    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]|clk ;
;   12.565 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y29_N29    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]     ;
;   12.823 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.793   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.642   ; -0.151  ;    ; uTsu   ; 1      ; FF_X66_Y29_N29    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 7.306 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.331                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.637                                                                                                                                                                                                                         ;
; Slack                           ; 7.306                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.240  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.752  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.400       ; 87         ; 2.400 ; 2.400 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.183       ; 46         ; 0.000 ; 1.183 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.331   ; 2.752   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.331 ;   2.400 ; FF ; IC     ; 1      ; FF_X67_Y29_N38    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]|clrn ;
;   5.331 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y29_N38    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.819   ; 2.819   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.561 ;   1.183 ; RR ; IC     ; 1      ; FF_X67_Y29_N38    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]|clk ;
;   12.561 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y29_N38    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]     ;
;   12.819 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.789   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.637   ; -0.152  ;    ; uTsu   ; 1      ; FF_X67_Y29_N38    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 7.313 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.331                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.644                                                                                                                                                                                                                         ;
; Slack                           ; 7.313                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.240  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.752  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.400       ; 87         ; 2.400 ; 2.400 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.183       ; 46         ; 0.000 ; 1.183 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.331   ; 2.752   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.331 ;   2.400 ; FF ; IC     ; 1      ; FF_X67_Y29_N53    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]|clrn ;
;   5.331 ;   0.000 ; FF ; CELL   ; 1      ; FF_X67_Y29_N53    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.819   ; 2.819   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.561 ;   1.183 ; RR ; IC     ; 1      ; FF_X67_Y29_N53    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]|clk ;
;   12.561 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y29_N53    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]     ;
;   12.819 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.789   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.644   ; -0.145  ;    ; uTsu   ; 1      ; FF_X67_Y29_N53    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 7.317 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.356                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.673                                                                                                                                                                                                                         ;
; Slack                           ; 7.317                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.244  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.777  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.943       ; 37         ; 0.000 ; 0.943 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.425       ; 87         ; 2.425 ; 2.425 ;
;    Cell                ;        ; 2     ; 0.120       ; 4          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.232       ; 8          ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.187       ; 46         ; 0.000 ; 1.187 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.579   ; 2.579   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.579 ;   0.943 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.579 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.356   ; 2.777   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.811 ;   0.232 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   2.931 ;   0.120 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   5.356 ;   2.425 ; FF ; IC     ; 1      ; FF_X66_Y29_N43    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]|clrn ;
;   5.356 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y29_N43    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.823   ; 2.823   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.565 ;   1.187 ; RR ; IC     ; 1      ; FF_X66_Y29_N43    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]|clk ;
;   12.565 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y29_N43    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]     ;
;   12.823 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.793   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.673   ; -0.120  ;    ; uTsu   ; 1      ; FF_X66_Y29_N43    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.401 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.401 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.584      ; 1.045      ; Fast 900mV 0C Model             ;
; 0.402 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.584      ; 1.045      ; Fast 900mV 0C Model             ;
; 0.403 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.584      ; 1.045      ; Fast 900mV 0C Model             ;
; 0.403 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.584      ; 1.045      ; Fast 900mV 0C Model             ;
; 0.410 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 0.621      ; Fast 900mV 0C Model             ;
; 0.412 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 0.621      ; Fast 900mV 0C Model             ;
; 0.482 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.602      ; Fast 900mV 0C Model             ;
; 0.490 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.871      ; 1.422      ; Fast 900mV 0C Model             ;
; 0.504 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.222      ; 0.788      ; Fast 900mV 0C Model             ;
; 0.504 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.222      ; 0.788      ; Fast 900mV 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.401 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.126                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.725                                                                                                                                                                                                                          ;
; Slack                           ; 0.401                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.584 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.045 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.375       ; 35         ; 0.000 ; 0.375 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.890       ; 85         ; 0.890 ; 0.890 ;
;    Cell                ;       ; 2     ; 0.050       ; 5          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.105       ; 10         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.959       ; 55         ; 0.000 ; 0.959 ;
;    Cell                ;       ; 4     ; 0.798       ; 45         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.081   ; 1.081   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.081 ;   0.375 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 2.126   ; 1.045   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.186 ;   0.105 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.236 ;   0.050 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   2.126 ;   0.890 ; FF ; IC     ; 1      ; FF_X93_Y6_N37     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82]|clrn ;
;   2.126 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y6_N37     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.665   ; 1.665    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.757 ;   0.959  ; RR ; IC     ; 1      ; FF_X93_Y6_N37     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82]|clk ;
;   1.757 ;   0.000  ; RR ; CELL   ; 1      ; FF_X93_Y6_N37     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82]     ;
;   1.665 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.665   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.725   ; 0.060    ;    ; uTh    ; 1      ; FF_X93_Y6_N37     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.402 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.126                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.724                                                                                                                                                                                                                          ;
; Slack                           ; 0.402                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.584 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.045 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.375       ; 35         ; 0.000 ; 0.375 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.890       ; 85         ; 0.890 ; 0.890 ;
;    Cell                ;       ; 2     ; 0.050       ; 5          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.105       ; 10         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.959       ; 55         ; 0.000 ; 0.959 ;
;    Cell                ;       ; 4     ; 0.798       ; 45         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.081   ; 1.081   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.081 ;   0.375 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 2.126   ; 1.045   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.186 ;   0.105 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.236 ;   0.050 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   2.126 ;   0.890 ; FF ; IC     ; 1      ; FF_X93_Y6_N56     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81]|clrn ;
;   2.126 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y6_N56     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.665   ; 1.665    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.757 ;   0.959  ; RR ; IC     ; 1      ; FF_X93_Y6_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81]|clk ;
;   1.757 ;   0.000  ; RR ; CELL   ; 1      ; FF_X93_Y6_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81]     ;
;   1.665 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.665   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.724   ; 0.059    ;    ; uTh    ; 1      ; FF_X93_Y6_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.403 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.126                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.723                                                                                                                                                                                                                          ;
; Slack                           ; 0.403                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.584 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.045 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.375       ; 35         ; 0.000 ; 0.375 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.890       ; 85         ; 0.890 ; 0.890 ;
;    Cell                ;       ; 2     ; 0.050       ; 5          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.105       ; 10         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.959       ; 55         ; 0.000 ; 0.959 ;
;    Cell                ;       ; 4     ; 0.798       ; 45         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.081   ; 1.081   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.081 ;   0.375 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 2.126   ; 1.045   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.186 ;   0.105 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.236 ;   0.050 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   2.126 ;   0.890 ; FF ; IC     ; 1      ; FF_X93_Y6_N26     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83]|clrn ;
;   2.126 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y6_N26     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.665   ; 1.665    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.757 ;   0.959  ; RR ; IC     ; 1      ; FF_X93_Y6_N26     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83]|clk ;
;   1.757 ;   0.000  ; RR ; CELL   ; 1      ; FF_X93_Y6_N26     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83]     ;
;   1.665 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.665   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.723   ; 0.058    ;    ; uTh    ; 1      ; FF_X93_Y6_N26     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.403 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.126                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.723                                                                                                                                                                                                                          ;
; Slack                           ; 0.403                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.584 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.045 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.375       ; 35         ; 0.000 ; 0.375 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.890       ; 85         ; 0.890 ; 0.890 ;
;    Cell                ;       ; 2     ; 0.050       ; 5          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.105       ; 10         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.959       ; 55         ; 0.000 ; 0.959 ;
;    Cell                ;       ; 4     ; 0.798       ; 45         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.081   ; 1.081   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.081 ;   0.375 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 2.126   ; 1.045   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.186 ;   0.105 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.236 ;   0.050 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   2.126 ;   0.890 ; FF ; IC     ; 1      ; FF_X93_Y6_N46     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]|clrn ;
;   2.126 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y6_N46     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.665   ; 1.665    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.757 ;   0.959  ; RR ; IC     ; 1      ; FF_X93_Y6_N46     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]|clk ;
;   1.757 ;   0.000  ; RR ; CELL   ; 1      ; FF_X93_Y6_N46     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]     ;
;   1.665 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.665   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.723   ; 0.058    ;    ; uTh    ; 1      ; FF_X93_Y6_N46     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.410 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.702                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.292                                                                                                                                                                                                                          ;
; Slack                           ; 0.410                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.150 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.621 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.375       ; 35         ; 0.000 ; 0.375 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.466       ; 75         ; 0.466 ; 0.466 ;
;    Cell                ;       ; 2     ; 0.050       ; 8          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.105       ; 17         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.525       ; 40         ; 0.000 ; 0.525 ;
;    Cell                ;       ; 4     ; 0.798       ; 60         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.081   ; 1.081   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.081 ;   0.375 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.702   ; 0.621   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.186 ;   0.105 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.236 ;   0.050 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   1.702 ;   0.466 ; FF ; IC     ; 1      ; FF_X65_Y3_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]|clrn ;
;   1.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y3_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.231   ; 1.231    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.323 ;   0.525  ; RR ; IC     ; 1      ; FF_X65_Y3_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]|clk ;
;   1.323 ;   0.000  ; RR ; CELL   ; 1      ; FF_X65_Y3_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]     ;
;   1.231 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.231   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.292   ; 0.061    ;    ; uTh    ; 1      ; FF_X65_Y3_N29     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.412 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.702                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.290                                                                                                                                                                                                                          ;
; Slack                           ; 0.412                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.150 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.621 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.375       ; 35         ; 0.000 ; 0.375 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.466       ; 75         ; 0.466 ; 0.466 ;
;    Cell                ;       ; 2     ; 0.050       ; 8          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.105       ; 17         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.525       ; 40         ; 0.000 ; 0.525 ;
;    Cell                ;       ; 4     ; 0.798       ; 60         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.081   ; 1.081   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.081 ;   0.375 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.702   ; 0.621   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.186 ;   0.105 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.236 ;   0.050 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   1.702 ;   0.466 ; FF ; IC     ; 1      ; FF_X65_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]|clrn ;
;   1.702 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.231   ; 1.231    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.323 ;   0.525  ; RR ; IC     ; 1      ; FF_X65_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]|clk ;
;   1.323 ;   0.000  ; RR ; CELL   ; 1      ; FF_X65_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]     ;
;   1.231 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.231   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.290   ; 0.059    ;    ; uTh    ; 1      ; FF_X65_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.482 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; Data Arrival Time               ; 1.635                                                                                               ;
; Data Required Time              ; 1.153                                                                                               ;
; Slack                           ; 0.482                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.602 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.327       ; 32         ; 0.000 ; 0.327 ;
;    Cell                ;       ; 4     ; 0.706       ; 68         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.453       ; 75         ; 0.453 ; 0.453 ;
;    Cell                ;       ; 2     ; 0.046       ; 8          ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.103       ; 17         ; 0.103 ; 0.103 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.378       ; 32         ; 0.000 ; 0.378 ;
;    Cell                ;       ; 4     ; 0.798       ; 68         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                          ;
; 1.033   ; 1.033   ;    ;        ;        ;                   ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.033 ;   0.327 ; RR ; IC     ; 1      ; FF_X66_Y1_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk                ;
;   1.033 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y1_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                    ;
; 1.635   ; 0.602   ;    ;        ;        ;                   ;            ; data path                                                                                                              ;
;   1.136 ;   0.103 ; RR ; uTco   ; 1      ; FF_X66_Y1_N26     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                  ;
;   1.182 ;   0.046 ; RR ; CELL   ; 54     ; FF_X66_Y1_N26     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg~la_lab/laboutt[17] ;
;   1.635 ;   0.453 ; RR ; IC     ; 1      ; FF_X66_Y2_N20     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clrn                   ;
;   1.635 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]                        ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                       ;
; 1.084   ; 1.084    ;    ;        ;        ;                   ;            ; clock path                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   1.176 ;   0.378  ; RR ; IC     ; 1      ; FF_X66_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clk ;
;   1.176 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y2_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
;   1.084 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                             ;
; 1.084   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                   ;
; 1.153   ; 0.069    ;    ; uTh    ; 1      ; FF_X66_Y2_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.490 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.503                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.013                                                                                                                                                                                                                          ;
; Slack                           ; 0.490                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.871 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.422 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.375       ; 35         ; 0.000 ; 0.375 ;
;    Cell                ;       ; 4     ; 0.706       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 1.267       ; 89         ; 1.267 ; 1.267 ;
;    Cell                ;       ; 2     ; 0.050       ; 4          ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.105       ; 7          ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.246       ; 61         ; 0.000 ; 1.246 ;
;    Cell                ;       ; 4     ; 0.798       ; 39         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.081   ; 1.081   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.081 ;   0.375 ; RR ; IC     ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.081 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 2.503   ; 1.422   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.186 ;   0.105 ; FF ; uTco   ; 1      ; FF_X69_Y3_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.236 ;   0.050 ; FF ; CELL   ; 170    ; FF_X69_Y3_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_lab/laboutb[0]                                                               ;
;   2.503 ;   1.267 ; FF ; IC     ; 1      ; FF_X88_Y23_N53    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]|clrn ;
;   2.503 ;   0.000 ; FF ; CELL   ; 1      ; FF_X88_Y23_N53    ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.952   ; 1.952    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   2.044 ;   1.246  ; RR ; IC     ; 1      ; FF_X88_Y23_N53    ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]|clk ;
;   2.044 ;   0.000  ; RR ; CELL   ; 1      ; FF_X88_Y23_N53    ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]     ;
;   1.952 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.952   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 2.013   ; 0.061    ;    ; uTh    ; 1      ; FF_X88_Y23_N53    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.504 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg         ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                             ;
; Data Arrival Time               ; 1.767                                                                                           ;
; Data Required Time              ; 1.263                                                                                           ;
; Slack                           ; 0.504                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.222 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.788 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.273       ; 28         ; 0.000 ; 0.273 ;
;    Cell                ;       ; 4     ; 0.706       ; 72         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.632       ; 80         ; 0.632 ; 0.632 ;
;    Cell                ;       ; 2     ; 0.051       ; 6          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.105       ; 13         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.495       ; 38         ; 0.000 ; 0.495 ;
;    Cell                ;       ; 4     ; 0.798       ; 62         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 0.979   ; 0.979   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   0.979 ;   0.273 ; RR ; IC     ; 1      ; FF_X66_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   0.979 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 1.767   ; 0.788   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   1.084 ;   0.105 ; FF ; uTco   ; 1      ; FF_X66_Y2_N41     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   1.135 ;   0.051 ; FF ; CELL   ; 26     ; FF_X66_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[7] ;
;   1.767 ;   0.632 ; FF ; IC     ; 1      ; FF_X66_Y3_N20     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[1]|clrn      ;
;   1.767 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y3_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[1]           ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                       ;
; 1.201   ; 1.201    ;    ;        ;        ;                   ;            ; clock path                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   1.293 ;   0.495  ; RR ; IC     ; 1      ; FF_X66_Y3_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[1]|clk ;
;   1.293 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y3_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[1]     ;
;   1.201 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                             ;
; 1.201   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                   ;
; 1.263   ; 0.062    ;    ; uTh    ; 1      ; FF_X66_Y3_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[1]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.504 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg         ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                             ;
; Data Arrival Time               ; 1.767                                                                                           ;
; Data Required Time              ; 1.263                                                                                           ;
; Slack                           ; 0.504                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.222 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.788 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.273       ; 28         ; 0.000 ; 0.273 ;
;    Cell                ;       ; 4     ; 0.706       ; 72         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.632       ; 80         ; 0.632 ; 0.632 ;
;    Cell                ;       ; 2     ; 0.051       ; 6          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.105       ; 13         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.495       ; 38         ; 0.000 ; 0.495 ;
;    Cell                ;       ; 4     ; 0.798       ; 62         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 0.979   ; 0.979   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   0.706 ;   0.421 ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   0.979 ;   0.273 ; RR ; IC     ; 1      ; FF_X66_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   0.979 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 1.767   ; 0.788   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   1.084 ;   0.105 ; FF ; uTco   ; 1      ; FF_X66_Y2_N41     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   1.135 ;   0.051 ; FF ; CELL   ; 26     ; FF_X66_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[7] ;
;   1.767 ;   0.632 ; FF ; IC     ; 1      ; FF_X66_Y3_N44     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|clrn      ;
;   1.767 ;   0.000 ; FF ; CELL   ; 1      ; FF_X66_Y3_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]           ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                       ;
; 1.201   ; 1.201    ;    ;        ;        ;                   ;            ; clock path                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 849    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   1.293 ;   0.495  ; RR ; IC     ; 1      ; FF_X66_Y3_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|clk ;
;   1.293 ;   0.000  ; RR ; CELL   ; 1      ; FF_X66_Y3_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]     ;
;   1.201 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                             ;
; 1.201   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                   ;
; 1.263   ; 0.062    ;    ; uTh    ; 1      ; FF_X66_Y3_N44     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 169 03/24/2021 SC Pro Edition
    Info: Processing started: Wed May 26 14:24:28 2021
    Info: System process ID: 532
Info: Command: quartus_sta test1280M -c test1280M --mode=finalize
Info: qsta_default_script.tcl version: #2
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'src/test1280M.sdc'
Warning (332174): Ignored filter at test1280M.sdc(40): ECLK0 could not be matched with a port File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
Warning (332049): Ignored create_clock at test1280M.sdc(40): Argument <targets> is an empty collection File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
    Info (332050): create_clock -name {ECLK0} -period 25.000 -waveform { 0.000 12.500 } [get_ports {ECLK0}] File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
Warning (332174): Ignored filter at test1280M.sdc(66): genclk_u0|iopll_0|outclk1 could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(66): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(67): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 67
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 67
Warning (332174): Ignored filter at test1280M.sdc(68): genclk_u0|iopll_0|outclk2 could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(68): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(69): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 69
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(74): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 74
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(75): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 75
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(76): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(77): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(80): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 80
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(81): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 81
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
Warning (332174): Ignored filter at test1280M.sdc(86): hardware_i2c_top_inst|i2c_slave_top_inst|count[2] could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
Warning (332174): Ignored filter at test1280M.sdc(88): hardware_i2c_top_inst|I2C_Master_inst|clock could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(90): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 90
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(91): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 91
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(100): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 100
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 100
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(101): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 101
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 101
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(106): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 106
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(107): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 107
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 107
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
Info (18794): Reading SDC File: 'C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60ae9ecc1912.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: genclk_u0|iopll_0|outclk0 was not created.
    Warning (332034): Specified master clock: ECLK0 not found on or feeding the specified source node: genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst~vcoph[0].reg is being clocked by FMCAclk40
Warning (332060): Node: FPGA_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DataDeSerializer_inst|DataR[30] is being clocked by FPGA_CLK
Info (332104): Reading SDC File: 'c:/intelfpga_pro/21.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:01.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: genclk_u0|iopll_0|outclk0 was not created.
    Warning (332034): Specified master clock: ECLK0 not found on or feeding the specified source node: genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst~vcoph[0].reg is being clocked by FMCAclk40
Warning (332060): Node: FPGA_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DataDeSerializer_inst|DataR[30] is being clocked by FPGA_CLK
Info (332152): Existing clock uncertainty assignments were detected. They will take precedence over the derive_clock_uncertainty command
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 2.691
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     2.691               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.010
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.010               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 6.970
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     6.970               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.401
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.401               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case minimum pulse width slack is 4.438
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.438               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 1016 megabytes
    Info: Processing ended: Wed May 26 14:24:37 2021
    Info: Elapsed time: 00:00:09
    Info: System process ID: 532
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 70    ; 70   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                    ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+
; Target                                                          ; Clock                     ; Type      ; Status        ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+
; genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|outclk[0] ; genclk_u0|iopll_0|outclk0 ; Generated ; Illegal       ;
; FMCAclk40                                                       ;                           ; Base      ; Unconstrained ;
; FPGA_CLK                                                        ;                           ; Base      ; Unconstrained ;
; altera_reserved_tck                                             ; altera_reserved_tck       ; Base      ; Constrained   ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                          ; Comment                                                                              ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; EDIN00_test                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FMCAclk40                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auto_stp_external_storage_qualifier ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; EDIN00              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EDIN00(n)           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[0](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[1](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[2](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[3](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[4](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[5](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[6](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[7](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[8](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[9](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[10](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[11](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[12](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[13](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[14](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[15](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; probe               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                          ; Comment                                                                              ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; EDIN00_test                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FMCAclk40                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auto_stp_external_storage_qualifier ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; EDIN00              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EDIN00(n)           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[0](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[1](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[2](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[3](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[4](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[5](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[6](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[7](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[8](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[9](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[10](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[11](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[12](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[13](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[14](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_out[15](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; probe               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.691 ; 0.010 ; 6.970    ; 0.401   ; 4.438               ;
;  altera_reserved_tck ; 2.691 ; 0.010 ; 6.970    ; 0.401   ; 4.438               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


