{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620718379527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620718379529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 01:32:59 2021 " "Processing started: Tue May 11 01:32:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620718379529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718379529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718379529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620718380989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620718380990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_tb " "Found entity 1: Data_tb" {  } { { "Data_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Data_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file andalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andALU " "Found entity 1: andALU" {  } { { "andALU.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/andALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file divalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divALU " "Found entity 1: divALU" {  } { { "divALU.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/divALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagz.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagZ " "Found entity 1: flagZ" {  } { { "flagZ.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/flagZ.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruc_tb " "Found entity 1: Instruc_tb" {  } { { "Instruc_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Instruc_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrucMemory " "Found entity 1: InstrucMemory" {  } { { "InstrucMemory.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mulalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulALU " "Found entity 1: mulALU" {  } { { "mulALU.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/mulALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxALU " "Found entity 1: muxALU" {  } { { "muxALU.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/muxALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oralu.sv 1 1 " "Found 1 design units, including 1 entities, in source file oralu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orALU " "Found entity 1: orALU" {  } { { "orALU.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/orALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/RegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file resalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 resALU " "Found entity 1: resALU" {  } { { "resALU.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/resALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "shiftL.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR " "Found entity 1: shiftR" {  } { { "shiftR.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumALU " "Found entity 1: sumALU" {  } { { "sumALU.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/sumALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagn.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagN " "Found entity 1: flagN" {  } { { "flagN.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/flagN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flago.sv 1 1 " "Found 1 design units, including 1 entities, in source file flago.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagO " "Found entity 1: flagO" {  } { { "flagO.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/flagO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxflag " "Found entity 1: muxflag" {  } { { "muxflag.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/muxflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ " "Found entity 1: mux_" {  } { { "mux_.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/mux_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador " "Found entity 1: Procesador" {  } { { "Procesador.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeLine " "Found entity 1: pipeLine" {  } { { "pipeLine.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(50) " "Verilog HDL warning at ControlUnit.sv(50): extended using \"x\" or \"z\"" {  } { { "ControlUnit.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/ControlUnit.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1620718401439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_tb " "Found entity 1: Decode_tb" {  } { { "Decode_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Decode_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "ControlUnit_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedecotoexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipedecotoexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeDecotoExe " "Found entity 1: pipeDecotoExe" {  } { { "pipeDecotoExe.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeDecotoExe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedecotoexe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipedecotoexe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeDecotoExe_tb " "Found entity 1: pipeDecotoExe_tb" {  } { { "pipeDecotoExe_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeDecotoExe_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_tb " "Found entity 1: RegFile_tb" {  } { { "RegFile_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/RegFile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipecontunitdtoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipecontunitdtoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeContUnitDtoE " "Found entity 1: pipeContUnitDtoE" {  } { { "pipeContUnitDtoE.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipecontunitdtoe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipecontunitdtoe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeContUnitDtoE_tb " "Found entity 1: pipeContUnitDtoE_tb" {  } { { "pipeContUnitDtoE_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondUnit " "Found entity 1: CondUnit" {  } { { "CondUnit.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/CondUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondCheck " "Found entity 1: CondCheck" {  } { { "CondCheck.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/CondCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexetomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeexetomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeExetoMem " "Found entity 1: pipeExetoMem" {  } { { "pipeExetoMem.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeExetoMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipecondunitetom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipecondunitetom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeCondUnitEtoM " "Found entity 1: pipeCondUnitEtoM" {  } { { "pipeCondUnitEtoM.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeCondUnitEtoM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipememtowback.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipememtowback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeMemtoWBack " "Found entity 1: pipeMemtoWBack" {  } { { "pipeMemtoWBack.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeMemtoWBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Procesador_tb " "Found entity 1: Procesador_tb" {  } { { "Procesador_tb.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "ForwardUnit.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/ForwardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/mux3_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stallunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file stallunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StallUnit " "Found entity 1: StallUnit" {  } { { "StallUnit.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/StallUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemory2.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemory2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrucMemory2 " "Found entity 1: InstrucMemory2" {  } { { "InstrucMemory2.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory2.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory2 " "Found entity 1: DataMemory2" {  } { { "DataMemory2.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/DataMemory2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718401544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718401544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Procesador " "Elaborating entity \"Procesador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620718401913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ mux_:muxPC1 " "Elaborating entity \"mux_\" for hierarchy \"mux_:muxPC1\"" {  } { { "Procesador.sv" "muxPC1" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch\"" {  } { { "Procesador.sv" "fetch" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Fetch:fetch\|PC:pcflipflop " "Elaborating entity \"PC\" for hierarchy \"Fetch:fetch\|PC:pcflipflop\"" {  } { { "Fetch.sv" "pcflipflop" { Text "C:/QuartusProjects/Proyecto2Arqui1/Fetch.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Fetch:fetch\|sumador:add1 " "Elaborating entity \"sumador\" for hierarchy \"Fetch:fetch\|sumador:add1\"" {  } { { "Fetch.sv" "add1" { Text "C:/QuartusProjects/Proyecto2Arqui1/Fetch.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrucMemory Fetch:fetch\|InstrucMemory:ROM1 " "Elaborating entity \"InstrucMemory\" for hierarchy \"Fetch:fetch\|InstrucMemory:ROM1\"" {  } { { "Fetch.sv" "ROM1" { Text "C:/QuartusProjects/Proyecto2Arqui1/Fetch.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401941 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 1023 InstrucMemory.sv(6) " "Verilog HDL warning at InstrucMemory.sv(6): number of words (2) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstrucMemory.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1620718401943 "|Procesador|Fetch:fetch|InstrucMemory:ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstrucMemory.sv(4) " "Net \"ROM.data_a\" at InstrucMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "InstrucMemory.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620718401943 "|Procesador|Fetch:fetch|InstrucMemory:ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstrucMemory.sv(4) " "Net \"ROM.waddr_a\" at InstrucMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "InstrucMemory.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620718401943 "|Procesador|Fetch:fetch|InstrucMemory:ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstrucMemory.sv(4) " "Net \"ROM.we_a\" at InstrucMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "InstrucMemory.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620718401943 "|Procesador|Fetch:fetch|InstrucMemory:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrucMemory2 Fetch:fetch\|InstrucMemory2:ROM2 " "Elaborating entity \"InstrucMemory2\" for hierarchy \"Fetch:fetch\|InstrucMemory2:ROM2\"" {  } { { "Fetch.sv" "ROM2" { Text "C:/QuartusProjects/Proyecto2Arqui1/Fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401945 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 1023 InstrucMemory2.sv(6) " "Verilog HDL warning at InstrucMemory2.sv(6): number of words (2) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstrucMemory2.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory2.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1620718401947 "|Procesador|Fetch:fetch|InstrucMemory2:ROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstrucMemory2.sv(4) " "Net \"ROM.data_a\" at InstrucMemory2.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "InstrucMemory2.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory2.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620718401947 "|Procesador|Fetch:fetch|InstrucMemory2:ROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstrucMemory2.sv(4) " "Net \"ROM.waddr_a\" at InstrucMemory2.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "InstrucMemory2.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory2.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620718401947 "|Procesador|Fetch:fetch|InstrucMemory2:ROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstrucMemory2.sv(4) " "Net \"ROM.we_a\" at InstrucMemory2.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "InstrucMemory2.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory2.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620718401948 "|Procesador|Fetch:fetch|InstrucMemory2:ROM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeLine pipeLine:pipeInstrFtoD " "Elaborating entity \"pipeLine\" for hierarchy \"pipeLine:pipeInstrFtoD\"" {  } { { "Procesador.sv" "pipeInstrFtoD" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:decode " "Elaborating entity \"Decode\" for hierarchy \"Decode:decode\"" {  } { { "Procesador.sv" "decode" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Decode:decode\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"Decode:decode\|ControlUnit:CU\"" {  } { { "Decode.sv" "CU" { Text "C:/QuartusProjects/Proyecto2Arqui1/Decode.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ Decode:decode\|mux_:muxA1 " "Elaborating entity \"mux_\" for hierarchy \"Decode:decode\|mux_:muxA1\"" {  } { { "Decode.sv" "muxA1" { Text "C:/QuartusProjects/Proyecto2Arqui1/Decode.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Decode:decode\|RegFile:RF " "Elaborating entity \"RegFile\" for hierarchy \"Decode:decode\|RegFile:RF\"" {  } { { "Decode.sv" "RF" { Text "C:/QuartusProjects/Proyecto2Arqui1/Decode.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Decode:decode\|Extend:EI " "Elaborating entity \"Extend\" for hierarchy \"Decode:decode\|Extend:EI\"" {  } { { "Decode.sv" "EI" { Text "C:/QuartusProjects/Proyecto2Arqui1/Decode.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeDecotoExe pipeDecotoExe:pipeDtoE " "Elaborating entity \"pipeDecotoExe\" for hierarchy \"pipeDecotoExe:pipeDtoE\"" {  } { { "Procesador.sv" "pipeDtoE" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeContUnitDtoE pipeContUnitDtoE:pipeCUDtoE " "Elaborating entity \"pipeContUnitDtoE\" for hierarchy \"pipeContUnitDtoE:pipeCUDtoE\"" {  } { { "Procesador.sv" "pipeCUDtoE" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeLine pipeLine:pipeRA1DtoE " "Elaborating entity \"pipeLine\" for hierarchy \"pipeLine:pipeRA1DtoE\"" {  } { { "Procesador.sv" "pipeRA1DtoE" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeLine.sv(6) " "Verilog HDL assignment warning at pipeLine.sv(6): truncated value with size 32 to match size of target (4)" {  } { { "pipeLine.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620718401992 "|Procesador|pipeLine:pipeRA1DtoE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeLine.sv(9) " "Verilog HDL assignment warning at pipeLine.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "pipeLine.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620718401992 "|Procesador|pipeLine:pipeRA1DtoE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeLine.sv(11) " "Verilog HDL assignment warning at pipeLine.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "pipeLine.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620718401992 "|Procesador|pipeLine:pipeRA1DtoE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeLine pipeLine:pipeOpDtoE " "Elaborating entity \"pipeLine\" for hierarchy \"pipeLine:pipeOpDtoE\"" {  } { { "Procesador.sv" "pipeOpDtoE" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeLine.sv(6) " "Verilog HDL assignment warning at pipeLine.sv(6): truncated value with size 32 to match size of target (2)" {  } { { "pipeLine.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620718401995 "|Procesador|pipeLine:pipeOpDtoE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeLine.sv(9) " "Verilog HDL assignment warning at pipeLine.sv(9): truncated value with size 32 to match size of target (2)" {  } { { "pipeLine.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620718401995 "|Procesador|pipeLine:pipeOpDtoE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pipeLine.sv(11) " "Verilog HDL assignment warning at pipeLine.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "pipeLine.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620718401995 "|Procesador|pipeLine:pipeOpDtoE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:muxRD1E " "Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:muxRD1E\"" {  } { { "Procesador.sv" "muxRD1E" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718401996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:execute " "Elaborating entity \"Execute\" for hierarchy \"Execute:execute\"" {  } { { "Procesador.sv" "execute" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Execute:execute\|Alu:ALU " "Elaborating entity \"Alu\" for hierarchy \"Execute:execute\|Alu:ALU\"" {  } { { "Execute.sv" "ALU" { Text "C:/QuartusProjects/Proyecto2Arqui1/Execute.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumALU Execute:execute\|Alu:ALU\|sumALU:sumAlu " "Elaborating entity \"sumALU\" for hierarchy \"Execute:execute\|Alu:ALU\|sumALU:sumAlu\"" {  } { { "Alu.sv" "sumAlu" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resALU Execute:execute\|Alu:ALU\|resALU:resAlu " "Elaborating entity \"resALU\" for hierarchy \"Execute:execute\|Alu:ALU\|resALU:resAlu\"" {  } { { "Alu.sv" "resAlu" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mulALU Execute:execute\|Alu:ALU\|mulALU:mulAlu " "Elaborating entity \"mulALU\" for hierarchy \"Execute:execute\|Alu:ALU\|mulALU:mulAlu\"" {  } { { "Alu.sv" "mulAlu" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divALU Execute:execute\|Alu:ALU\|divALU:divAlu " "Elaborating entity \"divALU\" for hierarchy \"Execute:execute\|Alu:ALU\|divALU:divAlu\"" {  } { { "Alu.sv" "divAlu" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andALU Execute:execute\|Alu:ALU\|andALU:andAlu " "Elaborating entity \"andALU\" for hierarchy \"Execute:execute\|Alu:ALU\|andALU:andAlu\"" {  } { { "Alu.sv" "andAlu" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orALU Execute:execute\|Alu:ALU\|orALU:orAlu " "Elaborating entity \"orALU\" for hierarchy \"Execute:execute\|Alu:ALU\|orALU:orAlu\"" {  } { { "Alu.sv" "orAlu" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagN Execute:execute\|Alu:ALU\|flagN:fN " "Elaborating entity \"flagN\" for hierarchy \"Execute:execute\|Alu:ALU\|flagN:fN\"" {  } { { "Alu.sv" "fN" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagZ Execute:execute\|Alu:ALU\|flagZ:fZ " "Elaborating entity \"flagZ\" for hierarchy \"Execute:execute\|Alu:ALU\|flagZ:fZ\"" {  } { { "Alu.sv" "fZ" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagO Execute:execute\|Alu:ALU\|flagO:fO " "Elaborating entity \"flagO\" for hierarchy \"Execute:execute\|Alu:ALU\|flagO:fO\"" {  } { { "Alu.sv" "fO" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL Execute:execute\|Alu:ALU\|shiftL:sl " "Elaborating entity \"shiftL\" for hierarchy \"Execute:execute\|Alu:ALU\|shiftL:sl\"" {  } { { "Alu.sv" "sl" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR Execute:execute\|Alu:ALU\|shiftR:sr " "Elaborating entity \"shiftR\" for hierarchy \"Execute:execute\|Alu:ALU\|shiftR:sr\"" {  } { { "Alu.sv" "sr" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxflag Execute:execute\|Alu:ALU\|muxflag:mf " "Elaborating entity \"muxflag\" for hierarchy \"Execute:execute\|Alu:ALU\|muxflag:mf\"" {  } { { "Alu.sv" "mf" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALU Execute:execute\|Alu:ALU\|muxALU:muxalu " "Elaborating entity \"muxALU\" for hierarchy \"Execute:execute\|Alu:ALU\|muxALU:muxalu\"" {  } { { "Alu.sv" "muxalu" { Text "C:/QuartusProjects/Proyecto2Arqui1/Alu.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondUnit Execute:execute\|CondUnit:unidadCond " "Elaborating entity \"CondUnit\" for hierarchy \"Execute:execute\|CondUnit:unidadCond\"" {  } { { "Execute.sv" "unidadCond" { Text "C:/QuartusProjects/Proyecto2Arqui1/Execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop Execute:execute\|CondUnit:unidadCond\|flipflop:ff1 " "Elaborating entity \"flipflop\" for hierarchy \"Execute:execute\|CondUnit:unidadCond\|flipflop:ff1\"" {  } { { "CondUnit.sv" "ff1" { Text "C:/QuartusProjects/Proyecto2Arqui1/CondUnit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondCheck Execute:execute\|CondUnit:unidadCond\|CondCheck:cc " "Elaborating entity \"CondCheck\" for hierarchy \"Execute:execute\|CondUnit:unidadCond\|CondCheck:cc\"" {  } { { "CondUnit.sv" "cc" { Text "C:/QuartusProjects/Proyecto2Arqui1/CondUnit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neg CondCheck.sv(5) " "Verilog HDL or VHDL warning at CondCheck.sv(5): object \"neg\" assigned a value but never read" {  } { { "CondCheck.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/CondCheck.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620718402079 "|Procesador|Execute:execute|CondUnit:unidadCond|CondCheck:cc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_ CondCheck.sv(5) " "Verilog HDL or VHDL warning at CondCheck.sv(5): object \"carry_\" assigned a value but never read" {  } { { "CondCheck.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/CondCheck.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620718402079 "|Procesador|Execute:execute|CondUnit:unidadCond|CondCheck:cc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow CondCheck.sv(5) " "Verilog HDL or VHDL warning at CondCheck.sv(5): object \"overflow\" assigned a value but never read" {  } { { "CondCheck.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/CondCheck.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620718402079 "|Procesador|Execute:execute|CondUnit:unidadCond|CondCheck:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeExetoMem pipeExetoMem:pipeEtoM " "Elaborating entity \"pipeExetoMem\" for hierarchy \"pipeExetoMem:pipeEtoM\"" {  } { { "Procesador.sv" "pipeEtoM" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeCondUnitEtoM pipeCondUnitEtoM:pipeCondEtoM " "Elaborating entity \"pipeCondUnitEtoM\" for hierarchy \"pipeCondUnitEtoM:pipeCondEtoM\"" {  } { { "Procesador.sv" "pipeCondEtoM" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataRAM1 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataRAM1\"" {  } { { "Procesador.sv" "DataRAM1" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402089 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "70 0 26214 DataMemory.sv(10) " "Verilog HDL warning at DataMemory.sv(10): number of words (70) in memory file does not match the number of elements in the address range \[0:26214\]" {  } { { "DataMemory.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/DataMemory.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1620718402092 "|Procesador|DataMemory:DataRAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory2 DataMemory2:DataRAM2 " "Elaborating entity \"DataMemory2\" for hierarchy \"DataMemory2:DataRAM2\"" {  } { { "Procesador.sv" "DataRAM2" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402094 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "70 0 26214 DataMemory2.sv(10) " "Verilog HDL warning at DataMemory2.sv(10): number of words (70) in memory file does not match the number of elements in the address range \[0:26214\]" {  } { { "DataMemory2.sv" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/DataMemory2.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1620718402097 "|Procesador|DataMemory2:DataRAM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeMemtoWBack pipeMemtoWBack:pipeMtoW " "Elaborating entity \"pipeMemtoWBack\" for hierarchy \"pipeMemtoWBack:pipeMtoW\"" {  } { { "Procesador.sv" "pipeMtoW" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnit ForwardUnit:forwardU " "Elaborating entity \"ForwardUnit\" for hierarchy \"ForwardUnit:forwardU\"" {  } { { "Procesador.sv" "forwardU" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StallUnit StallUnit:ldrHazard " "Elaborating entity \"StallUnit\" for hierarchy \"StallUnit:ldrHazard\"" {  } { { "Procesador.sv" "ldrHazard" { Text "C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718402109 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/QuartusProjects/Proyecto2Arqui1/db/ASIP.ram0_InstrucMemory2_cc65f594.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/QuartusProjects/Proyecto2Arqui1/db/ASIP.ram0_InstrucMemory2_cc65f594.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1620718403431 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/QuartusProjects/Proyecto2Arqui1/db/ASIP.ram0_InstrucMemory_a9da4952.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/QuartusProjects/Proyecto2Arqui1/db/ASIP.ram0_InstrucMemory_a9da4952.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1620718403489 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory2:DataRAM2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory2:DataRAM2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26215 " "Parameter NUMWORDS_A set to 26215" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 26215 " "Parameter NUMWORDS_B set to 26215" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif " "Parameter INIT_FILE set to db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:DataRAM1\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:DataRAM1\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26215 " "Parameter NUMWORDS_A set to 26215" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 26215 " "Parameter NUMWORDS_B set to 26215" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter INIT_FILE set to db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620718403892 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620718403892 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620718403892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory2:DataRAM2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"DataMemory2:DataRAM2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718404078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory2:DataRAM2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"DataMemory2:DataRAM2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26215 " "Parameter \"NUMWORDS_A\" = \"26215\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 26215 " "Parameter \"NUMWORDS_B\" = \"26215\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ASIP.ram0_DataMemory2_9b9dc690.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404078 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620718404078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgr1 " "Found entity 1: altsyncram_rgr1" {  } { { "db/altsyncram_rgr1.tdf" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/db/altsyncram_rgr1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718404235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718404235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718404349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718404349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718404459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718404459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DataRAM1\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:DataRAM1\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718404488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DataRAM1\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"DataMemory:DataRAM1\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26215 " "Parameter \"NUMWORDS_A\" = \"26215\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 26215 " "Parameter \"NUMWORDS_B\" = \"26215\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ASIP.ram0_DataMemory_5d7c1658.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620718404489 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620718404489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mdr1 " "Found entity 1: altsyncram_mdr1" {  } { { "db/altsyncram_mdr1.tdf" "" { Text "C:/QuartusProjects/Proyecto2Arqui1/db/altsyncram_mdr1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620718404647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718404647 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620718405026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620718405855 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620718406806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QuartusProjects/Proyecto2Arqui1/output_files/ASIP.map.smsg " "Generated suppressed messages file C:/QuartusProjects/Proyecto2Arqui1/output_files/ASIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718407088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620718407646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620718407646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "887 " "Implemented 887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620718407986 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620718407986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "596 " "Implemented 596 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620718407986 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620718407986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620718407986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620718408070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 01:33:28 2021 " "Processing ended: Tue May 11 01:33:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620718408070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620718408070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620718408070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620718408070 ""}
