============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 14:49:59 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 33 trigger nets, 33 data nets.
KIT-1004 : Chipwatcher code = 1001101100011010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=33,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011111,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 1905/41 useful/useless nets, 968/30 useful/useless insts
SYN-1016 : Merged 52 instances.
SYN-1032 : 1554/16 useful/useless nets, 1386/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1538/16 useful/useless nets, 1374/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 435 better
SYN-1014 : Optimize round 2
SYN-1032 : 1212/45 useful/useless nets, 1048/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 25 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1669/2 useful/useless nets, 1508/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 223 (3.65), #lev = 6 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 222 (3.71), #lev = 5 (1.93)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 609 instances into 222 LUTs, name keeping = 74%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 400 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 WARNING: The kept net U3/neg_sig will be merged to another kept net neg_sig
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (277 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 971 instances
RUN-0007 : 350 luts, 464 seqs, 75 mslices, 47 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1133 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 595 nets have 2 pins
RUN-1001 : 452 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     27      
RUN-1001 :   No   |  No   |  Yes  |     164     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     273     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 969 instances, 350 luts, 464 seqs, 122 slices, 23 macros(122 instances: 75 mslices 47 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 263059
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 969.
PHY-3001 : End clustering;  0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 161489, overlap = 2.25
PHY-3002 : Step(2): len = 124951, overlap = 2.25
PHY-3002 : Step(3): len = 93049.1, overlap = 9
PHY-3002 : Step(4): len = 79038.4, overlap = 4.5
PHY-3002 : Step(5): len = 65349.6, overlap = 9
PHY-3002 : Step(6): len = 59015.3, overlap = 6.75
PHY-3002 : Step(7): len = 49103.3, overlap = 9
PHY-3002 : Step(8): len = 42581.2, overlap = 9
PHY-3002 : Step(9): len = 38917.3, overlap = 9
PHY-3002 : Step(10): len = 34184.5, overlap = 9
PHY-3002 : Step(11): len = 31318.7, overlap = 9
PHY-3002 : Step(12): len = 29903.3, overlap = 9
PHY-3002 : Step(13): len = 27234.6, overlap = 9
PHY-3002 : Step(14): len = 26885, overlap = 9.21875
PHY-3002 : Step(15): len = 24765.8, overlap = 9
PHY-3002 : Step(16): len = 24974, overlap = 9.71875
PHY-3002 : Step(17): len = 24256.8, overlap = 9.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.37239e-05
PHY-3002 : Step(18): len = 24685.3, overlap = 5.3125
PHY-3002 : Step(19): len = 24435.7, overlap = 3.0625
PHY-3002 : Step(20): len = 24086.3, overlap = 3.15625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.74478e-05
PHY-3002 : Step(21): len = 23593, overlap = 3.15625
PHY-3002 : Step(22): len = 23494, overlap = 3.15625
PHY-3002 : Step(23): len = 22251.4, overlap = 9.9375
PHY-3002 : Step(24): len = 22154.2, overlap = 7.6875
PHY-3002 : Step(25): len = 22306.8, overlap = 5.4375
PHY-3002 : Step(26): len = 22291.3, overlap = 3.28125
PHY-3002 : Step(27): len = 22268.6, overlap = 3.28125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000134896
PHY-3002 : Step(28): len = 22175.3, overlap = 3.28125
PHY-3002 : Step(29): len = 22115.2, overlap = 5.53125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006769s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000299085
PHY-3002 : Step(30): len = 22414.6, overlap = 15.875
PHY-3002 : Step(31): len = 22604.8, overlap = 16.125
PHY-3002 : Step(32): len = 21268.3, overlap = 17.0312
PHY-3002 : Step(33): len = 21380.1, overlap = 16.5312
PHY-3002 : Step(34): len = 21264.5, overlap = 16.1562
PHY-3002 : Step(35): len = 20307.2, overlap = 16.75
PHY-3002 : Step(36): len = 19890.3, overlap = 16.9062
PHY-3002 : Step(37): len = 20015.6, overlap = 16.9688
PHY-3002 : Step(38): len = 19884, overlap = 20.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000598169
PHY-3002 : Step(39): len = 19034.9, overlap = 19.125
PHY-3002 : Step(40): len = 19034.9, overlap = 19.125
PHY-3002 : Step(41): len = 18795.9, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119634
PHY-3002 : Step(42): len = 18750.5, overlap = 19.2812
PHY-3002 : Step(43): len = 18750.5, overlap = 19.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0273e-05
PHY-3002 : Step(44): len = 19308.2, overlap = 48.2188
PHY-3002 : Step(45): len = 19486.6, overlap = 47.625
PHY-3002 : Step(46): len = 19927.5, overlap = 47.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05459e-05
PHY-3002 : Step(47): len = 19369.4, overlap = 46.8438
PHY-3002 : Step(48): len = 19490.3, overlap = 46.1875
PHY-3002 : Step(49): len = 19774.5, overlap = 44.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10918e-05
PHY-3002 : Step(50): len = 19770.9, overlap = 44.3125
PHY-3002 : Step(51): len = 19944.8, overlap = 44.1875
PHY-3002 : Step(52): len = 20882.2, overlap = 31.875
PHY-3002 : Step(53): len = 21194.7, overlap = 28.8125
PHY-3002 : Step(54): len = 20749.6, overlap = 28.625
PHY-3002 : Step(55): len = 20678.1, overlap = 27.4375
PHY-3002 : Step(56): len = 20404.3, overlap = 25.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.21836e-05
PHY-3002 : Step(57): len = 20385.6, overlap = 25.0938
PHY-3002 : Step(58): len = 20500.2, overlap = 24.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000164367
PHY-3002 : Step(59): len = 20705.3, overlap = 26.1562
PHY-3002 : Step(60): len = 20757.6, overlap = 26.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000328734
PHY-3002 : Step(61): len = 20982.8, overlap = 20.9688
PHY-3002 : Step(62): len = 21034.3, overlap = 20.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 56.44 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23888, over cnt = 109(0%), over = 426, worst = 17
PHY-1001 : End global iterations;  0.054116s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (173.2%)

PHY-1001 : Congestion index: top1 = 27.84, top5 = 13.90, top10 = 8.28, top15 = 5.68.
PHY-1001 : End incremental global routing;  0.110667s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (141.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4669, tnet num: 1131, tinst num: 969, tnode num: 6359, tedge num: 7641.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.143738s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.269385s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (116.0%)

OPT-1001 : Current memory(MB): used = 168, reserve = 131, peak = 168.
OPT-1001 : End physical optimization;  0.279405s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (117.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 350 LUT to BLE ...
SYN-4008 : Packed 350 LUT and 113 SEQ to BLE.
SYN-4003 : Packing 351 remaining SEQ's ...
SYN-4005 : Packed 190 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 161 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 511/680 primitive instances ...
PHY-3001 : End packing;  0.030929s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.0%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 445 instances
RUN-1001 : 205 mslices, 205 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1023 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 444 nets have 2 pins
RUN-1001 : 487 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 443 instances, 410 slices, 23 macros(122 instances: 75 mslices 47 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 21958.6, Over = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21803e-05
PHY-3002 : Step(63): len = 21294.9, overlap = 34
PHY-3002 : Step(64): len = 21376.3, overlap = 34.25
PHY-3002 : Step(65): len = 21365.2, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43606e-05
PHY-3002 : Step(66): len = 21168.2, overlap = 35
PHY-3002 : Step(67): len = 21337.6, overlap = 35
PHY-3002 : Step(68): len = 21498.1, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.87211e-05
PHY-3002 : Step(69): len = 22064.5, overlap = 30
PHY-3002 : Step(70): len = 22330.8, overlap = 29
PHY-3002 : Step(71): len = 22702, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.108438s wall, 0.046875s user + 0.171875s system = 0.218750s CPU (201.7%)

PHY-3001 : Trial Legalized: Len = 32645.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000486008
PHY-3002 : Step(72): len = 27474.2, overlap = 8
PHY-3002 : Step(73): len = 26809.1, overlap = 9.75
PHY-3002 : Step(74): len = 25139.4, overlap = 12
PHY-3002 : Step(75): len = 24605.8, overlap = 13
PHY-3002 : Step(76): len = 24467.4, overlap = 14
PHY-3002 : Step(77): len = 24341.9, overlap = 14
PHY-3002 : Step(78): len = 24227.2, overlap = 13.5
PHY-3002 : Step(79): len = 24153.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000972016
PHY-3002 : Step(80): len = 24198.1, overlap = 13.75
PHY-3002 : Step(81): len = 24198.1, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194403
PHY-3002 : Step(82): len = 24215.5, overlap = 13.75
PHY-3002 : Step(83): len = 24239.7, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004268s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (366.1%)

PHY-3001 : Legalized: Len = 28224.2, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 28700.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 48/1023.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33696, over cnt = 116(0%), over = 189, worst = 7
PHY-1002 : len = 34152, over cnt = 85(0%), over = 134, worst = 4
PHY-1002 : len = 35832, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 35936, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 36000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.113620s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (123.8%)

PHY-1001 : Congestion index: top1 = 27.24, top5 = 17.86, top10 = 11.67, top15 = 8.20.
PHY-1001 : End incremental global routing;  0.170216s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (119.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4026, tnet num: 1021, tinst num: 443, tnode num: 5204, tedge num: 6784.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.147811s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (105.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.332738s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (112.7%)

OPT-1001 : Current memory(MB): used = 171, reserve = 135, peak = 171.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 856/1023.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002805s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (557.0%)

PHY-1001 : Congestion index: top1 = 27.24, top5 = 17.86, top10 = 11.67, top15 = 8.20.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.401852s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (108.9%)

RUN-1003 : finish command "place" in  3.060292s wall, 3.796875s user + 3.578125s system = 7.375000s CPU (241.0%)

RUN-1004 : used memory is 154 MB, reserved memory is 117 MB, peak memory is 172 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 445 instances
RUN-1001 : 205 mslices, 205 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1023 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 444 nets have 2 pins
RUN-1001 : 487 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4026, tnet num: 1021, tinst num: 443, tnode num: 5204, tedge num: 6784.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 205 mslices, 205 lslices, 25 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1021 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 556 clock pins, and constraint 1178 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33520, over cnt = 115(0%), over = 185, worst = 7
PHY-1002 : len = 33968, over cnt = 81(0%), over = 130, worst = 4
PHY-1002 : len = 35632, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 35744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.107273s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (233.0%)

PHY-1001 : Congestion index: top1 = 27.20, top5 = 17.78, top10 = 11.57, top15 = 8.11.
PHY-1001 : End global routing;  0.161786s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (183.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 198, reserve = 162, peak = 211.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-5010 WARNING: Net TX_Data_Valid is skipped due to 0 input or output
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net TX_Data_Valid is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 464, reserve = 432, peak = 464.
PHY-1001 : End build detailed router design. 3.015526s wall, 2.953125s user + 0.062500s system = 3.015625s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.184591s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 496, reserve = 465, peak = 496.
PHY-1001 : End phase 1; 1.189522s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 149600, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 496, reserve = 465, peak = 496.
PHY-1001 : End initial routed; 1.482570s wall, 2.265625s user + 0.140625s system = 2.406250s CPU (162.3%)

PHY-1001 : Current memory(MB): used = 496, reserve = 465, peak = 496.
PHY-1001 : End phase 2; 1.482652s wall, 2.265625s user + 0.140625s system = 2.406250s CPU (162.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 149288, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.035428s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 149336, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.014869s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.117193s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.3%)

PHY-1001 : Current memory(MB): used = 508, reserve = 477, peak = 508.
PHY-1001 : End phase 3; 0.276506s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.7%)

PHY-1003 : Routed, final wirelength = 149336
PHY-1001 : Current memory(MB): used = 508, reserve = 477, peak = 508.
PHY-1001 : End export database. 0.008482s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.2%)

PHY-1001 : End detail routing;  6.162561s wall, 6.859375s user + 0.218750s system = 7.078125s CPU (114.9%)

RUN-1003 : finish command "route" in  6.567780s wall, 7.296875s user + 0.328125s system = 7.625000s CPU (116.1%)

RUN-1004 : used memory is 442 MB, reserved memory is 411 MB, peak memory is 508 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      617   out of  19600    3.15%
#reg                      464   out of  19600    2.37%
#le                       778
  #lut only               314   out of    778   40.36%
  #reg only               161   out of    778   20.69%
  #lut&reg                303   out of    778   38.95%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    12
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           151
#2        CLK_500K             GCLK               lslice             CLK_500K_reg_syn_5.q1      106
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               18
#4        U5/SingleNum_n       GCLK               mslice             U5/SingleNum_n_syn_7.f0    7


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------+
|Instance                            |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------+
|top                                 |rx_top              |778    |495     |122     |477     |4       |0       |
|  U1                                |detect_module       |2      |2       |0       |0       |0       |0       |
|  U2                                |rx_bps_module       |23     |19      |4       |14      |0       |0       |
|  U3                                |rx_control_module   |32     |32      |0       |15      |0       |0       |
|  U5                                |Digitron_NumDisplay |118    |98      |18      |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER      |579    |328     |93      |399     |0       |0       |
|    wrapper_cwc_top                 |cwc_top             |579    |328     |93      |399     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int         |263    |123     |0       |263     |0       |0       |
|        reg_inst                    |register            |260    |120     |0       |260     |0       |0       |
|        tap_inst                    |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger             |316    |205     |93      |136     |0       |0       |
|        bus_inst                    |bus_top             |98     |58      |32      |41      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det             |16     |10      |6       |7       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det             |47     |28      |16      |19      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det             |25     |10      |10      |5       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl            |109    |80      |29      |55      |0       |0       |
+--------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       419   
    #2          2       376   
    #3          3        72   
    #4          4        39   
    #5        5-10       54   
    #6        11-50      27   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.72            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 6fabf81a8d9083317151736d0830268f9b9270b6a36dc4759db935e4966f46ca -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 606
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1023, pip num: 9596
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1256 valid insts, and 25890 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111011111001101100011010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.665801s wall, 13.109375s user + 0.187500s system = 13.296875s CPU (798.2%)

RUN-1004 : used memory is 450 MB, reserved memory is 423 MB, peak memory is 645 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_144959.log"
