---
layout: page
title: LC2K Verilog Processor
description: Implementation of a 5-stage pipeline
img: assets/img/lc2k.png
importance: 5
category: VLSI
related_publications: false
---

This project contains a Verilog implementation of a 5-stage pipeline LC2K processor. LC2K is an educational ISA used in EECS 370: Computer Organization

https://github.com/tsha-256/LC2K_Processor

{% include figure.liquid path="assets/img/lc2k.png" title="LC2K Verilog" class="img-fluid rounded" %}
