#Auto generated by Edalize

set ::env(DESIGN_NAME) {{top}}

set ::env(VERILOG_FILES) [list {{file_table}}]
set ::env(SYNTH_DEFINES) [list{{defines}}]

{{tcl}}
