[INF:CM0023] Creating log file ../../build/tests/Attributes/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<226> s<225> l<1>
n<> u<1> t<Module_keyword> p<28> s<2> l<1>
n<bar> u<2> t<StringConst> p<28> s<27> l<1>
n<clk> u<3> t<StringConst> p<6> s<5> l<1>
n<> u<4> t<Constant_bit_select> p<5> l<1>
n<> u<5> t<Constant_select> p<6> c<4> l<1>
n<> u<6> t<Port_reference> p<7> c<3> l<1>
n<> u<7> t<Port_expression> p<8> c<6> l<1>
n<> u<8> t<Port> p<27> c<7> s<14> l<1>
n<rst> u<9> t<StringConst> p<12> s<11> l<1>
n<> u<10> t<Constant_bit_select> p<11> l<1>
n<> u<11> t<Constant_select> p<12> c<10> l<1>
n<> u<12> t<Port_reference> p<13> c<9> l<1>
n<> u<13> t<Port_expression> p<14> c<12> l<1>
n<> u<14> t<Port> p<27> c<13> s<20> l<1>
n<inp> u<15> t<StringConst> p<18> s<17> l<1>
n<> u<16> t<Constant_bit_select> p<17> l<1>
n<> u<17> t<Constant_select> p<18> c<16> l<1>
n<> u<18> t<Port_reference> p<19> c<15> l<1>
n<> u<19> t<Port_expression> p<20> c<18> l<1>
n<> u<20> t<Port> p<27> c<19> s<26> l<1>
n<out> u<21> t<StringConst> p<24> s<23> l<1>
n<> u<22> t<Constant_bit_select> p<23> l<1>
n<> u<23> t<Constant_select> p<24> c<22> l<1>
n<> u<24> t<Port_reference> p<25> c<21> l<1>
n<> u<25> t<Port_expression> p<26> c<24> l<1>
n<> u<26> t<Port> p<27> c<25> l<1>
n<> u<27> t<List_of_ports> p<28> c<8> l<1>
n<> u<28> t<Module_nonansi_header> p<116> c<1> s<36> l<1>
n<> u<29> t<NetType_Wire> p<31> s<30> l<2>
n<> u<30> t<Data_type_or_implicit> p<31> l<2>
n<> u<31> t<Net_port_type> p<34> c<29> s<33> l<2>
n<clk> u<32> t<StringConst> p<33> l<2>
n<> u<33> t<List_of_port_identifiers> p<34> c<32> l<2>
n<> u<34> t<Input_declaration> p<35> c<31> l<2>
n<> u<35> t<Port_declaration> p<36> c<34> l<2>
n<> u<36> t<Module_item> p<116> c<35> s<44> l<2>
n<> u<37> t<NetType_Wire> p<39> s<38> l<3>
n<> u<38> t<Data_type_or_implicit> p<39> l<3>
n<> u<39> t<Net_port_type> p<42> c<37> s<41> l<3>
n<rst> u<40> t<StringConst> p<41> l<3>
n<> u<41> t<List_of_port_identifiers> p<42> c<40> l<3>
n<> u<42> t<Input_declaration> p<43> c<39> l<3>
n<> u<43> t<Port_declaration> p<44> c<42> l<3>
n<> u<44> t<Module_item> p<116> c<43> s<52> l<3>
n<> u<45> t<NetType_Wire> p<47> s<46> l<4>
n<> u<46> t<Data_type_or_implicit> p<47> l<4>
n<> u<47> t<Net_port_type> p<50> c<45> s<49> l<4>
n<inp> u<48> t<StringConst> p<49> l<4>
n<> u<49> t<List_of_port_identifiers> p<50> c<48> l<4>
n<> u<50> t<Input_declaration> p<51> c<47> l<4>
n<> u<51> t<Port_declaration> p<52> c<50> l<4>
n<> u<52> t<Module_item> p<116> c<51> s<61> l<4>
n<> u<53> t<IntVec_TypeReg> p<54> l<5>
n<> u<54> t<Data_type> p<55> c<53> l<5>
n<> u<55> t<Data_type_or_implicit> p<56> c<54> l<5>
n<> u<56> t<Net_port_type> p<59> c<55> s<58> l<5>
n<out> u<57> t<StringConst> p<58> l<5>
n<> u<58> t<List_of_port_identifiers> p<59> c<57> l<5>
n<> u<59> t<Output_declaration> p<60> c<56> l<5>
n<> u<60> t<Port_declaration> p<61> c<59> l<5>
n<> u<61> t<Module_item> p<116> c<60> s<115> l<5>
n<> u<62> t<AlwaysKeywd_Always> p<111> s<110> l<7>
n<> u<63> t<Edge_Posedge> p<68> s<67> l<7>
n<clk> u<64> t<StringConst> p<65> l<7>
n<> u<65> t<Primary_literal> p<66> c<64> l<7>
n<> u<66> t<Primary> p<67> c<65> l<7>
n<> u<67> t<Expression> p<68> c<66> l<7>
n<> u<68> t<Event_expression> p<69> c<63> l<7>
n<> u<69> t<Event_control> p<70> c<68> l<7>
n<> u<70> t<Procedural_timing_control> p<108> c<69> s<107> l<7>
n<rst> u<71> t<StringConst> p<72> l<8>
n<> u<72> t<Primary_literal> p<73> c<71> l<8>
n<> u<73> t<Primary> p<74> c<72> l<8>
n<> u<74> t<Expression> p<75> c<73> l<8>
n<> u<75> t<Expression_or_cond_pattern> p<76> c<74> l<8>
n<> u<76> t<Cond_predicate> p<104> c<75> s<89> l<8>
n<out> u<77> t<StringConst> p<78> l<8>
n<> u<78> t<Hierarchical_identifier> p<81> c<77> s<80> l<8>
n<> u<79> t<Bit_select> p<80> l<8>
n<> u<80> t<Select> p<81> c<79> l<8>
n<> u<81> t<Variable_lvalue> p<86> c<78> s<85> l<8>
n<1'd0> u<82> t<IntConst> p<83> l<8>
n<> u<83> t<Primary_literal> p<84> c<82> l<8>
n<> u<84> t<Primary> p<85> c<83> l<8>
n<> u<85> t<Expression> p<86> c<84> l<8>
n<> u<86> t<Nonblocking_assignment> p<87> c<81> l<8>
n<> u<87> t<Statement_item> p<88> c<86> l<8>
n<> u<88> t<Statement> p<89> c<87> l<8>
n<> u<89> t<Statement_or_null> p<104> c<88> s<103> l<8>
n<out> u<90> t<StringConst> p<91> l<9>
n<> u<91> t<Hierarchical_identifier> p<94> c<90> s<93> l<9>
n<> u<92> t<Bit_select> p<93> l<9>
n<> u<93> t<Select> p<94> c<92> l<9>
n<> u<94> t<Variable_lvalue> p<100> c<91> s<99> l<9>
n<> u<95> t<Unary_Tilda> p<99> s<98> l<9>
n<inp> u<96> t<StringConst> p<97> l<9>
n<> u<97> t<Primary_literal> p<98> c<96> l<9>
n<> u<98> t<Primary> p<99> c<97> l<9>
n<> u<99> t<Expression> p<100> c<95> l<9>
n<> u<100> t<Nonblocking_assignment> p<101> c<94> l<9>
n<> u<101> t<Statement_item> p<102> c<100> l<9>
n<> u<102> t<Statement> p<103> c<101> l<9>
n<> u<103> t<Statement_or_null> p<104> c<102> l<9>
n<> u<104> t<Conditional_statement> p<105> c<76> l<8>
n<> u<105> t<Statement_item> p<106> c<104> l<8>
n<> u<106> t<Statement> p<107> c<105> l<8>
n<> u<107> t<Statement_or_null> p<108> c<106> l<8>
n<> u<108> t<Procedural_timing_control_statement> p<109> c<70> l<7>
n<> u<109> t<Statement_item> p<110> c<108> l<7>
n<> u<110> t<Statement> p<111> c<109> l<7>
n<> u<111> t<Always_construct> p<112> c<62> l<7>
n<> u<112> t<Module_common_item> p<113> c<111> l<7>
n<> u<113> t<Module_or_generate_item> p<114> c<112> l<7>
n<> u<114> t<Non_port_module_item> p<115> c<113> l<7>
n<> u<115> t<Module_item> p<116> c<114> l<7>
n<> u<116> t<Module_declaration> p<117> c<28> l<1>
n<> u<117> t<Description> p<225> c<116> s<224> l<1>
n<> u<118> t<Module_keyword> p<145> s<119> l<13>
n<foo> u<119> t<StringConst> p<145> s<144> l<13>
n<clk> u<120> t<StringConst> p<123> s<122> l<13>
n<> u<121> t<Constant_bit_select> p<122> l<13>
n<> u<122> t<Constant_select> p<123> c<121> l<13>
n<> u<123> t<Port_reference> p<124> c<120> l<13>
n<> u<124> t<Port_expression> p<125> c<123> l<13>
n<> u<125> t<Port> p<144> c<124> s<131> l<13>
n<rst> u<126> t<StringConst> p<129> s<128> l<13>
n<> u<127> t<Constant_bit_select> p<128> l<13>
n<> u<128> t<Constant_select> p<129> c<127> l<13>
n<> u<129> t<Port_reference> p<130> c<126> l<13>
n<> u<130> t<Port_expression> p<131> c<129> l<13>
n<> u<131> t<Port> p<144> c<130> s<137> l<13>
n<inp> u<132> t<StringConst> p<135> s<134> l<13>
n<> u<133> t<Constant_bit_select> p<134> l<13>
n<> u<134> t<Constant_select> p<135> c<133> l<13>
n<> u<135> t<Port_reference> p<136> c<132> l<13>
n<> u<136> t<Port_expression> p<137> c<135> l<13>
n<> u<137> t<Port> p<144> c<136> s<143> l<13>
n<out> u<138> t<StringConst> p<141> s<140> l<13>
n<> u<139> t<Constant_bit_select> p<140> l<13>
n<> u<140> t<Constant_select> p<141> c<139> l<13>
n<> u<141> t<Port_reference> p<142> c<138> l<13>
n<> u<142> t<Port_expression> p<143> c<141> l<13>
n<> u<143> t<Port> p<144> c<142> l<13>
n<> u<144> t<List_of_ports> p<145> c<125> l<13>
n<> u<145> t<Module_nonansi_header> p<223> c<118> s<153> l<13>
n<> u<146> t<NetType_Wire> p<148> s<147> l<14>
n<> u<147> t<Data_type_or_implicit> p<148> l<14>
n<> u<148> t<Net_port_type> p<151> c<146> s<150> l<14>
n<clk> u<149> t<StringConst> p<150> l<14>
n<> u<150> t<List_of_port_identifiers> p<151> c<149> l<14>
n<> u<151> t<Input_declaration> p<152> c<148> l<14>
n<> u<152> t<Port_declaration> p<153> c<151> l<14>
n<> u<153> t<Module_item> p<223> c<152> s<161> l<14>
n<> u<154> t<NetType_Wire> p<156> s<155> l<15>
n<> u<155> t<Data_type_or_implicit> p<156> l<15>
n<> u<156> t<Net_port_type> p<159> c<154> s<158> l<15>
n<rst> u<157> t<StringConst> p<158> l<15>
n<> u<158> t<List_of_port_identifiers> p<159> c<157> l<15>
n<> u<159> t<Input_declaration> p<160> c<156> l<15>
n<> u<160> t<Port_declaration> p<161> c<159> l<15>
n<> u<161> t<Module_item> p<223> c<160> s<169> l<15>
n<> u<162> t<NetType_Wire> p<164> s<163> l<16>
n<> u<163> t<Data_type_or_implicit> p<164> l<16>
n<> u<164> t<Net_port_type> p<167> c<162> s<166> l<16>
n<inp> u<165> t<StringConst> p<166> l<16>
n<> u<166> t<List_of_port_identifiers> p<167> c<165> l<16>
n<> u<167> t<Input_declaration> p<168> c<164> l<16>
n<> u<168> t<Port_declaration> p<169> c<167> l<16>
n<> u<169> t<Module_item> p<223> c<168> s<177> l<16>
n<> u<170> t<NetType_Wire> p<172> s<171> l<17>
n<> u<171> t<Data_type_or_implicit> p<172> l<17>
n<> u<172> t<Net_port_type> p<175> c<170> s<174> l<17>
n<out> u<173> t<StringConst> p<174> l<17>
n<> u<174> t<List_of_port_identifiers> p<175> c<173> l<17>
n<> u<175> t<Output_declaration> p<176> c<172> l<17>
n<> u<176> t<Port_declaration> p<177> c<175> l<17>
n<> u<177> t<Module_item> p<223> c<176> s<222> l<17>
n<bar> u<178> t<StringConst> p<219> s<218> l<19>
n<bar_instance> u<179> t<StringConst> p<180> l<19>
n<> u<180> t<Name_of_instance> p<218> c<179> s<217> l<19>
n<clock_connected> u<181> t<StringConst> p<182> l<19>
n<> u<182> t<Attr_name> p<187> c<181> s<186> l<19>
n<> u<183> t<Number_1Tickb1> p<184> l<19>
n<> u<184> t<Primary_literal> p<185> c<183> l<19>
n<> u<185> t<Constant_primary> p<186> c<184> l<19>
n<> u<186> t<Constant_expression> p<187> c<185> l<19>
n<> u<187> t<Attr_spec> p<188> c<182> l<19>
n<> u<188> t<Attribute_instance> p<193> c<187> s<192> l<19>
n<clk> u<189> t<StringConst> p<190> l<19>
n<> u<190> t<Primary_literal> p<191> c<189> l<19>
n<> u<191> t<Primary> p<192> c<190> l<19>
n<> u<192> t<Expression> p<193> c<191> l<19>
n<> u<193> t<Ordered_port_connection> p<217> c<188> s<198> l<19>
n<rst> u<194> t<StringConst> p<195> l<19>
n<> u<195> t<Primary_literal> p<196> c<194> l<19>
n<> u<196> t<Primary> p<197> c<195> l<19>
n<> u<197> t<Expression> p<198> c<196> l<19>
n<> u<198> t<Ordered_port_connection> p<217> c<197> s<211> l<19>
n<this_is_the_input> u<199> t<StringConst> p<200> l<19>
n<> u<200> t<Attr_name> p<205> c<199> s<204> l<19>
n<"foo"> u<201> t<StringLiteral> p<202> l<19>
n<> u<202> t<Primary_literal> p<203> c<201> l<19>
n<> u<203> t<Constant_primary> p<204> c<202> l<19>
n<> u<204> t<Constant_expression> p<205> c<203> l<19>
n<> u<205> t<Attr_spec> p<206> c<200> l<19>
n<> u<206> t<Attribute_instance> p<211> c<205> s<210> l<19>
n<inp> u<207> t<StringConst> p<208> l<19>
n<> u<208> t<Primary_literal> p<209> c<207> l<19>
n<> u<209> t<Primary> p<210> c<208> l<19>
n<> u<210> t<Expression> p<211> c<209> l<19>
n<> u<211> t<Ordered_port_connection> p<217> c<206> s<216> l<19>
n<out> u<212> t<StringConst> p<213> l<19>
n<> u<213> t<Primary_literal> p<214> c<212> l<19>
n<> u<214> t<Primary> p<215> c<213> l<19>
n<> u<215> t<Expression> p<216> c<214> l<19>
n<> u<216> t<Ordered_port_connection> p<217> c<215> l<19>
n<> u<217> t<List_of_port_connections> p<218> c<193> l<19>
n<> u<218> t<Hierarchical_instance> p<219> c<180> l<19>
n<> u<219> t<Module_instantiation> p<220> c<178> l<19>
n<> u<220> t<Module_or_generate_item> p<221> c<219> l<19>
n<> u<221> t<Non_port_module_item> p<222> c<220> l<19>
n<> u<222> t<Module_item> p<223> c<221> l<19>
n<> u<223> t<Module_declaration> p<224> c<145> l<13>
n<> u<224> t<Description> p<225> c<223> l<13>
n<> u<225> t<Source_text> p<226> c<117> l<1>
n<> u<226> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "bar".

[WRN:PA0205] dut.sv:13: No timescale set for "foo".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@bar".

[INF:CP0303] dut.sv:13: Compile module "work@foo".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@foo".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/Attributes/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@foo)
|vpiName:work@foo
|uhdmallPackages:
\_package: builtin, parent:work@foo
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@foo
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@foo
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@foo
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@bar, file:dut.sv, line:1, parent:work@foo
  |vpiDefName:work@bar
  |vpiFullName:work@bar
  |vpiProcess:
  \_always: , line:7
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:7
      |vpiCondition:
      \_operation: , line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:7
          |vpiName:clk
          |vpiFullName:work@bar.clk
      |vpiStmt:
      \_if_else: , line:8
        |vpiCondition:
        \_ref_obj: (rst), line:8
          |vpiName:rst
          |vpiFullName:work@bar.rst
        |vpiStmt:
        \_assignment: , line:8
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (out), line:8
            |vpiName:out
            |vpiFullName:work@bar.out
          |vpiRhs:
          \_constant: , line:8
            |vpiConstType:3
            |vpiDecompile:1'd0
            |BIN:1'd0
        |vpiElseStmt:
        \_assignment: , line:9
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (out), line:9
            |vpiName:out
            |vpiFullName:work@bar.out
          |vpiRhs:
          \_operation: , line:9
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (inp), line:9
              |vpiName:inp
              |vpiFullName:work@bar.inp
  |vpiPort:
  \_port: (clk), line:1
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:1
        |vpiName:clk
        |vpiFullName:work@bar.clk
        |vpiNetType:1
  |vpiPort:
  \_port: (rst), line:1
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (rst), line:1
        |vpiName:rst
        |vpiFullName:work@bar.rst
        |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:1
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (inp), line:1
        |vpiName:inp
        |vpiFullName:work@bar.inp
        |vpiNetType:1
  |vpiPort:
  \_port: (out), line:1
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (out), line:1
        |vpiName:out
        |vpiFullName:work@bar.out
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (clk), line:1
  |vpiNet:
  \_logic_net: (rst), line:1
  |vpiNet:
  \_logic_net: (inp), line:1
  |vpiNet:
  \_logic_net: (out), line:1
|uhdmallModules:
\_module: work@foo, file:dut.sv, line:13, parent:work@foo
  |vpiDefName:work@foo
  |vpiFullName:work@foo
  |vpiPort:
  \_port: (clk), line:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:13
        |vpiName:clk
        |vpiFullName:work@foo.clk
        |vpiNetType:1
  |vpiPort:
  \_port: (rst), line:13
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (rst), line:13
        |vpiName:rst
        |vpiFullName:work@foo.rst
        |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:13
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (inp), line:13
        |vpiName:inp
        |vpiFullName:work@foo.inp
        |vpiNetType:1
  |vpiPort:
  \_port: (out), line:13
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (out), line:13
        |vpiName:out
        |vpiFullName:work@foo.out
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (clk), line:13
  |vpiNet:
  \_logic_net: (rst), line:13
  |vpiNet:
  \_logic_net: (inp), line:13
  |vpiNet:
  \_logic_net: (out), line:13
|uhdmtopModules:
\_module: work@foo (work@foo), file:dut.sv, line:13
  |vpiDefName:work@foo
  |vpiName:work@foo
  |vpiPort:
  \_port: (clk), line:13, parent:work@foo
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:13, parent:work@foo
        |vpiName:clk
        |vpiFullName:work@foo.clk
        |vpiNetType:1
  |vpiPort:
  \_port: (rst), line:13, parent:work@foo
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (rst), line:13, parent:work@foo
        |vpiName:rst
        |vpiFullName:work@foo.rst
        |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:13, parent:work@foo
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (inp), line:13, parent:work@foo
        |vpiName:inp
        |vpiFullName:work@foo.inp
        |vpiNetType:1
  |vpiPort:
  \_port: (out), line:13, parent:work@foo
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (out), line:13, parent:work@foo
        |vpiName:out
        |vpiFullName:work@foo.out
        |vpiNetType:1
  |vpiModule:
  \_module: work@bar (bar_instance), file:dut.sv, line:19, parent:work@foo
    |vpiDefName:work@bar
    |vpiName:bar_instance
    |vpiFullName:work@foo.bar_instance
    |vpiProcess:
    \_always: , line:7
      |vpiAlwaysType:1
      |vpiStmt:
      \_event_control: , line:7
        |vpiCondition:
        \_operation: , line:7
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), line:7
            |vpiName:clk
            |vpiFullName:work@bar.clk
            |vpiActual:
            \_logic_net: (clk), line:1, parent:bar_instance
              |vpiName:clk
              |vpiFullName:work@foo.bar_instance.clk
              |vpiNetType:1
        |vpiStmt:
        \_if_else: , line:8
          |vpiCondition:
          \_ref_obj: (rst), line:8
            |vpiName:rst
            |vpiFullName:work@bar.rst
            |vpiActual:
            \_logic_net: (rst), line:1, parent:bar_instance
              |vpiName:rst
              |vpiFullName:work@foo.bar_instance.rst
              |vpiNetType:1
          |vpiStmt:
          \_assignment: , line:8
            |vpiOpType:82
            |vpiLhs:
            \_ref_obj: (out), line:8
              |vpiName:out
              |vpiFullName:work@bar.out
              |vpiActual:
              \_logic_net: (out), line:1, parent:bar_instance
                |vpiName:out
                |vpiFullName:work@foo.bar_instance.out
                |vpiNetType:48
            |vpiRhs:
            \_constant: , line:8
              |vpiConstType:3
              |vpiDecompile:1'd0
              |BIN:1'd0
          |vpiElseStmt:
          \_assignment: , line:9
            |vpiOpType:82
            |vpiLhs:
            \_ref_obj: (out), line:9
              |vpiName:out
              |vpiFullName:work@bar.out
              |vpiActual:
              \_logic_net: (out), line:1, parent:bar_instance
            |vpiRhs:
            \_operation: , line:9
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (inp), line:9
                |vpiName:inp
                |vpiFullName:work@bar.inp
                |vpiActual:
                \_logic_net: (inp), line:1, parent:bar_instance
                  |vpiName:inp
                  |vpiFullName:work@foo.bar_instance.inp
                  |vpiNetType:1
    |vpiPort:
    \_port: (clk), line:1, parent:bar_instance
      |vpiName:clk
      |vpiDirection:1
      |vpiAttribute:
      \_attribute: (clock_connected)
        |vpiName:clock_connected
        |BIN:1
      |vpiHighConn:
      \_ref_obj: (clk), line:19
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (clk), line:1, parent:bar_instance
    |vpiPort:
    \_port: (rst), line:1, parent:bar_instance
      |vpiName:rst
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rst), line:19
        |vpiName:rst
        |vpiActual:
        \_logic_net: (rst), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (rst), line:1, parent:bar_instance
    |vpiPort:
    \_port: (inp), line:1, parent:bar_instance
      |vpiName:inp
      |vpiDirection:1
      |vpiAttribute:
      \_attribute: (this_is_the_input)
        |vpiName:this_is_the_input
        |STRING:"foo"
      |vpiHighConn:
      \_ref_obj: (inp), line:19
        |vpiName:inp
        |vpiActual:
        \_logic_net: (inp), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (inp), line:1, parent:bar_instance
    |vpiPort:
    \_port: (out), line:1, parent:bar_instance
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (out), line:19
        |vpiName:out
        |vpiActual:
        \_logic_net: (out), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (out), line:1, parent:bar_instance
    |vpiNet:
    \_logic_net: (clk), line:1, parent:bar_instance
    |vpiNet:
    \_logic_net: (rst), line:1, parent:bar_instance
    |vpiNet:
    \_logic_net: (inp), line:1, parent:bar_instance
    |vpiNet:
    \_logic_net: (out), line:1, parent:bar_instance
    |vpiInstance:
    \_module: work@foo (work@foo), file:dut.sv, line:13
  |vpiNet:
  \_logic_net: (clk), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (rst), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (inp), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (out), line:13, parent:work@foo
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

