+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                         design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/mem_reg/ADDRBWRADDR[11]|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/usedw_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/usedw_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/usedw_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/usedw_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/usedw_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/usedw_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/truncate_tree_U0/ap_CS_fsm_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/usedw_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/usedw_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 design_1_i/huffman_encoding_0/inst/truncated_length_his_1_U/empty_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/empty_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/show_ahead_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/show_ahead_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/huffman_encoding_0/inst/canonize_tree_U0/t_V_5_reg_151_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/full_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/truncated_length_his_1_U/full_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/full_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/canonize_tree_U0/ap_CS_fsm_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/huffman_encoding_0/inst/canonize_tree_U0/t_V_5_reg_151_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/truncate_tree_U0/ap_CS_fsm_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/truncate_tree_U0/ap_CS_fsm_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/empty_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/huffman_encoding_0/inst/canonize_tree_U0/t_V_5_reg_151_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/extLd_loc_c_U/internal_full_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                     design_1_i/huffman_encoding_0/inst/huffman_encoding_AXILiteS_s_axi_U/int_isr_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |      design_1_i/huffman_encoding_0/inst/create_tree_U0/ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/huffman_encoding_0/inst/extLd_loc_c_U/internal_empty_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/huffman_encoding_0/inst/sorted_copy2_value_V_U/empty_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/sorted_copy2_value_V_U/count_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/huffman_encoding_0/inst/extLd_loc_c21_U/internal_full_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      design_1_i/huffman_encoding_0/inst/create_tree_U0/ap_CS_fsm_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/sorted_copy2_value_V_U/full_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                     design_1_i/huffman_encoding_0/inst/huffman_encoding_AXILiteS_s_axi_U/int_isr_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |      design_1_i/huffman_encoding_0/inst/create_tree_U0/ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/huffman_encoding_0/inst/sorted_copy1_0_chann_U/dout_valid_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |      design_1_i/huffman_encoding_0/inst/create_tree_U0/ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |      design_1_i/huffman_encoding_0/inst/create_tree_U0/ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                   design_1_i/huffman_encoding_0/inst/huffman_encoding_AXILiteS_s_axi_U/int_ap_start_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |             design_1_i/huffman_encoding_0/inst/create_tree_U0/ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/huffman_encoding_0/inst/create_codeword_U0/first_codeword_V_U/create_codeword_fmb6_ram_U/ram_reg_0_15_0_0__42/SP/ADR2|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_freq/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                        design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_15_V_3_reg_4928_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_freq/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                        design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_15_V_3_reg_4928_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/huffman_encoding_0/inst/val_assign7_loc_c_U/mOutPtr_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/huffman_encoding_0/inst/val_assign7_loc_c_U/mOutPtr_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                design_1_i/huffman_encoding_0/inst/sorted_copy1_1_chann_U/dout_valid_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_5_V_4_reg_5478_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_freq/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[18]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/huffman_encoding_0/inst/create_codeword_U0/first_codeword_V_U/create_codeword_fmb6_ram_U/ram_reg_0_15_0_0__40/SP/ADR2|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                        design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_15_V_3_reg_4928_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                        design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_11_V_4_reg_5148_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/huffman_encoding_0/inst/length_histogram_V_U/empty_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                        design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_15_V_3_reg_4928_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/huffman_encoding_0/inst/truncated_length_his_U/full_n_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                        design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_10_V_4_reg_5203_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_4_V_4_reg_5533_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_9_V_4_reg_5258_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_9_V_4_reg_5258_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         design_1_i/huffman_encoding_0/inst/sort_U0/digit_location_9_V_4_reg_5258_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_dma_encoding/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[24]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
