INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/processor/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_0
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs1_ID' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stall_ID' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:80]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'IDEX_preg_rs2' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:110]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stall_EX' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:149]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'misaligned_access' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:151]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branch_target_addr' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:157]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'take_branch' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:159]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd_WB' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:209]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rf_wen_WB' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:214]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mux_o_WB' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:218]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'csr_id_flush' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:222]
INFO: [VRFC 10-2458] undeclared symbol data_o, assumed default net type wire [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:656]
INFO: [VRFC 10-2458] undeclared symbol data_addr_o, assumed default net type wire [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:657]
INFO: [VRFC 10-2458] undeclared symbol data_wmask_o, assumed default net type wire [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:658]
INFO: [VRFC 10-2458] undeclared symbol data_req_o, assumed default net type wire [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:662]
INFO: [VRFC 10-2458] undeclared symbol data_wen_o, assumed default net type wire [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:663]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_1
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stall_IF' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs1_ID' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stall_ID' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'IDEX_preg_rs2' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:102]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stall_EX' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:141]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'misaligned_access' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:143]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'take_branch' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:151]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd_WB' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:194]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rf_wen_WB' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:199]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mux_o_WB' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:203]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'csr_id_flush' is not allowed [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v:207]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2458] undeclared symbol stall_EX_0, assumed default net type wire [C:/Users/kabdu/RISC-V-main/core/core_wb.v:125]
INFO: [VRFC 10-2458] undeclared symbol stall_ID_0, assumed default net type wire [C:/Users/kabdu/RISC-V-main/core/core_wb.v:129]
INFO: [VRFC 10-2458] undeclared symbol issue_stall_0, assumed default net type wire [C:/Users/kabdu/RISC-V-main/core/core_wb.v:136]
INFO: [VRFC 10-2458] undeclared symbol take_branch_1, assumed default net type wire [C:/Users/kabdu/RISC-V-main/core/core_wb.v:185]
INFO: [VRFC 10-2458] undeclared symbol stall_EX_1, assumed default net type wire [C:/Users/kabdu/RISC-V-main/core/core_wb.v:187]
INFO: [VRFC 10-2458] undeclared symbol stall_ID_1, assumed default net type wire [C:/Users/kabdu/RISC-V-main/core/core_wb.v:191]
INFO: [VRFC 10-2458] undeclared symbol issue_stall_1, assumed default net type wire [C:/Users/kabdu/RISC-V-main/core/core_wb.v:198]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/dat_mem_rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem_rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/dual_hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/inst_mem_rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/issue_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module issue_unit
INFO: [VRFC 10-2458] undeclared symbol stall_check, assumed default net type wire [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/issue_unit.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/core/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/pc_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kabdu/RISC-V-main/processor/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
