<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="63" />
   <irq preferredWidth="34" />
   <name preferredWidth="364" />
   <inputclock preferredWidth="159" />
   <export preferredWidth="632" />
   <description preferredWidth="242" />
   <baseaddress preferredWidth="56" />
   <endaddress preferredWidth="30" />
   <security visible="0" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1150" x="3" y="70" />
 <generation
   path="_PROJECT_NAME_/"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG"
   greybox="1"
   simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
