onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -color White /testbench/uut/cont_control_stalls/reset
add wave -noupdate -color {Sky Blue} /testbench/uut/cont_control_stalls/clk
add wave -noupdate -radix hexadecimal /testbench/uut/PC_out
add wave -noupdate -radix hexadecimal /testbench/uut/IR_ID
add wave -noupdate -color Magenta /testbench/uut/parar_EX
add wave -noupdate -color {Orange Red} /testbench/uut/Unidad_detencion_riesgos/Parar_ID
add wave -noupdate -group MC -label state_MC /testbench/uut/MD_MC/MC/Unidad_Control/state
add wave -noupdate -group MC -color Gold /testbench/uut/MD_MC/MC/Unidad_Control/hit
add wave -noupdate -group MC /testbench/uut/MD_MC/MC/Unidad_Control/bus_TRDY
add wave -noupdate -group MC -label last_word_MC /testbench/uut/MD_MC/MC/Unidad_Control/last_word
add wave -noupdate -group MC -label Bus_grant_MC /testbench/uut/MD_MC/MC/Unidad_Control/Bus_grant
add wave -noupdate -group MC -label ready_MC /testbench/uut/MD_MC/MC/Unidad_Control/ready
add wave -noupdate -group MC /testbench/uut/MD_MC/MC/ready
add wave -noupdate -group MC -radix hexadecimal /testbench/uut/MD_MC/MC/Dout
add wave -noupdate -group MC -label MC_Datos_via_0 -childformat {{/testbench/uut/MD_MC/MC/Via_0/MC_data(0) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(1) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(2) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(3) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(4) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(5) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(6) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(7) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(8) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(9) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(10) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(11) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(12) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(13) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(14) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_0/MC_data(15) -radix hexadecimal}} -expand -subitemconfig {/testbench/uut/MD_MC/MC/Via_0/MC_data(0) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(1) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(2) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(3) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(4) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(5) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(6) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(7) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(8) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(9) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(10) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(11) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(12) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(13) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(14) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_0/MC_data(15) {-height 15 -radix hexadecimal}} /testbench/uut/MD_MC/MC/Via_0/MC_data
add wave -noupdate -group MC -label MC_Datos_via_1 -childformat {{/testbench/uut/MD_MC/MC/Via_1/MC_data(0) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(1) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(2) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(3) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(4) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(5) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(6) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(7) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(8) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(9) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(10) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(11) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(12) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(13) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(14) -radix hexadecimal} {/testbench/uut/MD_MC/MC/Via_1/MC_data(15) -radix hexadecimal}} -subitemconfig {/testbench/uut/MD_MC/MC/Via_1/MC_data(0) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(1) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(2) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(3) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(4) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(5) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(6) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(7) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(8) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(9) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(10) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(11) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(12) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(13) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(14) {-height 15 -radix hexadecimal} /testbench/uut/MD_MC/MC/Via_1/MC_data(15) {-height 15 -radix hexadecimal}} /testbench/uut/MD_MC/MC/Via_1/MC_data
add wave -noupdate /testbench/uut/Banco_EX_MEM/valid_I_EX
add wave -noupdate /testbench/uut/Banco_EX_MEM/valid_I_MEM
add wave -noupdate /testbench/uut/load_Mem
add wave -noupdate -color Tan /testbench/uut/Unidad_detencion_riesgos/Kill_IF
add wave -noupdate -color Magenta /testbench/uut/Unidad_detencion_riesgos/salto_tomado
add wave -noupdate -color Yellow /testbench/uut/Unidad_detencion_riesgos/valid_I_ID
add wave -noupdate -color Cyan /testbench/uut/Unidad_detencion_riesgos/valid_I_EX
add wave -noupdate /testbench/uut/Banco_MEM_WB/valid_I_WB_in
add wave -noupdate -color Maroon /testbench/uut/Unidad_detencion_riesgos/valid_I_MEM
add wave -noupdate /testbench/uut/RegDst_EX
add wave -noupdate -radix decimal /testbench/uut/Reg_Rd_EX
add wave -noupdate -radix decimal /testbench/uut/Reg_Rt_EX
add wave -noupdate -radix decimal /testbench/uut/Reg_Rs_EX
add wave -noupdate -radix decimal /testbench/uut/Unidad_detencion_riesgos/RW_EX
add wave -noupdate -color Yellow /testbench/uut/Banco_ID_EX/RegWrite_EX
add wave -noupdate /testbench/uut/UC_seg/RegWrite
add wave -noupdate /testbench/uut/UC_seg/RegDst
add wave -noupdate /testbench/uut/Banco_MEM_WB/valid_I_WB
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/Reg_Rs_ID
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/Reg_Rt_ID
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/MemRead_EX
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/RegWrite_EX
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/RegWrite_Mem
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/RW_Mem
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/IR_op_code
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/Mem_ready
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/parar_EX
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/dep_rs_EX
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/dep_rs_Mem
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/dep_rt_EX
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/dep_rt_Mem
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/ld_uso_rs
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/ld_uso_rt
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/WRO_rs
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/BEQ_rs
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/BEQ_rt
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/riesgo_datos_ID
add wave -noupdate -group UD /testbench/uut/Unidad_detencion_riesgos/parar_EX_internal
add wave -noupdate -group Mux_A /testbench/uut/Mux_A/DIn0
add wave -noupdate -group Mux_A /testbench/uut/Mux_A/DIn1
add wave -noupdate -group Mux_A /testbench/uut/Mux_A/DIn2
add wave -noupdate -group Mux_A /testbench/uut/Mux_A/DIn3
add wave -noupdate -group Mux_A /testbench/uut/Mux_A/ctrl
add wave -noupdate -group Mux_A /testbench/uut/Mux_A/Dout
add wave -noupdate -group Mux_B /testbench/uut/Mux_B/DIn0
add wave -noupdate -group Mux_B /testbench/uut/Mux_B/DIn1
add wave -noupdate -group Mux_B /testbench/uut/Mux_B/DIn2
add wave -noupdate -group Mux_B /testbench/uut/Mux_B/DIn3
add wave -noupdate -group Mux_B /testbench/uut/Mux_B/ctrl
add wave -noupdate -group Mux_B /testbench/uut/Mux_B/Dout
add wave -noupdate -radix decimal /testbench/uut/INT_Register_bank/RA
add wave -noupdate -radix decimal /testbench/uut/INT_Register_bank/RB
add wave -noupdate -radix decimal /testbench/uut/INT_Register_bank/RW
add wave -noupdate -radix decimal /testbench/uut/INT_Register_bank/BusW
add wave -noupdate -radix decimal /testbench/uut/Banco_MEM_WB/MDR
add wave -noupdate /testbench/uut/INT_Register_bank/BusA
add wave -noupdate /testbench/uut/INT_Register_bank/BusB
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/valid_I_MEM
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/valid_I_WB
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/Reg_Rs_EX
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/Reg_Rt_EX
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/RegWrite_MEM
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/RW_MEM
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/RegWrite_WB
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/RW_WB
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/MUX_ctrl_A
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/MUX_ctrl_B
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/Corto_A_Mem
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/Corto_B_Mem
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/Corto_A_WB
add wave -noupdate -group UA /testbench/uut/Unidad_Ant_INT/Corto_B_WB
add wave -noupdate -radix decimal /testbench/uut/Banco_ID_EX/Reg_Rs_ID
add wave -noupdate -radix decimal /testbench/uut/Banco_ID_EX/Reg_Rt_ID
add wave -noupdate -radix decimal /testbench/uut/Banco_ID_EX/Reg_Rd_ID
add wave -noupdate -radix hexadecimal /testbench/uut/Banco_EX_MEM/ALU_out_EX
add wave -noupdate -color Aquamarine /testbench/uut/IRQ
add wave -noupdate -radix decimal /testbench/uut/ALU_MIPs/DA
add wave -noupdate -radix decimal /testbench/uut/ALU_MIPs/DB
add wave -noupdate /testbench/uut/valid_I_EX
add wave -noupdate -color Red /testbench/uut/Data_Abort
add wave -noupdate -color {Steel Blue} /testbench/uut/Exception_accepted
add wave -noupdate /testbench/uut/Undef
add wave -noupdate /testbench/uut/MIPS_status
add wave -noupdate -childformat {{/testbench/uut/INT_Register_bank/reg_file(0) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(1) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(2) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(3) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(4) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(5) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(6) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(7) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(8) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(9) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(10) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(11) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(12) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(13) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(14) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(15) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(16) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(17) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(18) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(19) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(20) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(21) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(22) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(23) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(24) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(25) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(26) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(27) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(28) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(29) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(30) -radix decimal} {/testbench/uut/INT_Register_bank/reg_file(31) -radix decimal}} -subitemconfig {/testbench/uut/INT_Register_bank/reg_file(0) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(1) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(2) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(3) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(4) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(5) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(6) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(7) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(8) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(9) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(10) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(11) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(12) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(13) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(14) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(15) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(16) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(17) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(18) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(19) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(20) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(21) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(22) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(23) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(24) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(25) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(26) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(27) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(28) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(29) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(30) {-height 15 -radix decimal} /testbench/uut/INT_Register_bank/reg_file(31) {-height 15 -radix decimal}} /testbench/uut/INT_Register_bank/reg_file
add wave -noupdate -group Contadores /testbench/uut/cont_control_stalls/count
add wave -noupdate -group Contadores /testbench/uut/cont_cycles/count
add wave -noupdate -group Contadores /testbench/uut/cont_data_stalls/count
add wave -noupdate -group Contadores /testbench/uut/cont_Exceptions/count
add wave -noupdate -group Contadores /testbench/uut/cont_Exceptions_cycles/count
add wave -noupdate -group Contadores /testbench/uut/cont_I/count
add wave -noupdate -childformat {{/testbench/uut/MD_MC/controlador_MD/MD/RAM(0) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(1) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(2) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(3) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(4) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(5) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(6) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(7) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(8) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(9) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(10) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(11) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(12) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(13) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(14) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(15) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(16) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(17) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(18) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(19) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(20) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(21) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(22) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(23) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(24) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(25) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(26) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(27) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(28) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(29) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(30) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(31) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(32) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(33) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(34) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(35) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(36) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(37) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(38) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(39) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(40) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(41) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(42) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(43) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(44) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(45) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(46) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(47) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(48) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(49) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(50) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(51) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(52) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(53) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(54) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(55) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(56) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(57) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(58) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(59) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(60) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(61) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(62) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(63) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(64) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(65) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(66) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(67) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(68) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(69) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(70) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(71) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(72) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(73) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(74) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(75) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(76) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(77) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(78) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(79) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(80) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(81) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(82) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(83) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(84) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(85) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(86) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(87) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(88) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(89) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(90) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(91) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(92) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(93) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(94) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(95) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(96) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(97) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(98) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(99) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(100) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(101) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(102) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(103) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(104) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(105) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(106) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(107) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(108) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(109) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(110) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(111) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(112) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(113) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(114) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(115) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(116) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(117) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(118) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(119) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(120) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(121) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(122) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(123) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(124) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(125) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(126) -radix hexadecimal} {/testbench/uut/MD_MC/controlador_MD/MD/RAM(127) -radix hexadecimal}} -subitemconfig {/testbench/uut/MD_MC/controlador_MD/MD/RAM(0) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(1) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(2) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(3) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(4) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(5) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(6) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(7) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(8) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(9) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(10) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(11) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(12) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(13) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(14) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(15) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(16) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(17) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(18) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(19) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(20) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(21) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(22) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(23) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(24) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(25) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(26) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(27) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(28) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(29) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(30) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(31) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(32) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(33) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(34) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(35) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(36) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(37) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(38) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(39) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(40) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(41) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(42) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(43) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(44) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(45) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(46) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(47) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(48) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(49) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(50) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(51) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(52) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(53) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(54) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(55) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(56) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(57) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(58) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(59) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(60) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(61) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(62) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(63) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(64) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(65) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(66) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(67) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(68) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(69) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(70) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(71) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(72) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(73) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(74) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(75) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(76) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(77) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(78) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(79) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(80) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(81) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(82) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(83) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(84) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(85) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(86) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(87) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(88) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(89) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(90) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(91) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(92) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(93) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(94) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(95) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(96) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(97) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(98) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(99) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(100) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(101) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(102) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(103) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(104) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(105) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(106) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(107) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(108) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(109) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(110) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(111) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(112) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(113) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(114) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(115) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(116) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(117) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(118) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(119) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(120) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(121) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(122) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(123) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(124) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(125) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(126) {-radix hexadecimal} /testbench/uut/MD_MC/controlador_MD/MD/RAM(127) {-radix hexadecimal}} /testbench/uut/MD_MC/controlador_MD/MD/RAM
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1245000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 346
configure wave -valuecolwidth 53
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {1199626 ps} {1282409 ps}
