module tb;
  reg in,clk,rst;
  wire out;
mealyfsm t1(.in(in),.clk(clk),.rst(rst),.out(out));
  initial begin
    in=0;
    clk=0;
    rst=0;
    #10;
    rst=1;  
    #10;
    in=1;
    #10;
    in=0;
    #10;
    in=1;
    #10;
end
always #5 clk=~clk;
endmodule
