#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 18 23:09:54 2021
# Process ID: 70212
# Current directory: E:/arch_labs_2021/lab5/Exp5/Exp5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent70208 E:\arch_labs_2021\lab5\Exp5\Exp5\Exp5.xpr
# Log file: E:/arch_labs_2021/lab5/Exp5/Exp5/vivado.log
# Journal file: E:/arch_labs_2021/lab5/Exp5/Exp5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'multiplier' is locked:
* IP definition 'Multiplier (12.0)' for IP 'multiplier' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'divider' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'divider' (customized with software release 2018.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.336 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
reset_run multiplier_synth_1
reset_run divider_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-577] IP run multiplier_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run divider_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.srcs/sources_1/ip/multiplier/multiplier.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.srcs/sources_1/ip/divider/divider.xci

WARNING: [Project 1-576] IP 'E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.srcs/sources_1/ip/multiplier/multiplier.xci' in run multiplier_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.srcs/sources_1/ip/divider/divider.xci' in run divider_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Dec 18 23:10:38 2021] Launched multiplier_synth_1, divider_synth_1, synth_1...
Run output will be captured here:
multiplier_synth_1: E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.runs/multiplier_synth_1/runme.log
divider_synth_1: E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.runs/divider_synth_1/runme.log
synth_1: E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.runs/synth_1/runme.log
[Sat Dec 18 23:10:39 2021] Launched impl_1...
Run output will be captured here: E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/FU_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/FU_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/FU_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/FU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/FU_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/common/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/REG_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab5/Exp5/Exp5/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
ERROR: [VRFC 10-2989] 'rstn' is not declared [E:/arch_labs_2021/lab5/Exp5/Exp5/code/sim/core_sim.v:19]
ERROR: [VRFC 10-2989] 'rstn' is not declared [E:/arch_labs_2021/lab5/Exp5/Exp5/code/sim/core_sim.v:22]
ERROR: [VRFC 10-2865] module 'core_sim' ignored due to previous errors [E:/arch_labs_2021/lab5/Exp5/Exp5/code/sim/core_sim.v:3]
"xvhdl --incr --relax -prj core_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/arch_labs_2021/lab5/Exp5/Exp5/Exp5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.336 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 23:13:30 2021...
