Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\TimerSYS.qsys --block-symbol-file --output-directory=C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\TimerSYS --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/TimerSYS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 20.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\TimerSYS.qsys --synthesis=VERILOG --output-directory=C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\TimerSYS\synthesis --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/TimerSYS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 20.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TimerSYS: Generating TimerSYS "TimerSYS" for QUARTUS_SYNTH
Info: mm_clock_crossing_bridge_0: "TimerSYS" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: timer_0: Starting RTL generation for module 'TimerSYS_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TimerSYS_timer_0 --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_7954693513672661452.dir/0003_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_7954693513672661452.dir/0003_timer_0_gen//TimerSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'TimerSYS_timer_0'
Info: timer_0: "TimerSYS" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TimerSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "TimerSYS" instantiated altera_reset_controller "rst_controller"
Info: mm_clock_crossing_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_clock_crossing_bridge_0_m0_translator"
Info: timer_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "timer_0_s1_translator"
Info: mm_clock_crossing_bridge_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_clock_crossing_bridge_0_m0_agent"
Info: timer_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "timer_0_s1_agent"
Info: timer_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "timer_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: mm_clock_crossing_bridge_0_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "mm_clock_crossing_bridge_0_m0_limiter"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_7/Observer_Function/EB_Mk7_ObserverFunction/ip/TimerSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_7/Observer_Function/EB_Mk7_ObserverFunction/ip/TimerSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: TimerSYS: Done "TimerSYS" with 19 modules, 29 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
