================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon May 20 14:21:11 PKT 2024
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         kalman_hls
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              4489
FF:               6293
DSP:              56
BRAM:             1
URAM:             0
SRL:              197


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 8.101       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+--------+---------+--------------+---------------------------------------------------------------------------------+
| Name                                                                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl   | Latency | Variable     | Source                                                                          |
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+--------+---------+--------------+---------------------------------------------------------------------------------+
| inst                                                                          | 4489 | 6293 | 56  | 1    |      |     |        |        |         |              |                                                                                 |
|   (inst)                                                                      | 60   | 781  |     |      |      |     |        |        |         |              |                                                                                 |
|   CONTROL_BUS_s_axi_U                                                         | 276  | 249  |     |      |      |     |        |        |         |              |                                                                                 |
|     (CONTROL_BUS_s_axi_U)                                                     | 165  | 185  |     |      |      |     |        |        |         |              |                                                                                 |
|   H_U                                                                         | 4    | 4    |     |      |      |     |        |        |         |              |                                                                                 |
|     bind_storage rom_np                                                       |      |      |     |      |      |     |        | auto   | 1       | H            |                                                                                 |
|   K_V_U                                                                       | 65   | 64   |     |      |      |     |        |        |         |              |                                                                                 |
|     bind_storage ram_s2p                                                      |      |      |     |      |      |     |        | auto   | 1       | K_V          | kalman_hls/kalman.cpp:70                                                        |
|   P_init_V_U                                                                  | 64   | 64   |     |      |      |     |        |        |         |              |                                                                                 |
|     bind_storage ram_s2p                                                      |      |      |     |      |      |     |        | auto   | 1       | P_init_V     |                                                                                 |
|   P_prior_V_U                                                                 | 168  | 128  |     |      |      |     |        |        |         |              |                                                                                 |
|     bind_storage rom_np                                                       |      |      |     |      |      |     |        | auto   | 1       | P_prior_V    | kalman_hls/kalman.cpp:19                                                        |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_151_1_fu_293                      | 257  | 549  |     |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_151_1_fu_293)                  | 234  | 547  |     |      |      |     |        |        |         |              |                                                                                 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192                       | 175  | 409  | 8   |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192)                   | 103  | 369  |     |      |      |     |        |        |         |              |                                                                                 |
|     mul_32s_32ns_48_2_1_U6                                                    | 31   | 19   | 4   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln1273_2 | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     mul_32s_32ns_48_2_1_U8                                                    | 31   | 19   | 4   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln1273_3 | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_204       | 276  | 306  | 16  |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_204)   | 121  | 229  |     |      |      |     |        |        |         |              |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 25   | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|     mul_32s_32ns_48_2_1_U21                                                   | 34   | 18   | 4   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln1273   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     mul_32s_32ns_48_2_1_U22                                                   | 32   | 19   | 4   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln1273_3 | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     mul_32s_32ns_48_2_1_U25                                                   | 32   | 19   | 4   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln1273_4 | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     mul_32s_32ns_48_2_1_U26                                                   | 32   | 19   | 4   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln1273_5 | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_212       | 60   | 18   |     |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_212)   | 40   | 15   |     |      |      |     |        |        |         |              |                                                                                 |
|     Q_U                                                                       |      | 1    |     |      |      |     |        |        |         |              |                                                                                 |
|       bind_storage rom_1p                                                     |      |      |     |      |      |     |        | auto   | 1       | Q            |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 20   | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219                       | 188  | 384  |     |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219)                   | 180  | 382  |     |      |      |     |        |        |         |              |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 8    | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233     | 424  | 425  |     |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233) | 410  | 423  |     |      |      |     |        |        |         |              |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 14   | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244     | 154  | 204  | 12  |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244) | 45   | 104  | 1   |      |      |     |        |        |         |              |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 15   | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|     mul_48s_32s_64_5_1_U53                                                    | 62   | 49   | 6   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 4       | mul_ln1273   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     mul_48s_32s_64_5_1_U54                                                    | 32   | 49   | 5   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 4       | mul_ln1273_2 | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254                      | 473  | 504  |     |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254)                  | 333  | 502  |     |      |      |     |        |        |         |              |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 140  | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277     | 61   | 62   | 4   |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277) | 43   | 59   | 1   |      |      |     |        |        |         |              |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 18   | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|     mul_17ns_32s_48_2_1_U80                                                   |      | 1    | 2   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln818    | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818  |
|     mul_17ns_32s_48_2_1_U81                                                   |      |      | 1   |      |      |     |        |        |         |              |                                                                                 |
|       bind_op mul                                                             |      |      |     |      |      |     |        | auto   | 1       | mul_ln1347   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|   grp_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_fu_285     | 20   | 17   |     |      |      |     |        |        |         |              |                                                                                 |
|     (grp_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_fu_285) |      | 15   |     |      |      |     |        |        |         |              |                                                                                 |
|     flow_control_loop_pipe_sequential_init_U                                  | 20   | 2    |     |      |      |     |        |        |         |              |                                                                                 |
|   hostmem_m_axi_U                                                             | 678  | 968  |     | 1    |      |     |        |        |         |              |                                                                                 |
|   mul_32s_17ns_48_2_1_U104                                                    |      | 17   | 2   |      |      |     |        |        |         |              |                                                                                 |
|     bind_op sub                                                               |      |      |     |      |      |     |        | fabric | 0       | r_V_3        | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1408 |
|   mul_32s_17ns_48_2_1_U105                                                    |      | 17   | 2   |      |      |     |        |        |         |              |                                                                                 |
|   mul_32s_17ns_48_2_1_U106                                                    |      | 17   | 2   |      |      |     |        |        |         |              |                                                                                 |
|     bind_op mul                                                               |      |      |     |      |      |     |        | auto   | 1       | r_V          | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   mul_32s_17ns_48_2_1_U107                                                    |      | 17   | 2   |      |      |     |        |        |         |              |                                                                                 |
|   mul_32s_32s_48_2_1_U98                                                      | 31   | 34   | 4   |      |      |     |        |        |         |              |                                                                                 |
|   mul_32s_32s_48_2_1_U99                                                      | 31   | 34   | 4   |      |      |     |        |        |         |              |                                                                                 |
|     bind_op mul                                                               |      |      |     |      |      |     |        | auto   | 1       | r_V_1        | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   sdiv_48ns_32s_32_52_seq_1_U100                                              | 183  | 223  |     |      |      |     |        |        |         |              |                                                                                 |
|     (sdiv_48ns_32s_32_52_seq_1_U100)                                          | 32   | 64   |     |      |      |     |        |        |         |              |                                                                                 |
|   sdiv_48ns_32s_32_52_seq_1_U103                                              | 183  | 223  |     |      |      |     |        |        |         |              |                                                                                 |
|     (sdiv_48ns_32s_32_52_seq_1_U103)                                          | 32   | 64   |     |      |      |     |        |        |         |              |                                                                                 |
|   sdiv_49ns_32s_32_53_seq_1_U101                                              | 185  | 228  |     |      |      |     |        |        |         |              |                                                                                 |
|     (sdiv_49ns_32s_32_53_seq_1_U101)                                          | 33   | 65   |     |      |      |     |        |        |         |              |                                                                                 |
|   sdiv_49ns_32s_32_53_seq_1_U102                                              | 446  | 315  |     |      |      |     |        |        |         |              |                                                                                 |
|     (sdiv_49ns_32s_32_53_seq_1_U102)                                          | 128  | 98   |     |      |      |     |        |        |         |              |                                                                                 |
|   temp_V_U                                                                    | 32   | 32   |     |      |      |     |        |        |         |              |                                                                                 |
|     bind_storage ram_1p                                                       |      |      |     |      |      |     |        | auto   | 1       | temp_V       | kalman_hls/kalman.cpp:88                                                        |
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+--------+---------+--------------+---------------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 8.44%  | OK     |
| FD                                                        | 50%       | 5.91%  | OK     |
| LUTRAM+SRL                                                | 25%       | 3.06%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 25.45% | OK     |
| RAMB/FIFO                                                 | 80%       | 0.36%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 12.90% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 116    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------+------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN     | ENDPOINT PIN                             | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                    |                                          |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------+------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.899 | ap_CS_fsm_reg[1]/C | mul_32s_32s_48_2_1_U98/dout_reg/PCIN[0]  |            2 |        133 |          6.617 |          4.849 |        1.768 |
| Path2 | 1.899 | ap_CS_fsm_reg[1]/C | mul_32s_32s_48_2_1_U98/dout_reg/PCIN[10] |            2 |        133 |          6.617 |          4.849 |        1.768 |
| Path3 | 1.899 | ap_CS_fsm_reg[1]/C | mul_32s_32s_48_2_1_U98/dout_reg/PCIN[11] |            2 |        133 |          6.617 |          4.849 |        1.768 |
| Path4 | 1.899 | ap_CS_fsm_reg[1]/C | mul_32s_32s_48_2_1_U98/dout_reg/PCIN[12] |            2 |        133 |          6.617 |          4.849 |        1.768 |
| Path5 | 1.899 | ap_CS_fsm_reg[1]/C | mul_32s_32s_48_2_1_U98/dout_reg/PCIN[13] |            2 |        133 |          6.617 |          4.849 |        1.768 |
+-------+-------+--------------------+------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[1]                                                                            | FLOP_LATCH.flop.FDRE |
    | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/tmp_product_i_16__7 | LUT.others.LUT5      |
    | mul_32s_32s_48_2_1_U98/tmp_product                                                          | MULT.dsp.DSP48E1     |
    | mul_32s_32s_48_2_1_U98/dout_reg                                                             | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[1]                                                                            | FLOP_LATCH.flop.FDRE |
    | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/tmp_product_i_16__7 | LUT.others.LUT5      |
    | mul_32s_32s_48_2_1_U98/tmp_product                                                          | MULT.dsp.DSP48E1     |
    | mul_32s_32s_48_2_1_U98/dout_reg                                                             | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[1]                                                                            | FLOP_LATCH.flop.FDRE |
    | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/tmp_product_i_16__7 | LUT.others.LUT5      |
    | mul_32s_32s_48_2_1_U98/tmp_product                                                          | MULT.dsp.DSP48E1     |
    | mul_32s_32s_48_2_1_U98/dout_reg                                                             | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[1]                                                                            | FLOP_LATCH.flop.FDRE |
    | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/tmp_product_i_16__7 | LUT.others.LUT5      |
    | mul_32s_32s_48_2_1_U98/tmp_product                                                          | MULT.dsp.DSP48E1     |
    | mul_32s_32s_48_2_1_U98/dout_reg                                                             | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[1]                                                                            | FLOP_LATCH.flop.FDRE |
    | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/tmp_product_i_16__7 | LUT.others.LUT5      |
    | mul_32s_32s_48_2_1_U98/tmp_product                                                          | MULT.dsp.DSP48E1     |
    | mul_32s_32s_48_2_1_U98/dout_reg                                                             | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------------+
| Report Type              | Report Location                                                          |
+--------------------------+--------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/kalman_filter_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/kalman_filter_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/kalman_filter_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/kalman_filter_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/kalman_filter_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/kalman_filter_top_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------------+


