
*** Running vivado
    with args -log design_1_fit_timer_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fit_timer_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_fit_timer_1_0.tcl -notrace
Command: synth_design -top design_1_fit_timer_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 411.016 ; gain = 99.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fit_timer_1_0' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_1_0/synth/design_1_fit_timer_1_0.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NO_CLOCKS bound to: 300000000 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FIT_timer' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:399' bound to instance 'U0' of component 'fit_timer' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_1_0/synth/design_1_fit_timer_1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FIT_timer' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NO_CLOCKS bound to: 300000000 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (1#1) [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (1#1) [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 15 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 15 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (1#1) [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized2' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized2' (1#1) [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-256] done synthesizing module 'FIT_timer' (2#1) [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'design_1_fit_timer_1_0' (3#1) [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_1_0/synth/design_1_fit_timer_1_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 466.578 ; gain = 155.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 466.578 ; gain = 155.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 466.578 ; gain = 155.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_1_0/design_1_fit_timer_1_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.633 ; gain = 10.637
Finished Parsing XDC File [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_1_0/design_1_fit_timer_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/TEMP/3610/1842906_1853853/project_1/project_1.runs/design_1_fit_timer_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TEMP/3610/1842906_1853853/project_1/project_1.runs/design_1_fit_timer_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 824.012 ; gain = 1.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/TEMP/3610/1842906_1853853/project_1/project_1.runs/design_1_fit_timer_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:54 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divide_part 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Divide_part__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Divide_part__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[2].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[3].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[4].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[5].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[6].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[7].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[8].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[9].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[10].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[2].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[3].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[4].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[5].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[6].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[7].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[8].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[9].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[10].Divide_I/Rst_d1_reg was removed.  [c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:58 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:02:31 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:02:31 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:02:32 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:36 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:37 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:37 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:37 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:37 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:37 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT3   |    27|
|2     |LUT4   |     1|
|3     |SRL16E |    10|
|4     |FDRE   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |    57|
|2     |  U0                                   |FIT_timer                     |    57|
|3     |    \Using_SRL16s.SRL16s[10].Divide_I  |Divide_part__parameterized2   |     4|
|4     |    \Using_SRL16s.SRL16s[1].Divide_I   |Divide_part                   |    13|
|5     |    \Using_SRL16s.SRL16s[2].Divide_I   |Divide_part__parameterized0   |     5|
|6     |    \Using_SRL16s.SRL16s[3].Divide_I   |Divide_part__parameterized1   |     5|
|7     |    \Using_SRL16s.SRL16s[4].Divide_I   |Divide_part__parameterized2_0 |     5|
|8     |    \Using_SRL16s.SRL16s[5].Divide_I   |Divide_part__parameterized2_1 |     5|
|9     |    \Using_SRL16s.SRL16s[6].Divide_I   |Divide_part__parameterized2_2 |     5|
|10    |    \Using_SRL16s.SRL16s[7].Divide_I   |Divide_part__parameterized2_3 |     5|
|11    |    \Using_SRL16s.SRL16s[8].Divide_I   |Divide_part__parameterized2_4 |     5|
|12    |    \Using_SRL16s.SRL16s[9].Divide_I   |Divide_part__parameterized2_5 |     5|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:37 . Memory (MB): peak = 824.012 ; gain = 512.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:38 . Memory (MB): peak = 824.012 ; gain = 155.137
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:39 . Memory (MB): peak = 824.012 ; gain = 512.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 826.691 ; gain = 526.727
INFO: [Common 17-1381] The checkpoint 'C:/TEMP/3610/1842906_1853853/project_1/project_1.runs/design_1_fit_timer_1_0_synth_1/design_1_fit_timer_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/TEMP/3610/1842906_1853853/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_1_0/design_1_fit_timer_1_0.xci
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/TEMP/3610/1842906_1853853/project_1/project_1.runs/design_1_fit_timer_1_0_synth_1/design_1_fit_timer_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fit_timer_1_0_utilization_synth.rpt -pb design_1_fit_timer_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.899 . Memory (MB): peak = 831.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 28 08:46:35 2018...
