m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/fourth_year/ECE496/FPGA-Accelerated-SERDES-Simulation-System/Verilog_sim/Rx_sim
<<<<<<< Updated upstream
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R0
<<<<<<< Updated upstream
!s110 1709608308
Z2 =======
!s110 1709195174
R2
R1
Z3 !s110 1709326822
R0
<<<<<<< Updated upstream
!i122 240
R2
R0
<<<<<<< Updated upstream
!i122 221
R2
!i122 167
R0
<<<<<<< Updated upstream
!s108 1709608308.000000
Z4 !s107 urng_64.sv|noise_feedback_tb.sv|noise_128_test.sv|noise_128.sv|noise.sv|channel_model_prl.sv|channel_model.sv|Rx_standalone_tb.sv|Rx_prl.sv|Rx.sv|PAM_4.sv|
Z5 !s90 -reportprogress|300|PAM_4.sv|Rx.sv|Rx_prl.sv|Rx_standalone_tb.sv|channel_model.sv|channel_model_prl.sv|noise.sv|noise_128.sv|noise_128_test.sv|noise_feedback_tb.sv|urng_64.sv|
R2
R0
<<<<<<< Updated upstream
!s108 1709195174.000000
R4
R5
R0
<<<<<<< Updated upstream
Z6 tCvgOpt 0
R2
w1709193463
R2
Z7 !s108 1709326822.000000
Z8 !s107 urng_64.sv|noise_feedback_tb.sv|noise_128_test.sv|noise_128.sv|noise.sv|channel_model_prl.sv|channel_model.sv|Rx_standalone_tb.sv|Rx.sv|PAM_4.sv|
Z9 !s90 -reportprogress|300|PAM_4.sv|Rx.sv|Rx_standalone_tb.sv|channel_model.sv|channel_model_prl.sv|noise.sv|noise_128.sv|noise_128_test.sv|noise_feedback_tb.sv|urng_64.sv|
!i113 1
R6
R0
<<<<<<< Updated upstream
!i122 240
R2
R0
<<<<<<< Updated upstream
!i122 221
R2
!i122 167
R0
<<<<<<< Updated upstream
!s110 1709608306
R2
R0
<<<<<<< Updated upstream
!s110 1709195177
R2
!s110 1709326835
R0
<<<<<<< Updated upstream
!i122 239
R2
R0
<<<<<<< Updated upstream
!i122 222
R2
!i122 168
R0
<<<<<<< Updated upstream
!s108 1709608306.000000
Z10 !s107 rx_tb.v|prbs.v|grey_code.v|
Z11 !s90 -reportprogress|300|grey_code.v|prbs.v|rx_tb.v|
R2
R0
<<<<<<< Updated upstream
!s108 1709195177.000000
R10
R11
R2
Z12 !s108 1709326835.000000
R10
R11
R0
<<<<<<< Updated upstream
Z13 w1706840371
R0
<<<<<<< Updated upstream
Z14 8grey_code.v
Z15 Fgrey_code.v
!i122 239
R2
R14
R15
!i122 222
R2
R1
Z16 w1699382210
R14
R15
!i122 168
R0
<<<<<<< Updated upstream
R14
R15
R0
<<<<<<< Updated upstream
R14
R2
R2
R12
R10
R11
R0
<<<<<<< Updated upstream
R13
R15
R0
<<<<<<< Updated upstream
R15
!i122 239
R2
!i122 222
R2
R1
R16
R14
R15
!i122 168
R0
<<<<<<< Updated upstream
R14
R15
R0
<<<<<<< Updated upstream
R10
R2
R2
R12
R10
R11
R0
<<<<<<< Updated upstream
!i122 240
R2
R0
<<<<<<< Updated upstream
!i122 221
R2
!i122 167
R0
<<<<<<< Updated upstream
!s100 D@MQdH2:RjZdA31WW7e1W0
R3
ITjF`Gm8?U:48MDJQ]HgjJ3
R2
!s100 gbG[J_[OTiYi_gg`hccoj1
R0
<<<<<<< Updated upstream
w1709195168
Z17 8channel_model_prl.sv
Z18 Fchannel_model_prl.sv
!i122 240
L0 4 51
R2
S1
R1
w1707753808
R17
R18
!i122 167
L0 4 65
R0
<<<<<<< Updated upstream
Z19 8noise.sv
Z20 Fnoise.sv
R0
<<<<<<< Updated upstream
!i122 240
R2
!i122 221
R2
R19
R20
!i122 167
R0
<<<<<<< Updated upstream
!i10b 1
!s100 b4[90=A`be_XRl>i=0V`I1
R3
I9ik9Snof2R;zMm[I;nFMV0
R2
R3
!i10b 1
!s100 jmJWIFD?TE6GS>Zn[>VRd3
R0
<<<<<<< Updated upstream
w1709202903
Z21 8noise_128.sv
Z22 Fnoise_128.sv
!i122 240
L0 44 68
R2
R0
<<<<<<< Updated upstream
R13
R21
R22
!i122 221
L0 44 64
R2
S1
R1
Z23 w1709326784
R21
R22
!i122 167
L0 51 94
R0
<<<<<<< Updated upstream
!i122 240
R2
R0
<<<<<<< Updated upstream
!i122 221
R2
!i122 167
R0
<<<<<<< Updated upstream
!i10b 1
!s100 6f@TcT7?;PzV<odga_FTJ2
R3
InhZ_2SJbBzE`0L?m4G[8l3
R2
R3
!i10b 1
!s100 aAb@AhZFLDKQ>KL16ng^N1
R0
<<<<<<< Updated upstream
R2
R0
<<<<<<< Updated upstream
R13
R0
<<<<<<< Updated upstream
!i10b 1
!s100 @Y]<OZkH^fWzFUX=;A`of2
R3
R0
<<<<<<< Updated upstream
Iff5hidHf0U<h@bDi3@kZI3
R2
IG5G6@0h0GmPZ09<SlGcoj0
R2
R3
!i10b 1
!s100 ?Ge1>9Xg<^Xe9a@S53_WN2
R0
<<<<<<< Updated upstream
w1709608296
R2
R0
<<<<<<< Updated upstream
w1709192872
R0
<<<<<<< Updated upstream
R23
R21
R0
<<<<<<< Updated upstream
!i122 240
R2
!i122 221
R2
R19
R20
!i122 167
R0
<<<<<<< Updated upstream
R13
R0
<<<<<<< Updated upstream
Z24 8PAM_4.sv
Z25 FPAM_4.sv
!i122 240
R2
R24
R25
!i122 221
R2
S1
R1
R16
R24
R25
!i122 167
R0
<<<<<<< Updated upstream
R13
R25
R0
<<<<<<< Updated upstream
R25
!i122 240
R2
!i122 221
R2
S1
R1
R16
R24
R25
!i122 167
R0
<<<<<<< Updated upstream
R13
R0
<<<<<<< Updated upstream
Z26 8prbs.v
Z27 Fprbs.v
!i122 239
R2
R26
R27
!i122 222
R2
R1
R16
R26
R27
!i122 168
R0
<<<<<<< Updated upstream
R14
R15
R0
<<<<<<< Updated upstream
R10
R2
R2
R12
R10
R11
R0
<<<<<<< Updated upstream
R13
R27
R0
<<<<<<< Updated upstream
R27
!i122 239
R2
!i122 222
R2
R1
R16
R26
R27
!i122 168
R0
<<<<<<< Updated upstream
R14
R15
R0
<<<<<<< Updated upstream
R10
R2
R2
R12
R10
R11
R0
<<<<<<< Updated upstream
!i122 240
R2
R0
<<<<<<< Updated upstream
!i122 221
R2
!i122 167
R0
<<<<<<< Updated upstream
!i122 240
R2
R0
<<<<<<< Updated upstream
!i122 221
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
!i10b 1
Z28 !s100 jjmzA;D=6bH9NPEZi?S7h3
Z29 !s11b Dg1SIo80bB@j0V0VzS_@n1
Z30 ICUU]3g?l1B_TH:RFh2QYT1
Z31 VDg1SIo80bB@j0V0VzS_@n1
S1
R1
R13
Z32 8Rx.sv
Z33 FRx.sv
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z34 L0 67 76
Z35 OV;L;2020.1;71
r1
!s85 0
31
R0
>>>>>>> Stashed changes
!i113 1
R6
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z36 L0 2 64
R35
r1
!s85 0
31
R7
R4
R8
!i113 1
R9
n@d@f@e
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
!i10b 1
Z37 !s100 QC:fiI7V^S>f5T9eTnGfG0
R29
Z38 IK:5`edj8Q:FG_2Y22CBI>2
R31
R1
w1706318096
Z39 8rx_tb.v
Z40 Frx_tb.v
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z41 L0 3 92
R35
r1
!s85 0
31
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z42 L0 61 46
R35
r1
!s85 0
31
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z43 L0 3 56
R35
r1
!s85 0
31
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z44 L0 4 32
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
n@i@s@i_channel
R0
>>>>>>> Stashed changes
R29
IT[g3DM7^AJ`JG4Q]k[N0o3
R31
R0
>>>>>>> Stashed changes
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
n@i@s@i_channel_prl
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z45 L0 44 70
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R29
I:z5YVQj6`6TVbQVjHmR;`2
R31
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z46 L0 1 56
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R29
I7VHF5Yo<Kekl4RBHgXQnJ0
R31
R0
>>>>>>> Stashed changes
R22
R22
R22
!i122 240
L0 2 41
R2
S1
R1
R23
R21
R22
!i122 167
L0 2 48
R0
>>>>>>> Stashed changes
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
R29
Ik>cVdk^@9KnkUndF;kYe@3
R31
R0
>>>>>>> Stashed changes
Z47 8noise_feedback_tb.sv
Z48 Fnoise_feedback_tb.sv
!i122 240
L0 2 130
R2
S1
R1
w1709325721
R47
R48
!i122 167
L0 2 135
R0
>>>>>>> Stashed changes
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z49 L0 1 42
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z50 L0 32 28
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z51 L0 3 28
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z52 L0 2 26
R35
r1
!s85 0
31
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z53 L0 30 31
R35
r1
!s85 0
31
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
!i113 1
R9
R0
>>>>>>> Stashed changes
R0
>>>>>>> Stashed changes
Z54 L0 2 67
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
>>>>>>> Stashed changes
L0 3 59
R2
!i122 167
Z55 L0 3 60
R0
>>>>>>> Stashed changes
R35
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R0
vdecision_maker
R1
Z56 !s110 1710418770
!i10b 1
R28
R29
R30
R31
S1
Z57 dC:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Verilog_sim/Rx_sim
Z58 w1707089603
R32
R33
!i122 264
R34
R35
r1
!s85 0
31
Z59 !s108 1710418770.000000
R4
R5
!i113 1
R6
vdecision_maker_prl
R1
R56
!i10b 1
!s100 c>8:LN:giN?z;F25<EHz<2
R29
InZfPZM>FoaIhdchz]b[=L2
R31
S1
R57
Z60 w1709608211
Z61 8Rx_prl.sv
Z62 FRx_prl.sv
!i122 264
L0 74 76
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vDFE
R1
R56
!i10b 1
!s100 6E=55]3efOjfhblBIFGo>3
R29
I5Jf_PeQEZZSGkB`cb1R;30
R31
S1
R57
R58
R32
R33
!i122 264
R36
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vDFE_prl
R1
R56
!i10b 1
!s100 kcQ`fh0ff_naBY`Y`4>2m1
R29
IUZC5^;4`VLBoBF6ZJIknX3
R31
S1
R57
R60
R61
R62
!i122 264
L0 3 70
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
n@d@f@e_prl
vdfe_tb
Z63 !s110 1710277468
!i10b 1
R37
R29
R38
R31
R57
R58
R39
R40
!i122 261
R41
R35
r1
!s85 0
31
Z64 !s108 1710277468.000000
R10
R11
!i113 1
R6
vgrey_decode
R63
!i10b 1
!s100 cJ8c]Jd:P`hc]:GZcAgPf3
R29
ITS:k[9M@^9H3H2jh>`c_g0
R31
R57
R58
R14
R15
!i122 261
R42
R35
r1
!s85 0
31
R64
R10
R11
!i113 1
R6
vgrey_encode
R63
!i10b 1
!s100 i^ed0X:adR7QgkZR[zMCX1
R29
I5:?7ZKCl<2gZ[PG`<1>Tc0
R31
R57
R58
R14
R15
!i122 261
R43
R35
r1
!s85 0
31
R64
R10
R11
!i113 1
R6
vISI_channel
R1
R56
!i10b 1
!s100 nPJZlUGP>TnO[9g8da^[R0
R29
I<;^Y2=h3oae2V5bK?Bg522
R31
S1
R57
R58
8channel_model.sv
Fchannel_model.sv
!i122 264
R44
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vISI_channel_prl
R1
R56
!i10b 1
!s100 <TIdEZ3S0c^Z=7ZHY`Pnn1
R29
IfI;UQn5X<C6]KDBA1mZNf0
R31
S1
R57
w1710350684
R17
R18
!i122 264
L0 4 52
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vnoise
R1
R56
!i10b 1
!s100 @d:_<SjH>1hg4dJfio?Rj1
R29
IXKjGQ8^PakX2kdc<DGZL11
R31
S1
R57
R58
R19
R20
!i122 264
R45
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vnoise_128
R1
R56
!i10b 1
!s100 UTgPU``>KNk8<VALmU;^43
R29
I270_IC47NiCSPKh[E8TZ22
R31
S1
R57
Z65 w1709613390
R21
R22
!i122 264
L0 52 92
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vnoise_128_tb
R1
!s110 1707076673
!i10b 1
!s100 h5O2=jOj4]TBbB>4IM:cV3
R29
I5Qb^JJkRSVn6@[>R`FdlM3
R31
S1
dC:/Users/13083/Documents/GitHub/FPGA-Accelerated-SERDES-Simulation-System/Verilog_sim/Rx_sim
w1706749744
8noise_128_tb.sv
Fnoise_128_tb.sv
!i122 11
L0 1 37
R35
r1
!s85 0
31
!s108 1707109603.000000
!s107 urng_64.sv|noise_feedback_tb.sv|noise_128_test.sv|noise_128_tb.sv|noise_128.sv|noise.sv|channel_model_prl.sv|channel_model.sv|Rx_standalone_tb.sv|Rx.sv|PAM_4.sv|
!s90 -reportprogress|300|PAM_4.sv|Rx.sv|Rx_standalone_tb.sv|channel_model.sv|channel_model_prl.sv|noise.sv|noise_128.sv|noise_128_tb.sv|noise_128_test.sv|noise_feedback_tb.sv|urng_64.sv|
!i113 1
R9
vnoise_128_test
R1
R56
!i10b 1
!s100 GH`T7YK8T0oz3=<[nWhYa3
R29
IXi2XhoP^a^?=Xc3UAF>Fa2
R31
S1
R57
R58
8noise_128_test.sv
Fnoise_128_test.sv
!i122 264
R46
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vnoise_128_wrapper
R1
R56
!i10b 1
!s100 2I7;oOkin^o1iL?hVg9Gd2
R29
I23Ai]QB2=b`QeGU2>?ePF0
R31
S1
R57
R65
R21
R22
!i122 264
L0 2 49
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vnoise_feedback_tb
R1
R56
!i10b 1
!s100 0[;o?96YKnJLQOAEh[;9P3
R29
I6D569XKbL`0zFCWU@?o9O2
R31
S1
R57
w1709621084
R47
R48
!i122 264
L0 2 138
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vnoise_wrapper
R1
R56
!i10b 1
!s100 nO:d71Fjeb4lBVWDi0d6_0
R29
IG8Z5J<@?SZ:l>6labO9JU3
R31
S1
R57
R58
R19
R20
!i122 264
R49
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vpam_4_decode
R1
R56
!i10b 1
!s100 mgf3f_6lC1<H5>BnRX@:Y3
R29
IR<8jIzNYUSTXO5K0BLc<L0
R31
S1
R57
R58
R24
R25
!i122 264
R50
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vpam_4_encode
R1
R56
!i10b 1
!s100 CZDK30<98_QRJ_C26UR:Q2
R29
IMKbZCn6=AaF:gEeQOT^c70
R31
S1
R57
R58
R24
R25
!i122 264
R51
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vprbs31
R63
!i10b 1
!s100 =[3^Sg_?lC8j?_8BY?oQW1
R29
Im]7b_MILYL>ZOo=:N[fF41
R31
R57
R58
R26
R27
!i122 261
R52
R35
r1
!s85 0
31
R64
R10
R11
!i113 1
R6
vprbs31_checker
R63
!i10b 1
!s100 2hb^LO8O3;3?zDV[9:EY70
R29
Ino@C>1zgAYVcTDzeIz:NC1
R31
R57
R58
R26
R27
!i122 261
R53
R35
r1
!s85 0
31
R64
R10
R11
!i113 1
R6
vrx_standalone_tb
R1
R56
!i10b 1
!s100 4_z[HKSS=USL9[cGk5:Fj1
R29
IE=CT07V4LKF[PSA1PQecV2
R31
S1
R57
R58
8Rx_standalone_tb.sv
FRx_standalone_tb.sv
!i122 264
R54
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
vurng_64
R1
R56
!i10b 1
!s100 [7jB<`UOl[QgQb2CcCNdP1
R29
IOHDMnXKOF[@]Y=F>[hNG?0
R31
S1
R57
R65
8urng_64.sv
Furng_64.sv
!i122 264
R55
R35
r1
!s85 0
31
R59
R4
R5
!i113 1
R6
