Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu May 11 14:47:02 2017
| Host         : lx19 running 64-bit SUSE Linux Enterprise Desktop 11 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Audio_wrapper_timing_summary_routed.rpt -rpx Audio_wrapper_timing_summary_routed.rpx
| Design       : Audio_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.761     -346.710                    147                33260       -0.445       -3.745                     14                33260        3.000        0.000                       0                 12785  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_fpga_0           {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                -0.601      -11.215                     50                32334        0.052        0.000                      0                32334        3.000        0.000                       0                 12545  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       13.721        0.000                      0                  469        0.123        0.000                      0                  469        9.437        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
zed_audio_clk_48M  clk_fpga_0              -4.761     -225.160                     49                   49        0.562        0.000                      0                   49  
clk_fpga_0         zed_audio_clk_48M       -2.744     -110.334                     48                   48       -0.445       -3.745                     14                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.095        0.000                      0                  408        0.472        0.000                      0                  408  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           50  Failing Endpoints,  Worst Slack       -0.601ns,  Total Violation      -11.215ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[50]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[50]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[51]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[51]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[54]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[54]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[57]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[57]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[58]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[58]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[59]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[59]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[60]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[60]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.456ns (4.587%)  route 9.486ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.486    12.939    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.708    12.887    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X58Y111        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[61]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y111        FDRE (Setup_fdre_C_R)       -0.524    12.338    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[61]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 0.456ns (4.653%)  route 9.344ns (95.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.344    12.797    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X55Y104        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.710    12.889    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X55Y104        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[30]/C
                         clock pessimism              0.129    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X55Y104        FDRE (Setup_fdre_C_R)       -0.429    12.435    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[30]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 0.456ns (4.653%)  route 9.344ns (95.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.703     2.997    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)        9.344    12.797    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/slv_reg15_reg[0][0]
    SLICE_X55Y104        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.710    12.889    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X55Y104        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[31]/C
                         clock pessimism              0.129    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X55Y104        FDRE (Setup_fdre_C_R)       -0.429    12.435    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/pgZFF_Y1_quad_reg[31]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                 -0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.660     0.996    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X57Y100        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad_reg[45]/Q
                         net (fo=1, routed)           0.172     1.309    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad[45]
    SLICE_X57Y99         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.848     1.214    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X57Y99         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[15]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.078     1.257    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.839%)  route 0.242ns (63.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.557     0.893    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X44Y33         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double_reg[12]/Q
                         net (fo=2, routed)           0.242     1.275    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double[12]
    SLICE_X53Y33         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.818     1.184    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X53Y33         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.070     1.219    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.660     0.996    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X57Y100        FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad_reg[42]/Q
                         net (fo=1, routed)           0.173     1.310    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_quad[42]
    SLICE_X57Y99         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.848     1.214    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X57Y99         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[12]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.075     1.254    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/pgZFF_X2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.353%)  route 0.224ns (54.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.555     0.891    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X48Y93         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][13]/Q
                         net (fo=1, routed)           0.224     1.256    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][13]
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.301 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r[tmp1][12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.301    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/rin[tmp1][12]
    SLICE_X51Y90         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.819     1.185    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X51Y90         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][12]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092     1.242    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp1][12]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.768%)  route 0.242ns (63.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.558     0.894    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X44Y34         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double_reg[18]/Q
                         net (fo=2, routed)           0.242     1.277    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_double[18]
    SLICE_X53Y34         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.819     1.185    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X53Y34         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[11]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.066     1.216    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Y_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmp1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/AMP_OUT_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.101%)  route 0.199ns (60.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.554     0.890    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/s00_axi_aclk
    SLICE_X47Y61         FDRE                                         r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmp1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[tmp1][30]/Q
                         net (fo=2, routed)           0.199     1.217    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/r_reg[tmp1][30]
    SLICE_X50Y62         FDRE                                         r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/AMP_OUT_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.816     1.182    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/s00_axi_aclk
    SLICE_X50Y62         FDRE                                         r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/AMP_OUT_out_reg[14]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.006     1.153    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/AMP_OUT_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/AMP_OUT_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/VOLCTRL_L_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.494%)  route 0.245ns (63.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.553     0.889    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/s00_axi_aclk
    SLICE_X47Y62         FDRE                                         r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/AMP_OUT_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/AMP_OUT_out_reg[10]/Q
                         net (fo=1, routed)           0.245     1.275    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AMP_OUT_out[10]
    SLICE_X50Y58         FDRE                                         r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/VOLCTRL_L_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.819     1.185    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/s00_axi_aclk
    SLICE_X50Y58         FDRE                                         r  Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/VOLCTRL_L_reg[10]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.059     1.209    Audio_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/VOLCTRL_L_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.232%)  route 0.234ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.561     0.897    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/s00_axi_aclk
    SLICE_X46Y40         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[25]/Q
                         net (fo=2, routed)           0.234     1.294    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0[25]
    SLICE_X51Y40         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.824     1.190    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/s00_axi_aclk
    SLICE_X51Y40         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[25]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.070     1.225    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.187ns (40.504%)  route 0.275ns (59.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.550     0.886    Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y66         FDRE                                         r  Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=2, routed)           0.275     1.301    Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/slv_reg1_reg[31][17]
    SLICE_X50Y64         LUT3 (Prop_lut3_I2_O)        0.046     1.347 r  Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r[tmp1][16]_i_1/O
                         net (fo=1, routed)           0.000     1.347    Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/v[tmp1][17]
    SLICE_X50Y64         FDRE                                         r  Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.815     1.181    Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/s00_axi_aclk
    SLICE_X50Y64         FDRE                                         r  Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp1][16]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.131     1.277    Audio_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp1][16]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.866%)  route 0.263ns (65.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.586     0.922    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double_reg[27]/Q
                         net (fo=2, routed)           0.263     1.326    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double[27]
    SLICE_X59Y55         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.847     1.213    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[27]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.072     1.255    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y63     Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_stage_over_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y104    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Y_out_double_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y106    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Y_out_double_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y106    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Y_out_double_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y107    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Y_out_double_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y107    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Y_out_double_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y107    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Y_out_double_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y107    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Y_out_double_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y106    Audio_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y97     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y97     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y97     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y98     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y97     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y102    Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y101    Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y85     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y85     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y90     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y89     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y89     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y88     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y88     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y90     Audio_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       13.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.932ns (43.672%)  route 3.782ns (56.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 27.171 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          2.118    11.540    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    11.690 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.613    12.303    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.328    12.631 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.051    13.682    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.647    27.171    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X7Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/C
                         clock pessimism              0.602    27.773    
                         clock uncertainty           -0.165    27.608    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    27.403    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]
  -------------------------------------------------------------------
                         required time                         27.403    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.932ns (43.672%)  route 3.782ns (56.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 27.171 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          2.118    11.540    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    11.690 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.613    12.303    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.328    12.631 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.051    13.682    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.647    27.171    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X7Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[13]/C
                         clock pessimism              0.602    27.773    
                         clock uncertainty           -0.165    27.608    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    27.403    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[13]
  -------------------------------------------------------------------
                         required time                         27.403    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.932ns (43.672%)  route 3.782ns (56.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 27.171 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          2.118    11.540    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    11.690 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.613    12.303    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.328    12.631 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.051    13.682    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.647    27.171    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X7Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[8]/C
                         clock pessimism              0.602    27.773    
                         clock uncertainty           -0.165    27.608    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    27.403    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         27.403    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.762ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 3.056ns (45.761%)  route 3.622ns (54.239%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 27.176 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          1.978    11.400    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.150    11.550 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.452    12.002    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.328    12.330 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_3/O
                         net (fo=1, routed)           0.574    12.904    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124    13.028 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.618    13.647    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.652    27.176    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X1Y12          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.602    27.778    
                         clock uncertainty           -0.165    27.613    
    SLICE_X1Y12          FDRE (Setup_fdre_C_CE)      -0.205    27.408    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.408    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                 13.762    

Slack (MET) :             13.762ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 3.056ns (45.761%)  route 3.622ns (54.239%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 27.176 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          1.978    11.400    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.150    11.550 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.452    12.002    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.328    12.330 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_3/O
                         net (fo=1, routed)           0.574    12.904    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124    13.028 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.618    13.647    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.652    27.176    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X1Y12          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/C
                         clock pessimism              0.602    27.778    
                         clock uncertainty           -0.165    27.613    
    SLICE_X1Y12          FDRE (Setup_fdre_C_CE)      -0.205    27.408    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.408    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                 13.762    

Slack (MET) :             13.823ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 3.056ns (45.945%)  route 3.595ns (54.055%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 27.175 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          1.978    11.400    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.150    11.550 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.452    12.002    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.328    12.330 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_3/O
                         net (fo=1, routed)           0.574    12.904    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124    13.028 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.592    13.620    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.651    27.175    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X2Y13          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.602    27.777    
                         clock uncertainty           -0.165    27.612    
    SLICE_X2Y13          FDRE (Setup_fdre_C_CE)      -0.169    27.443    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.443    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                 13.823    

Slack (MET) :             13.865ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.932ns (44.629%)  route 3.638ns (55.371%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 27.171 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          2.118    11.540    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    11.690 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.613    12.303    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.328    12.631 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          0.907    13.538    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.647    27.171    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X5Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[14]/C
                         clock pessimism              0.602    27.773    
                         clock uncertainty           -0.165    27.608    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    27.403    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[14]
  -------------------------------------------------------------------
                         required time                         27.403    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                 13.865    

Slack (MET) :             13.865ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.932ns (44.629%)  route 3.638ns (55.371%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 27.171 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=19, routed)          2.118    11.540    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.150    11.690 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.613    12.303    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_3
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.328    12.631 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          0.907    13.538    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.647    27.171    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X5Y17          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[15]/C
                         clock pessimism              0.602    27.773    
                         clock uncertainty           -0.165    27.608    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    27.403    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[15]
  -------------------------------------------------------------------
                         required time                         27.403    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                 13.865    

Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_reg/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.718ns (11.250%)  route 5.664ns (88.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.207ns = ( 27.041 - 20.833 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.724     6.902    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y37         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.419     7.321 f  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_reg/Q
                         net (fo=50, routed)          1.890     9.211    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_reg_n_0
    SLICE_X54Y63         LUT4 (Prop_lut4_I2_O)        0.299     9.510 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out/O
                         net (fo=48, routed)          3.774    13.284    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_n_0
    SLICE_X31Y79         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.517    27.041    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X31Y79         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
                         clock pessimism              0.487    27.528    
                         clock uncertainty           -0.165    27.363    
    SLICE_X31Y79         FDRE (Setup_fdre_C_CE)      -0.205    27.158    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]
  -------------------------------------------------------------------
                         required time                         27.158    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             13.892ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.082ns (47.403%)  route 3.420ns (52.597%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns = ( 27.177 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.790     6.968    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     9.422 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=20, routed)          1.361    10.783    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.150    10.933 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_rep[9]_i_13/O
                         net (fo=1, routed)           0.314    11.247    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_14
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.326    11.573 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_rep[9]_i_9/O
                         net (fo=10, routed)          1.037    12.610    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_rep[9]_i_9_n_0
    SLICE_X6Y10          LUT2 (Prop_lut2_I0_O)        0.152    12.762 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_rep[0]_i_1/O
                         net (fo=2, routed)           0.708    13.470    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_rep[0]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.653    27.177    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X6Y10          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.602    27.779    
                         clock uncertainty           -0.165    27.614    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)       -0.252    27.362    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         27.362    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                 13.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.213%)  route 0.302ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.554     2.091    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X46Y63         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     2.255 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1]__0/Q
                         net (fo=4, routed)           0.302     2.557    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1]__0_n_0
    SLICE_X54Y63         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.842     2.730    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X54Y63         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[0]/C
                         clock pessimism             -0.356     2.374    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.059     2.433    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.763%)  route 0.202ns (55.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.592     2.129    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y10          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     2.293 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.202     2.495    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[8]
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.900     2.788    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.367    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.591     2.128    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    SLICE_X8Y12          FDCE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     2.292 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     2.436    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_sig_1
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.900     2.788    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.280    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.621     2.158    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X2Y11          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     2.322 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/Q
                         net (fo=1, routed)           0.052     2.374    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[7]_0[1]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.045     2.419 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.419    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/D[1]
    SLICE_X3Y11          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.891     2.779    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X3Y11          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism             -0.608     2.171    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.092     2.263    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.575     2.112    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X57Y63         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     2.253 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/Q
                         net (fo=1, routed)           0.118     2.371    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[35]
    SLICE_X56Y63         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.844     2.732    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X56Y63         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/C
                         clock pessimism             -0.607     2.125    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.070     2.195    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.573     2.110    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X29Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     2.251 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[76]/Q
                         net (fo=2, routed)           0.126     2.377    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[76]
    SLICE_X29Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.838     2.726    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X29Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[5]/C
                         clock pessimism             -0.603     2.123    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.072     2.195    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.573     2.110    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X29Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     2.251 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[79]/Q
                         net (fo=2, routed)           0.114     2.365    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[79]
    SLICE_X30Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.838     2.726    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X30Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[80]/C
                         clock pessimism             -0.603     2.123    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.059     2.182    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[80]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.792%)  route 0.121ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.573     2.110    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X28Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     2.251 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[74]/Q
                         net (fo=2, routed)           0.121     2.372    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[74]
    SLICE_X27Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.837     2.725    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X27Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]/C
                         clock pessimism             -0.585     2.140    
    SLICE_X27Y67         FDRE (Hold_fdre_C_D)         0.047     2.187    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.573     2.110    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X28Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     2.251 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[75]/Q
                         net (fo=2, routed)           0.128     2.379    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[75]
    SLICE_X29Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.839     2.727    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X29Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[76]/C
                         clock pessimism             -0.604     2.123    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.070     2.193    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[76]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.453%)  route 0.262ns (61.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.592     2.129    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y10          FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     2.293 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.262     2.555    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[7]
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.864     1.230    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.900     2.788    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y4          RAMB18E1                                     r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.367    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y4      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y12      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y12      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y16      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y16      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y16      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y16      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y16      Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y63     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y63     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y73     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y73     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y68     Audio_i/audio_zed_0/U0/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y63     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y73     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y73     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X26Y64     Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  clk_fpga_0

Setup :           49  Failing Endpoints,  Worst Slack       -4.761ns,  Total Violation     -225.160ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.761ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.330%)  route 0.472ns (47.671%))
  Logic Levels:           0  
  Clock Path Skew:        -4.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 232.648 - 230.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 235.986 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.641   235.986    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X34Y78         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518   236.504 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/Q
                         net (fo=1, routed)           0.472   236.976    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[20]
    SLICE_X34Y80         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.469   232.648    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X34Y80         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[20]/C
                         clock pessimism              0.115   232.763    
                         clock uncertainty           -0.520   232.243    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)       -0.028   232.215    Audio_i/audio_zed_0/U0/line_in_l_reg[20]
  -------------------------------------------------------------------
                         required time                        232.215    
                         arrival time                        -236.976    
  -------------------------------------------------------------------
                         slack                                 -4.761    

Slack (VIOLATED) :        -4.730ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           0  
  Clock Path Skew:        -4.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 232.693 - 230.000 ) 
    Source Clock Delay      (SCD):    6.866ns = ( 236.033 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.688   236.033    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X29Y71         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456   236.489 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/Q
                         net (fo=1, routed)           0.437   236.926    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[13]
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.514   232.693    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[13]/C
                         clock pessimism              0.115   232.808    
                         clock uncertainty           -0.520   232.288    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.092   232.196    Audio_i/audio_zed_0/U0/line_in_r_reg[13]
  -------------------------------------------------------------------
                         required time                        232.196    
                         arrival time                        -236.926    
  -------------------------------------------------------------------
                         slack                                 -4.730    

Slack (VIOLATED) :        -4.647ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.809ns  (logic 0.518ns (64.016%)  route 0.291ns (35.984%))
  Logic Levels:           0  
  Clock Path Skew:        -4.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 232.643 - 230.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 235.983 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.638   235.983    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X32Y72         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518   236.501 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[18]/Q
                         net (fo=1, routed)           0.291   236.792    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[18]
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.464   232.643    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[18]/C
                         clock pessimism              0.115   232.758    
                         clock uncertainty           -0.520   232.238    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.093   232.145    Audio_i/audio_zed_0/U0/line_in_r_reg[18]
  -------------------------------------------------------------------
                         required time                        232.145    
                         arrival time                        -236.792    
  -------------------------------------------------------------------
                         slack                                 -4.647    

Slack (VIOLATED) :        -4.643ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.848ns  (logic 0.518ns (61.085%)  route 0.330ns (38.915%))
  Logic Levels:           0  
  Clock Path Skew:        -4.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 232.693 - 230.000 ) 
    Source Clock Delay      (SCD):    6.869ns = ( 236.036 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.691   236.036    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X26Y65         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518   236.554 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/Q
                         net (fo=1, routed)           0.330   236.884    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[1]
    SLICE_X27Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.514   232.693    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X27Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[1]/C
                         clock pessimism              0.115   232.808    
                         clock uncertainty           -0.520   232.288    
    SLICE_X27Y66         FDRE (Setup_fdre_C_D)       -0.047   232.241    Audio_i/audio_zed_0/U0/line_in_r_reg[1]
  -------------------------------------------------------------------
                         required time                        232.241    
                         arrival time                        -236.884    
  -------------------------------------------------------------------
                         slack                                 -4.643    

Slack (VIOLATED) :        -4.638ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -4.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 232.643 - 230.000 ) 
    Source Clock Delay      (SCD):    6.813ns = ( 235.980 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.635   235.980    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X32Y74         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.518   236.498 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[1]/Q
                         net (fo=1, routed)           0.331   236.829    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[1]
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.464   232.643    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[1]/C
                         clock pessimism              0.115   232.758    
                         clock uncertainty           -0.520   232.238    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.047   232.191    Audio_i/audio_zed_0/U0/line_in_l_reg[1]
  -------------------------------------------------------------------
                         required time                        232.191    
                         arrival time                        -236.829    
  -------------------------------------------------------------------
                         slack                                 -4.638    

Slack (VIOLATED) :        -4.637ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -4.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 232.643 - 230.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 235.983 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.638   235.983    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X32Y72         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518   236.501 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/Q
                         net (fo=1, routed)           0.331   236.832    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[3]
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.464   232.643    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[3]/C
                         clock pessimism              0.115   232.758    
                         clock uncertainty           -0.520   232.238    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.043   232.195    Audio_i/audio_zed_0/U0/line_in_l_reg[3]
  -------------------------------------------------------------------
                         required time                        232.195    
                         arrival time                        -236.832    
  -------------------------------------------------------------------
                         slack                                 -4.637    

Slack (VIOLATED) :        -4.637ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/sample_clk_48k_d3_48_reg__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/sample_clk_48k_d4_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.671ns  (logic 0.478ns (71.238%)  route 0.193ns (28.762%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 232.694 - 230.000 ) 
    Source Clock Delay      (SCD):    6.869ns = ( 236.036 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.691   236.036    Audio_i/audio_zed_0/U0/clk_48
    SLICE_X30Y68         FDRE                                         r  Audio_i/audio_zed_0/U0/sample_clk_48k_d3_48_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.478   236.514 r  Audio_i/audio_zed_0/U0/sample_clk_48k_d3_48_reg__0/Q
                         net (fo=1, routed)           0.193   236.707    Audio_i/audio_zed_0/U0/sample_clk_48k_d3_48
    SLICE_X31Y68         FDRE                                         r  Audio_i/audio_zed_0/U0/sample_clk_48k_d4_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.515   232.694    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X31Y68         FDRE                                         r  Audio_i/audio_zed_0/U0/sample_clk_48k_d4_100_reg/C
                         clock pessimism              0.115   232.809    
                         clock uncertainty           -0.520   232.289    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)       -0.219   232.070    Audio_i/audio_zed_0/U0/sample_clk_48k_d4_100_reg
  -------------------------------------------------------------------
                         required time                        232.070    
                         arrival time                        -236.707    
  -------------------------------------------------------------------
                         slack                                 -4.637    

Slack (VIOLATED) :        -4.635ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.924%)  route 0.332ns (39.076%))
  Logic Levels:           0  
  Clock Path Skew:        -4.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 232.645 - 230.000 ) 
    Source Clock Delay      (SCD):    6.813ns = ( 235.980 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.635   235.980    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X34Y75         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518   236.498 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[4]/Q
                         net (fo=1, routed)           0.332   236.830    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[4]
    SLICE_X34Y77         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.466   232.645    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X34Y77         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[4]/C
                         clock pessimism              0.115   232.760    
                         clock uncertainty           -0.520   232.240    
    SLICE_X34Y77         FDRE (Setup_fdre_C_D)       -0.045   232.195    Audio_i/audio_zed_0/U0/line_in_l_reg[4]
  -------------------------------------------------------------------
                         required time                        232.195    
                         arrival time                        -236.830    
  -------------------------------------------------------------------
                         slack                                 -4.635    

Slack (VIOLATED) :        -4.634ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -4.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 232.643 - 230.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 235.983 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.638   235.983    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X32Y72         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518   236.501 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/Q
                         net (fo=1, routed)           0.331   236.832    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[2]
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.464   232.643    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X33Y73         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[2]/C
                         clock pessimism              0.115   232.758    
                         clock uncertainty           -0.520   232.238    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.040   232.198    Audio_i/audio_zed_0/U0/line_in_l_reg[2]
  -------------------------------------------------------------------
                         required time                        232.198    
                         arrival time                        -236.832    
  -------------------------------------------------------------------
                         slack                                 -4.634    

Slack (VIOLATED) :        -4.624ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.924%)  route 0.332ns (39.076%))
  Logic Levels:           0  
  Clock Path Skew:        -4.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 232.648 - 230.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 235.986 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806   232.267    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.641   235.986    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X34Y78         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518   236.504 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[14]/Q
                         net (fo=1, routed)           0.332   236.836    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[14]
    SLICE_X34Y80         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.469   232.648    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X34Y80         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[14]/C
                         clock pessimism              0.115   232.763    
                         clock uncertainty           -0.520   232.243    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)       -0.031   232.212    Audio_i/audio_zed_0/U0/line_in_l_reg[14]
  -------------------------------------------------------------------
                         required time                        232.212    
                         arrival time                        -236.836    
  -------------------------------------------------------------------
                         slack                                 -4.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.464%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.569     2.106    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X28Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     2.247 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/Q
                         net (fo=1, routed)           0.051     2.298    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[12]
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.833     1.199    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[12]/C
                         clock pessimism             -0.030     1.169    
                         clock uncertainty            0.520     1.689    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.047     1.736    Audio_i/audio_zed_0/U0/line_in_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.569     2.106    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X28Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     2.247 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[10]/Q
                         net (fo=1, routed)           0.054     2.301    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[10]
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.833     1.199    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[10]/C
                         clock pessimism             -0.030     1.169    
                         clock uncertainty            0.520     1.689    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.046     1.735    Audio_i/audio_zed_0/U0/line_in_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.569     2.106    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X28Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.128     2.234 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[14]/Q
                         net (fo=1, routed)           0.059     2.293    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[14]
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.833     1.199    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[14]/C
                         clock pessimism             -0.030     1.169    
                         clock uncertainty            0.520     1.689    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.022     1.711    Audio_i/audio_zed_0/U0/line_in_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.572     2.109    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X31Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     2.250 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[4]/Q
                         net (fo=1, routed)           0.101     2.351    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[4]
    SLICE_X29Y68         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.835     1.201    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X29Y68         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[4]/C
                         clock pessimism             -0.030     1.171    
                         clock uncertainty            0.520     1.691    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.075     1.766    Audio_i/audio_zed_0/U0/line_in_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.569     2.106    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X28Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.128     2.234 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[15]/Q
                         net (fo=1, routed)           0.062     2.296    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[15]
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.833     1.199    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X29Y70         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[15]/C
                         clock pessimism             -0.030     1.169    
                         clock uncertainty            0.520     1.689    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.018     1.707    Audio_i/audio_zed_0/U0/line_in_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.117%)  route 0.106ns (42.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.569     2.106    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X31Y79         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     2.247 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/Q
                         net (fo=1, routed)           0.106     2.353    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[23]
    SLICE_X28Y79         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.833     1.199    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X28Y79         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[23]/C
                         clock pessimism             -0.030     1.169    
                         clock uncertainty            0.520     1.689    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.075     1.764    Audio_i/audio_zed_0/U0/line_in_l_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.565     2.102    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X31Y74         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     2.243 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[16]/Q
                         net (fo=1, routed)           0.100     2.343    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[16]
    SLICE_X29Y74         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.828     1.194    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X29Y74         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[16]/C
                         clock pessimism             -0.030     1.164    
                         clock uncertainty            0.520     1.684    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070     1.754    Audio_i/audio_zed_0/U0/line_in_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.569     2.106    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X27Y67         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     2.247 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]/Q
                         net (fo=1, routed)           0.110     2.357    Audio_i/audio_zed_0/U0/line_in_r_freeze_48[3]
    SLICE_X27Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.836     1.202    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X27Y66         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_r_reg[3]/C
                         clock pessimism             -0.030     1.172    
                         clock uncertainty            0.520     1.692    
    SLICE_X27Y66         FDRE (Hold_fdre_C_D)         0.076     1.768    Audio_i/audio_zed_0/U0/line_in_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.551     2.088    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X33Y79         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     2.229 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/Q
                         net (fo=1, routed)           0.112     2.341    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[16]
    SLICE_X33Y80         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.815     1.181    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X33Y80         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[16]/C
                         clock pessimism             -0.030     1.151    
                         clock uncertainty            0.520     1.671    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.078     1.749    Audio_i/audio_zed_0/U0/line_in_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Audio_i/audio_zed_0/U0/line_in_l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.597     0.933    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.568     2.105    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X28Y77         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     2.246 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[9]/Q
                         net (fo=1, routed)           0.104     2.350    Audio_i/audio_zed_0/U0/line_in_l_freeze_48[9]
    SLICE_X31Y77         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.831     1.197    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X31Y77         FDRE                                         r  Audio_i/audio_zed_0/U0/line_in_l_reg[9]/C
                         clock pessimism             -0.030     1.167    
                         clock uncertainty            0.520     1.687    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.070     1.757    Audio_i/audio_zed_0/U0/line_in_l_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  zed_audio_clk_48M

Setup :           48  Failing Endpoints,  Worst Slack       -2.744ns,  Total Violation     -110.334ns
Hold  :           14  Failing Endpoints,  Worst Slack       -0.445ns,  Total Violation       -3.745ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.744ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.428ns  (logic 0.642ns (9.988%)  route 5.786ns (90.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 27.063 - 20.833 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 23.005 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.711    23.005    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y94         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.518    23.523 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[17]/Q
                         net (fo=1, routed)           5.786    29.309    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[17]
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.124    29.433 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    29.433    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X55Y94         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.539    27.063    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y94         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.115    27.178    
                         clock uncertainty           -0.520    26.658    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.031    26.689    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -29.433    
  -------------------------------------------------------------------
                         slack                                 -2.744    

Slack (VIOLATED) :        -2.706ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.388ns  (logic 0.642ns (10.050%)  route 5.746ns (89.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 27.063 - 20.833 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 23.005 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.711    23.005    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.518    23.523 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[20]/Q
                         net (fo=1, routed)           5.746    29.269    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[20]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.124    29.393 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    29.393    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.539    27.063    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.115    27.178    
                         clock uncertainty           -0.520    26.658    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029    26.687    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         26.687    
                         arrival time                         -29.393    
  -------------------------------------------------------------------
                         slack                                 -2.706    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.388ns  (logic 0.642ns (10.050%)  route 5.746ns (89.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 27.063 - 20.833 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 23.005 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.711    23.005    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y93         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518    23.523 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[14]/Q
                         net (fo=1, routed)           5.746    29.269    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[14]
    SLICE_X55Y93         LUT4 (Prop_lut4_I0_O)        0.124    29.393 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    29.393    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X55Y93         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.539    27.063    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y93         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.115    27.178    
                         clock uncertainty           -0.520    26.658    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)        0.031    26.689    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -29.393    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.693ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.377ns  (logic 0.642ns (10.068%)  route 5.735ns (89.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 27.063 - 20.833 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 23.005 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.711    23.005    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y94         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.518    23.523 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[18]/Q
                         net (fo=1, routed)           5.735    29.258    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[18]
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.124    29.382 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[58]_i_1/O
                         net (fo=1, routed)           0.000    29.382    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[58]_i_1_n_0
    SLICE_X55Y94         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.539    27.063    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y94         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/C
                         clock pessimism              0.115    27.178    
                         clock uncertainty           -0.520    26.658    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.031    26.689    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -29.382    
  -------------------------------------------------------------------
                         slack                                 -2.693    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.368ns  (logic 0.580ns (9.108%)  route 5.788ns (90.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 27.072 - 20.833 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 23.020 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.726    23.020    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.456    23.476 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[15]/Q
                         net (fo=1, routed)           5.788    29.264    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124    29.388 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[23]_i_1/O
                         net (fo=1, routed)           0.000    29.388    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[23]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.548    27.072    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/C
                         clock pessimism              0.115    27.187    
                         clock uncertainty           -0.520    26.667    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)        0.032    26.699    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]
  -------------------------------------------------------------------
                         required time                         26.699    
                         arrival time                         -29.388    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.682ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.362ns  (logic 0.580ns (9.117%)  route 5.782ns (90.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 27.070 - 20.833 ) 
    Source Clock Delay      (SCD):    3.017ns = ( 23.017 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.723    23.017    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y33         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456    23.473 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[5]/Q
                         net (fo=1, routed)           5.782    29.255    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[5]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124    29.379 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1/O
                         net (fo=1, routed)           0.000    29.379    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.546    27.070    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y33         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/C
                         clock pessimism              0.115    27.185    
                         clock uncertainty           -0.520    26.665    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.031    26.696    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         26.696    
                         arrival time                         -29.379    
  -------------------------------------------------------------------
                         slack                                 -2.682    

Slack (VIOLATED) :        -2.678ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.362ns  (logic 0.642ns (10.092%)  route 5.720ns (89.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 27.063 - 20.833 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 23.005 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.711    23.005    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.518    23.523 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[21]/Q
                         net (fo=1, routed)           5.720    29.243    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[21]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.124    29.367 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    29.367    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.539    27.063    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.115    27.178    
                         clock uncertainty           -0.520    26.658    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031    26.689    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -29.367    
  -------------------------------------------------------------------
                         slack                                 -2.678    

Slack (VIOLATED) :        -2.673ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.352ns  (logic 0.580ns (9.131%)  route 5.772ns (90.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 27.070 - 20.833 ) 
    Source Clock Delay      (SCD):    3.017ns = ( 23.017 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.723    23.017    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y33         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456    23.473 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[6]/Q
                         net (fo=1, routed)           5.772    29.245    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[6]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124    29.369 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[14]_i_1/O
                         net (fo=1, routed)           0.000    29.369    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[14]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.546    27.070    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y33         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/C
                         clock pessimism              0.115    27.185    
                         clock uncertainty           -0.520    26.665    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.031    26.696    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         26.696    
                         arrival time                         -29.369    
  -------------------------------------------------------------------
                         slack                                 -2.673    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.328ns  (logic 0.642ns (10.145%)  route 5.686ns (89.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.228ns = ( 27.062 - 20.833 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 23.004 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.710    23.004    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y91         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518    23.522 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[6]/Q
                         net (fo=1, routed)           5.686    29.208    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[6]
    SLICE_X55Y91         LUT4 (Prop_lut4_I0_O)        0.124    29.332 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[46]_i_1/O
                         net (fo=1, routed)           0.000    29.332    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[46]_i_1_n_0
    SLICE_X55Y91         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.538    27.062    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y91         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]/C
                         clock pessimism              0.115    27.177    
                         clock uncertainty           -0.520    26.657    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.031    26.688    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]
  -------------------------------------------------------------------
                         required time                         26.688    
                         arrival time                         -29.332    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.643ns  (required time - arrival time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.327ns  (logic 0.642ns (10.147%)  route 5.685ns (89.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 27.063 - 20.833 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 23.005 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.711    23.005    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.518    23.523 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[22]/Q
                         net (fo=1, routed)           5.685    29.208    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[22]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.124    29.332 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    29.332    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.612    23.625    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.539    27.063    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y95         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.115    27.178    
                         clock uncertainty           -0.520    26.658    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031    26.689    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         26.689    
                         arrival time                         -29.332    
  -------------------------------------------------------------------
                         slack                                 -2.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.445ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.467ns (10.613%)  route 3.933ns (89.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.901ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.551     2.730    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.367     3.097 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[14]/Q
                         net (fo=1, routed)           3.933     7.031    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[14]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.100     7.131 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1/O
                         net (fo=1, routed)           0.000     7.131    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.723     6.901    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/C
                         clock pessimism             -0.115     6.786    
                         clock uncertainty            0.520     7.306    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.270     7.576    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.576    
                         arrival time                           7.131    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.467ns (10.613%)  route 3.933ns (89.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.901ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.551     2.730    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y36         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.367     3.097 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[18]/Q
                         net (fo=1, routed)           3.933     7.031    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[18]
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.100     7.131 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[26]_i_1/O
                         net (fo=1, routed)           0.000     7.131    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[26]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.723     6.901    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y36         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/C
                         clock pessimism             -0.115     6.786    
                         clock uncertainty            0.520     7.306    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.270     7.576    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.576    
                         arrival time                           7.131    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.444ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.467ns (10.613%)  route 3.933ns (89.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.550     2.729    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y34         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.367     3.096 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[10]/Q
                         net (fo=1, routed)           3.933     7.030    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.100     7.130 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[18]_i_1/O
                         net (fo=1, routed)           0.000     7.130    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[18]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.721     6.899    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y34         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]/C
                         clock pessimism             -0.115     6.784    
                         clock uncertainty            0.520     7.304    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.270     7.574    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.574    
                         arrival time                           7.130    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.412ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.467ns (10.533%)  route 3.967ns (89.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.548     2.727    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.367     3.095 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[0]/Q
                         net (fo=1, routed)           3.967     7.061    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I0_O)        0.100     7.161 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[8]_i_1/O
                         net (fo=1, routed)           0.000     7.161    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[8]_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.719     6.897    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]/C
                         clock pessimism             -0.115     6.782    
                         clock uncertainty            0.520     7.302    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.271     7.573    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.573    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.392ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.518ns (11.615%)  route 3.942ns (88.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.890ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.534     2.713    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y90         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.418     3.131 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[2]/Q
                         net (fo=1, routed)           3.942     7.073    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[2]
    SLICE_X55Y90         LUT4 (Prop_lut4_I0_O)        0.100     7.173 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[42]_i_1/O
                         net (fo=1, routed)           0.000     7.173    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[42]_i_1_n_0
    SLICE_X55Y90         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.712     6.890    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y90         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42]/C
                         clock pessimism             -0.115     6.775    
                         clock uncertainty            0.520     7.295    
    SLICE_X55Y90         FDRE (Hold_fdre_C_D)         0.270     7.565    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42]
  -------------------------------------------------------------------
                         required time                         -7.565    
                         arrival time                           7.173    
  -------------------------------------------------------------------
                         slack                                 -0.392    

Slack (VIOLATED) :        -0.341ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.467ns (10.367%)  route 4.038ns (89.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.901ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.551     2.730    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y36         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.367     3.097 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[17]/Q
                         net (fo=1, routed)           4.038     7.135    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[17]
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.100     7.235 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1/O
                         net (fo=1, routed)           0.000     7.235    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.723     6.901    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y36         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/C
                         clock pessimism             -0.115     6.786    
                         clock uncertainty            0.520     7.306    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.270     7.576    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.576    
                         arrival time                           7.235    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.300ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.518ns (11.381%)  route 4.034ns (88.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.892ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.536     2.715    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X54Y93         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.418     3.133 r  Audio_i/audio_zed_0/U0/hphone_l_freeze_100_reg[12]/Q
                         net (fo=1, routed)           4.034     7.166    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l0_out[12]
    SLICE_X55Y93         LUT4 (Prop_lut4_I0_O)        0.100     7.266 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     7.266    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X55Y93         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.714     6.892    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X55Y93         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism             -0.115     6.777    
                         clock uncertainty            0.520     7.297    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.269     7.566    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -7.566    
                         arrival time                           7.266    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.214ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.467ns (10.085%)  route 4.164ns (89.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.548     2.727    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.367     3.095 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[2]/Q
                         net (fo=1, routed)           4.164     7.258    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[2]
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.100     7.358 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1/O
                         net (fo=1, routed)           0.000     7.358    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.719     6.897    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]/C
                         clock pessimism             -0.115     6.782    
                         clock uncertainty            0.520     7.302    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.270     7.572    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.572    
                         arrival time                           7.358    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.213ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.467ns (10.082%)  route 4.165ns (89.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.548     2.727    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.367     3.095 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[1]/Q
                         net (fo=1, routed)           4.165     7.259    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[1]
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.100     7.359 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[9]_i_1/O
                         net (fo=1, routed)           0.000     7.359    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[9]_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.719     6.897    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y32         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]/C
                         clock pessimism             -0.115     6.782    
                         clock uncertainty            0.520     7.302    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.270     7.572    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.572    
                         arrival time                           7.359    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.467ns (9.860%)  route 4.269ns (90.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.901ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.551     2.730    Audio_i/audio_zed_0/U0/clk_100
    SLICE_X61Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.367     3.097 r  Audio_i/audio_zed_0/U0/hphone_r_freeze_100_reg[12]/Q
                         net (fo=1, routed)           4.269     7.367    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r0_out[12]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.100     7.467 r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[20]_i_1/O
                         net (fo=1, routed)           0.000     7.467    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[20]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.806     3.100    Audio_i/audio_zed_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.723     6.901    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X60Y35         FDRE                                         r  Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/C
                         clock pessimism             -0.115     6.786    
                         clock uncertainty            0.520     7.306    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.269     7.575    Audio_i/audio_zed_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.575    
                         arrival time                           7.467    
  -------------------------------------------------------------------
                         slack                                 -0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.580ns (13.076%)  route 3.855ns (86.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.730     3.024    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X74Y37         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=10, routed)          1.490     4.970    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X84Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          2.366     7.459    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X96Y36         FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.619    12.799    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X96Y36         FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[52]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X96Y36         FDCE (Recov_fdce_C_CLR)     -0.319    12.555    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[52]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[53]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.580ns (13.076%)  route 3.855ns (86.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.730     3.024    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X74Y37         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=10, routed)          1.490     4.970    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X84Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          2.366     7.459    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X96Y36         FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.619    12.799    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X96Y36         FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[53]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X96Y36         FDCE (Recov_fdce_C_CLR)     -0.319    12.555    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[53]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.580ns (13.076%)  route 3.855ns (86.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.730     3.024    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X74Y37         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=10, routed)          1.490     4.970    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X84Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          2.366     7.459    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X96Y36         FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.619    12.799    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X96Y36         FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[54]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X96Y36         FDCE (Recov_fdce_C_CLR)     -0.319    12.555    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[54]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[51]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.580ns (13.474%)  route 3.725ns (86.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.730     3.024    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X74Y37         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=10, routed)          1.490     4.970    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X84Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          2.235     7.329    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X97Y35         FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.619    12.799    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X97Y35         FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[51]/C
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X97Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.469    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[51]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.580ns (14.264%)  route 3.486ns (85.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.730     3.024    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X74Y37         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=10, routed)          1.490     4.970    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X84Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          1.997     7.090    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X95Y31         FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.614    12.793    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X95Y31         FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[39]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X95Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.464    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[39]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.580ns (14.264%)  route 3.486ns (85.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.730     3.024    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X74Y37         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=10, routed)          1.490     4.970    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X84Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          1.997     7.090    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X95Y31         FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.614    12.793    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X95Y31         FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[40]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X95Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.464    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[40]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[44]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.580ns (14.264%)  route 3.486ns (85.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.730     3.024    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X74Y37         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=10, routed)          1.490     4.970    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X84Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          1.997     7.090    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X95Y31         FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.614    12.793    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X95Y31         FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[44]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X95Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.464    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[44]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[43]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.642ns (15.774%)  route 3.428ns (84.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.712     3.006    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X54Y97         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/Q
                         net (fo=11, routed)          1.259     4.783    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/q_reg_reg[1]
    SLICE_X54Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.907 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2/O
                         net (fo=67, routed)          2.169     7.076    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2_n_0
    SLICE_X62Y107        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.713    12.892    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/s00_axi_aclk
    SLICE_X62Y107        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[43]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X62Y107        FDCE (Recov_fdce_C_CLR)     -0.319    12.548    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[43]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[44]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.642ns (15.774%)  route 3.428ns (84.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.712     3.006    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X54Y97         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/Q
                         net (fo=11, routed)          1.259     4.783    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/q_reg_reg[1]
    SLICE_X54Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.907 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2/O
                         net (fo=67, routed)          2.169     7.076    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2_n_0
    SLICE_X62Y107        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.713    12.892    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/s00_axi_aclk
    SLICE_X62Y107        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[44]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X62Y107        FDCE (Recov_fdce_C_CLR)     -0.319    12.548    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[44]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.642ns (15.774%)  route 3.428ns (84.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.712     3.006    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X54Y97         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[1]/Q
                         net (fo=11, routed)          1.259     4.783    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/q_reg_reg[1]
    SLICE_X54Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.907 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2/O
                         net (fo=67, routed)          2.169     7.076    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2_n_0
    SLICE_X62Y107        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       1.713    12.892    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/s00_axi_aclk
    SLICE_X62Y107        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[45]/C
                         clock pessimism              0.129    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X62Y107        FDCE (Recov_fdce_C_CLR)     -0.319    12.548    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[45]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  5.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[45]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.442%)  route 0.545ns (74.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.579     0.915    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=2, routed)           0.148     1.203    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.248 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=67, routed)          0.397     1.646    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X60Y101        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.935     1.301    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[45]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[50]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.442%)  route 0.545ns (74.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.579     0.915    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=2, routed)           0.148     1.203    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.248 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=67, routed)          0.397     1.646    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X60Y101        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.935     1.301    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[50]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[51]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.442%)  route 0.545ns (74.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.579     0.915    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=2, routed)           0.148     1.203    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.248 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=67, routed)          0.397     1.646    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X60Y101        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.935     1.301    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[51]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.442%)  route 0.545ns (74.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.579     0.915    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=2, routed)           0.148     1.203    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.248 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=67, routed)          0.397     1.646    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X60Y101        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.935     1.301    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X60Y101        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[53]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[56]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.534%)  route 0.310ns (62.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.558     0.894    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X47Y36         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/Q
                         net (fo=2, routed)           0.147     1.182    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s_trigger
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.227 f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          0.162     1.389    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X38Y36         FDCE                                         f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.824     1.190    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X38Y36         FDCE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[56]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[57]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.534%)  route 0.310ns (62.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.558     0.894    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X47Y36         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/Q
                         net (fo=2, routed)           0.147     1.182    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s_trigger
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.227 f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          0.162     1.389    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X38Y36         FDCE                                         f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.824     1.190    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X38Y36         FDCE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[57]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[58]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.534%)  route 0.310ns (62.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.558     0.894    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X47Y36         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/Q
                         net (fo=2, routed)           0.147     1.182    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s_trigger
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.227 f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          0.162     1.389    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X38Y36         FDCE                                         f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.824     1.190    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X38Y36         FDCE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[58]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[60]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.534%)  route 0.310ns (62.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.558     0.894    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X47Y36         FDRE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s_trigger_reg/Q
                         net (fo=2, routed)           0.147     1.182    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s_trigger
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.227 f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=67, routed)          0.162     1.389    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X38Y36         FDCE                                         f  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.824     1.190    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X38Y36         FDCE                                         r  Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[60]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.RES_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[42]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.545%)  route 0.639ns (77.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.579     0.915    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=2, routed)           0.148     1.203    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.248 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=67, routed)          0.491     1.740    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X66Y100        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.935     1.301    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X66Y100        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[42]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[52]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.545%)  route 0.639ns (77.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.579     0.915    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=2, routed)           0.148     1.203    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X65Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.248 f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=67, routed)          0.491     1.740    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X66Y100        FDCE                                         f  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12545, routed)       0.935     1.301    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X66Y100        FDCE                                         r  Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[52]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.541    





