<html>
<head>
	<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
	Xilinx Driver lltemac v1_00_b: Globals - Defines
</title>
<link href="../../../../../../../doc/usenglish/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindexHL" href="globals.html">Globals</a></div>
<div class="qindex"><a class="qindex" href="globals.html">All</a> | <a class="qindex" href="globals_func.html">Functions</a> | <a class="qindex" href="globals_type.html">Typedefs</a> | <a class="qindexHL" href="globals_defs.html">Defines</a></div>
<div class="qindex"><a class="qindex" href="#index_x">x</a></div>

<p>

<p>
<h3><a class="anchor" name="index_x">- x -</a></h3><ul>
<li>XLlTemac_GetPhysicalInterface
: <a class="el" href="xlltemac_8h.html#a41">xlltemac.h</a><li>XLlTemac_IntClear
: <a class="el" href="xlltemac_8h.html#a46">xlltemac.h</a><li>XLlTemac_IntDisable
: <a class="el" href="xlltemac_8h.html#a44">xlltemac.h</a><li>XLlTemac_IntEnable
: <a class="el" href="xlltemac_8h.html#a43">xlltemac.h</a><li>XLlTemac_IntPending
: <a class="el" href="xlltemac_8h.html#a45">xlltemac.h</a><li>XLlTemac_IsDma
: <a class="el" href="xlltemac_8h.html#a35">xlltemac.h</a><li>XLlTemac_IsFifo
: <a class="el" href="xlltemac_8h.html#a36">xlltemac.h</a><li>XLlTemac_IsRecvFrameDropped
: <a class="el" href="xlltemac_8h.html#a38">xlltemac.h</a><li>XLlTemac_IsRxCsum
: <a class="el" href="xlltemac_8h.html#a39">xlltemac.h</a><li>XLlTemac_IsStarted
: <a class="el" href="xlltemac_8h.html#a34">xlltemac.h</a><li>XLlTemac_IsTxCsum
: <a class="el" href="xlltemac_8h.html#a40">xlltemac.h</a><li>XLlTemac_LlDevBaseAddress
: <a class="el" href="xlltemac_8h.html#a37">xlltemac.h</a><li>XLlTemac_ReadIndirectReg
: <a class="el" href="xlltemac__hw_8h.html#a113">xlltemac_hw.h</a><li>XLlTemac_ReadReg
: <a class="el" href="xlltemac__hw_8h.html#a111">xlltemac_hw.h</a><li>XLlTemac_Status
: <a class="el" href="xlltemac_8h.html#a42">xlltemac.h</a><li>XLlTemac_WriteIndirectReg
: <a class="el" href="xlltemac__hw_8h.html#a114">xlltemac_hw.h</a><li>XLlTemac_WriteReg
: <a class="el" href="xlltemac__hw_8h.html#a112">xlltemac_hw.h</a><li>XTE_AFM_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a23">xlltemac_hw.h</a><li>XTE_AFM_PM_MASK
: <a class="el" href="xlltemac__hw_8h.html#a97">xlltemac_hw.h</a><li>XTE_BD_RX_CSRAW_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a105">xlltemac_hw.h</a><li>XTE_BD_TX_CSBEGIN_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a101">xlltemac_hw.h</a><li>XTE_BD_TX_CSCNTRL_CALC_MASK
: <a class="el" href="xlltemac__hw_8h.html#a106">xlltemac_hw.h</a><li>XTE_BD_TX_CSCNTRL_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a103">xlltemac_hw.h</a><li>XTE_BD_TX_CSINIT_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a104">xlltemac_hw.h</a><li>XTE_BD_TX_CSINSERT_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a102">xlltemac_hw.h</a><li>XTE_BROADCAST_OPTION
: <a class="el" href="xlltemac_8h.html#a12">xlltemac.h</a><li>XTE_CTL_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a10">xlltemac_hw.h</a><li>XTE_CTL_WEN_MASK
: <a class="el" href="xlltemac__hw_8h.html#a43">xlltemac_hw.h</a><li>XTE_DEFAULT_OPTIONS
: <a class="el" href="xlltemac_8h.html#a14">xlltemac.h</a><li>XTE_EMMC_GPCS_MASK
: <a class="el" href="xlltemac__hw_8h.html#a73">xlltemac_hw.h</a><li>XTE_EMMC_HOST_MASK
: <a class="el" href="xlltemac__hw_8h.html#a74">xlltemac_hw.h</a><li>XTE_EMMC_LINKSPD_10
: <a class="el" href="xlltemac__hw_8h.html#a77">xlltemac_hw.h</a><li>XTE_EMMC_LINKSPD_100
: <a class="el" href="xlltemac__hw_8h.html#a78">xlltemac_hw.h</a><li>XTE_EMMC_LINKSPD_1000
: <a class="el" href="xlltemac__hw_8h.html#a79">xlltemac_hw.h</a><li>XTE_EMMC_LINKSPEED_MASK
: <a class="el" href="xlltemac__hw_8h.html#a70">xlltemac_hw.h</a><li>XTE_EMMC_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a16">xlltemac_hw.h</a><li>XTE_EMMC_RGMII_MASK
: <a class="el" href="xlltemac__hw_8h.html#a71">xlltemac_hw.h</a><li>XTE_EMMC_RX16BIT
: <a class="el" href="xlltemac__hw_8h.html#a76">xlltemac_hw.h</a><li>XTE_EMMC_SGMII_MASK
: <a class="el" href="xlltemac__hw_8h.html#a72">xlltemac_hw.h</a><li>XTE_EMMC_TX16BIT
: <a class="el" href="xlltemac__hw_8h.html#a75">xlltemac_hw.h</a><li>XTE_FCC_FCRX_MASK
: <a class="el" href="xlltemac__hw_8h.html#a68">xlltemac_hw.h</a><li>XTE_FCC_FCTX_MASK
: <a class="el" href="xlltemac__hw_8h.html#a69">xlltemac_hw.h</a><li>XTE_FCC_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a15">xlltemac_hw.h</a><li>XTE_FCS_INSERT_OPTION
: <a class="el" href="xlltemac_8h.html#a8">xlltemac.h</a><li>XTE_FCS_STRIP_OPTION
: <a class="el" href="xlltemac_8h.html#a7">xlltemac.h</a><li>XTE_FLOW_CONTROL_OPTION
: <a class="el" href="xlltemac_8h.html#a6">xlltemac.h</a><li>XTE_IE_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a7">xlltemac_hw.h</a><li>XTE_IFGP_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a4">xlltemac_hw.h</a><li>XTE_INT_ALL_MASK
: <a class="el" href="xlltemac__hw_8h.html#a41">xlltemac_hw.h</a><li>XTE_INT_AUTONEG_MASK
: <a class="el" href="xlltemac__hw_8h.html#a34">xlltemac_hw.h</a><li>XTE_INT_HARDACSCMPLT_MASK
: <a class="el" href="xlltemac__hw_8h.html#a33">xlltemac_hw.h</a><li>XTE_INT_MGT_LOCK_MASK
: <a class="el" href="xlltemac__hw_8h.html#a40">xlltemac_hw.h</a><li>XTE_INT_RC_MASK
: <a class="el" href="xlltemac__hw_8h.html#a35">xlltemac_hw.h</a><li>XTE_INT_RECV_ERROR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a42">xlltemac_hw.h</a><li>XTE_INT_RXDCM_LOCK_MASK
: <a class="el" href="xlltemac__hw_8h.html#a39">xlltemac_hw.h</a><li>XTE_INT_RXFIFOOVR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a37">xlltemac_hw.h</a><li>XTE_INT_RXRJECT_MASK
: <a class="el" href="xlltemac__hw_8h.html#a36">xlltemac_hw.h</a><li>XTE_INT_TC_MASK
: <a class="el" href="xlltemac__hw_8h.html#a38">xlltemac_hw.h</a><li>XTE_IP_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a6">xlltemac_hw.h</a><li>XTE_IS_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a5">xlltemac_hw.h</a><li>XTE_JUMBO_OPTION
: <a class="el" href="xlltemac_8h.html#a4">xlltemac.h</a><li>XTE_LENTYPE_ERR_OPTION
: <a class="el" href="xlltemac_8h.html#a9">xlltemac.h</a><li>XTE_LSW_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a9">xlltemac_hw.h</a><li>XTE_MAW0_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a21">xlltemac_hw.h</a><li>XTE_MAW1_ADDR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a94">xlltemac_hw.h</a><li>XTE_MAW1_MATADDR_SHIFT_MASK
: <a class="el" href="xlltemac__hw_8h.html#a96">xlltemac_hw.h</a><li>XTE_MAW1_MULTICADDR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a95">xlltemac_hw.h</a><li>XTE_MAW1_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a22">xlltemac_hw.h</a><li>XTE_MAW1_RNW_MASK
: <a class="el" href="xlltemac__hw_8h.html#a93">xlltemac_hw.h</a><li>XTE_MC_CLOCK_DIVIDE_MAX
: <a class="el" href="xlltemac__hw_8h.html#a91">xlltemac_hw.h</a><li>XTE_MC_MDIOEN_MASK
: <a class="el" href="xlltemac__hw_8h.html#a90">xlltemac_hw.h</a><li>XTE_MC_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a18">xlltemac_hw.h</a><li>XTE_MIIM_PHYAD_MASK
: <a class="el" href="xlltemac__hw_8h.html#a99">xlltemac_hw.h</a><li>XTE_MIIM_PHYAD_SHIFT
: <a class="el" href="xlltemac__hw_8h.html#a100">xlltemac_hw.h</a><li>XTE_MIIM_REGAD_MASK
: <a class="el" href="xlltemac__hw_8h.html#a98">xlltemac_hw.h</a><li>XTE_MIIMAI_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a27">xlltemac_hw.h</a><li>XTE_MIIMWD_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a26">xlltemac_hw.h</a><li>XTE_MSW_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a8">xlltemac_hw.h</a><li>XTE_MULTICAST_OPTION
: <a class="el" href="xlltemac_8h.html#a13">xlltemac.h</a><li>XTE_PHYC_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a17">xlltemac_hw.h</a><li>XTE_PHYC_RGLINKSPD_10
: <a class="el" href="xlltemac__hw_8h.html#a84">xlltemac_hw.h</a><li>XTE_PHYC_RGLINKSPD_100
: <a class="el" href="xlltemac__hw_8h.html#a85">xlltemac_hw.h</a><li>XTE_PHYC_RGLINKSPD_1000
: <a class="el" href="xlltemac__hw_8h.html#a86">xlltemac_hw.h</a><li>XTE_PHYC_RGMIIHD_MASK
: <a class="el" href="xlltemac__hw_8h.html#a82">xlltemac_hw.h</a><li>XTE_PHYC_RGMIILINK_MASK
: <a class="el" href="xlltemac__hw_8h.html#a83">xlltemac_hw.h</a><li>XTE_PHYC_RGMIILINKSPEED_MASK
: <a class="el" href="xlltemac__hw_8h.html#a81">xlltemac_hw.h</a><li>XTE_PHYC_SGLINKSPD_10
: <a class="el" href="xlltemac__hw_8h.html#a87">xlltemac_hw.h</a><li>XTE_PHYC_SGLINKSPD_100
: <a class="el" href="xlltemac__hw_8h.html#a88">xlltemac_hw.h</a><li>XTE_PHYC_SGLINKSPD_1000
: <a class="el" href="xlltemac__hw_8h.html#a89">xlltemac_hw.h</a><li>XTE_PHYC_SGMIILINKSPEED_MASK
: <a class="el" href="xlltemac__hw_8h.html#a80">xlltemac_hw.h</a><li>XTE_PROMISC_OPTION
: <a class="el" href="xlltemac_8h.html#a3">xlltemac.h</a><li>XTE_RAF_BCSTREJ_MASK
: <a class="el" href="xlltemac__hw_8h.html#a30">xlltemac_hw.h</a><li>XTE_RAF_HTRST_MASK
: <a class="el" href="xlltemac__hw_8h.html#a28">xlltemac_hw.h</a><li>XTE_RAF_MCSTREJ_MASK
: <a class="el" href="xlltemac__hw_8h.html#a29">xlltemac_hw.h</a><li>XTE_RAF_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a2">xlltemac_hw.h</a><li>XTE_RCW0_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a12">xlltemac_hw.h</a><li>XTE_RCW1_FCS_MASK
: <a class="el" href="xlltemac__hw_8h.html#a55">xlltemac_hw.h</a><li>XTE_RCW1_HD_MASK
: <a class="el" href="xlltemac__hw_8h.html#a58">xlltemac_hw.h</a><li>XTE_RCW1_JUM_MASK
: <a class="el" href="xlltemac__hw_8h.html#a54">xlltemac_hw.h</a><li>XTE_RCW1_LT_DIS_MASK
: <a class="el" href="xlltemac__hw_8h.html#a59">xlltemac_hw.h</a><li>XTE_RCW1_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a13">xlltemac_hw.h</a><li>XTE_RCW1_PAUSEADDR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a60">xlltemac_hw.h</a><li>XTE_RCW1_RST_MASK
: <a class="el" href="xlltemac__hw_8h.html#a53">xlltemac_hw.h</a><li>XTE_RCW1_RX_MASK
: <a class="el" href="xlltemac__hw_8h.html#a56">xlltemac_hw.h</a><li>XTE_RCW1_VLAN_MASK
: <a class="el" href="xlltemac__hw_8h.html#a57">xlltemac_hw.h</a><li>XTE_RDY_HARD_ACS_RDY_MASK
: <a class="el" href="xlltemac__hw_8h.html#a51">xlltemac_hw.h</a><li>XTE_RDY_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a11">xlltemac_hw.h</a><li>XTE_RECEIVER_ENABLE_OPTION
: <a class="el" href="xlltemac_8h.html#a11">xlltemac.h</a><li>XTE_RESET_HARD_DELAY_US
: <a class="el" href="xlltemac__hw_8h.html#a1">xlltemac_hw.h</a><li>XTE_RSE_AF_RR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a47">xlltemac_hw.h</a><li>XTE_RSE_AF_WR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a48">xlltemac_hw.h</a><li>XTE_RSE_CFG_RR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a49">xlltemac_hw.h</a><li>XTE_RSE_CFG_WR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a50">xlltemac_hw.h</a><li>XTE_RSE_FABR_RR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a44">xlltemac_hw.h</a><li>XTE_RSE_MIIM_RR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a45">xlltemac_hw.h</a><li>XTE_RSE_MIIM_WR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a46">xlltemac_hw.h</a><li>XTE_TC_FCS_MASK
: <a class="el" href="xlltemac__hw_8h.html#a63">xlltemac_hw.h</a><li>XTE_TC_HD_MASK
: <a class="el" href="xlltemac__hw_8h.html#a66">xlltemac_hw.h</a><li>XTE_TC_IFG_MASK
: <a class="el" href="xlltemac__hw_8h.html#a67">xlltemac_hw.h</a><li>XTE_TC_JUM_MASK
: <a class="el" href="xlltemac__hw_8h.html#a62">xlltemac_hw.h</a><li>XTE_TC_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a14">xlltemac_hw.h</a><li>XTE_TC_RST_MASK
: <a class="el" href="xlltemac__hw_8h.html#a61">xlltemac_hw.h</a><li>XTE_TC_TX_MASK
: <a class="el" href="xlltemac__hw_8h.html#a64">xlltemac_hw.h</a><li>XTE_TC_VLAN_MASK
: <a class="el" href="xlltemac__hw_8h.html#a65">xlltemac_hw.h</a><li>XTE_TFGP_IFGP_MASK
: <a class="el" href="xlltemac__hw_8h.html#a32">xlltemac_hw.h</a><li>XTE_TIE_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a25">xlltemac_hw.h</a><li>XTE_TIS_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a24">xlltemac_hw.h</a><li>XTE_TPF_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a3">xlltemac_hw.h</a><li>XTE_TPF_TPFV_MASK
: <a class="el" href="xlltemac__hw_8h.html#a31">xlltemac_hw.h</a><li>XTE_TRANSMITTER_ENABLE_OPTION
: <a class="el" href="xlltemac_8h.html#a10">xlltemac.h</a><li>XTE_UAW0_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a19">xlltemac_hw.h</a><li>XTE_UAW1_OFFSET
: <a class="el" href="xlltemac__hw_8h.html#a20">xlltemac_hw.h</a><li>XTE_UAW1_UNICASTADDR_MASK
: <a class="el" href="xlltemac__hw_8h.html#a92">xlltemac_hw.h</a><li>XTE_VLAN_OPTION
: <a class="el" href="xlltemac_8h.html#a5">xlltemac.h</a></ul>
<p class="Copyright">
Copyright &copy; 1995-2008 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

