/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [6:0] _01_;
  wire [11:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [32:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_53z;
  wire [7:0] celloutsig_0_54z;
  wire [7:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z[0] ? celloutsig_1_0z[8] : in_data[176]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? in_data[150] : celloutsig_1_0z[6]);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_0z[6] : celloutsig_0_0z[9]);
  assign celloutsig_0_2z = !(celloutsig_0_0z[6] ? celloutsig_0_1z : celloutsig_0_0z[6]);
  assign celloutsig_1_18z = ~celloutsig_1_16z;
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_3z[2]) & celloutsig_0_0z[1]);
  assign celloutsig_0_38z = ~(celloutsig_0_18z ^ celloutsig_0_35z);
  assign celloutsig_1_8z = ~(in_data[158] ^ celloutsig_1_0z[8]);
  assign celloutsig_1_14z = ~(celloutsig_1_6z ^ celloutsig_1_12z[7]);
  assign celloutsig_1_19z = ~(celloutsig_1_16z ^ celloutsig_1_3z);
  assign celloutsig_1_15z = { celloutsig_1_12z[7:0], 1'h0, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_7z } + { celloutsig_1_5z[5:0], 1'h1, celloutsig_1_14z, 1'h0, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_8z[5:4], celloutsig_0_7z } + celloutsig_0_0z[9:7];
  assign celloutsig_0_19z = { celloutsig_0_17z[2], celloutsig_0_0z } + { celloutsig_0_16z[1:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_21z = _00_ + celloutsig_0_19z[7:4];
  reg [6:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 7'h00;
    else _16_ <= celloutsig_0_9z[7:1];
  assign { _01_[6:5], _00_, _01_[0] } = _16_;
  assign celloutsig_0_6z = celloutsig_0_0z[11:3] % { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[16:8], celloutsig_0_4z } % { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_28z = in_data[45:40] != celloutsig_0_9z[5:0];
  assign celloutsig_0_32z = { celloutsig_0_31z[6:2], celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_18z } != { celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_1_0z = - in_data[188:180];
  assign celloutsig_0_9z = - celloutsig_0_0z[8:1];
  assign celloutsig_0_23z = - { celloutsig_0_6z[2:1], celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[90:81], celloutsig_0_3z } !== { celloutsig_0_3z[3:1], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[28:18] !== in_data[14:4];
  assign celloutsig_0_54z = ~ { celloutsig_0_3z[3:1], celloutsig_0_48z, celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[46:42] | in_data[62:58];
  assign celloutsig_1_7z = & { celloutsig_1_5z, in_data[135:131] };
  assign celloutsig_0_14z = & { _00_[3:2], celloutsig_0_11z };
  assign celloutsig_0_30z = & { celloutsig_0_20z[7:6], celloutsig_0_15z };
  assign celloutsig_0_35z = celloutsig_0_31z[13] & celloutsig_0_12z;
  assign celloutsig_1_6z = celloutsig_1_2z & celloutsig_1_0z[5];
  assign celloutsig_0_33z = | celloutsig_0_5z[5:3];
  assign celloutsig_1_2z = ~^ { celloutsig_1_0z[8:1], celloutsig_1_1z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_6z[2:1], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_46z = ^ { celloutsig_0_22z[3], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_33z };
  assign celloutsig_1_16z = ^ celloutsig_1_15z;
  assign celloutsig_0_18z = ^ { _00_[1:0], _01_[0], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_53z = { celloutsig_0_5z[7:2], celloutsig_0_38z } >> { celloutsig_0_23z[9:8], celloutsig_0_3z };
  assign celloutsig_1_5z = in_data[104:97] >> in_data[112:105];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_8z } >> { celloutsig_1_0z[5:3], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, 1'h0, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_15z = celloutsig_0_0z[4:0] >> { celloutsig_0_0z[5:2], celloutsig_0_4z };
  assign celloutsig_0_17z = celloutsig_0_16z >> _00_[3:1];
  assign celloutsig_0_29z = celloutsig_0_23z[8:3] >> in_data[42:37];
  assign celloutsig_0_22z = celloutsig_0_20z[5:2] >> { celloutsig_0_6z[6], celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[27:16] ~^ in_data[42:31];
  assign celloutsig_0_13z = { celloutsig_0_5z[3:2], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z } ~^ { celloutsig_0_11z[0], celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_0z[6:4] ~^ celloutsig_0_5z[7:5];
  assign celloutsig_0_20z = { _01_[6:5], _00_, _01_[0], celloutsig_0_4z } ~^ in_data[81:74];
  assign celloutsig_0_48z = { celloutsig_0_15z[3], celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_46z } ^ { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_33z };
  assign celloutsig_0_37z = ~((celloutsig_0_12z & celloutsig_0_20z[5]) | celloutsig_0_30z);
  assign celloutsig_0_40z = ~((celloutsig_0_37z & celloutsig_0_28z) | celloutsig_0_15z[3]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_0z[8] & in_data[141]));
  assign celloutsig_0_25z = ~((celloutsig_0_4z & celloutsig_0_5z[6]) | (celloutsig_0_19z[8] & _00_[1]));
  assign { celloutsig_0_5z[0], celloutsig_0_5z[3:2], celloutsig_0_5z[4], celloutsig_0_5z[7:5] } = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[80:78] } ~^ { celloutsig_0_2z, in_data[71:70], in_data[72], in_data[75:73] };
  assign { celloutsig_0_31z[27], celloutsig_0_31z[30:29], celloutsig_0_31z[31], celloutsig_0_31z[32], celloutsig_0_31z[14:5], celloutsig_0_31z[2], celloutsig_0_31z[3], celloutsig_0_31z[4], celloutsig_0_31z[1:0], celloutsig_0_31z[26:15] } = { celloutsig_0_5z[0], celloutsig_0_5z[3:2], celloutsig_0_5z[4], celloutsig_0_5z[5], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_16z[0], celloutsig_0_27z, celloutsig_0_16z[2], celloutsig_0_13z[0], celloutsig_0_13z[1], celloutsig_0_21z[1:0], celloutsig_0_9z, celloutsig_0_17z[1], celloutsig_0_17z[2], celloutsig_0_14z, celloutsig_0_17z[0], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z, _01_[6:5], _00_, _01_[0], celloutsig_0_12z, celloutsig_0_21z[3:2] };
  assign _01_[4:1] = _00_;
  assign celloutsig_0_5z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
