#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024332c3cf70 .scope module, "ASYNC_FIFO_tb" "ASYNC_FIFO_tb" 2 4;
 .timescale -9 -12;
P_0000024332c3ddc0 .param/l "Address" 0 2 9, +C4<00000000000000000000000000000011>;
P_0000024332c3ddf8 .param/l "Data_width" 0 2 7, +C4<00000000000000000000000000001000>;
P_0000024332c3de30 .param/l "Depth" 0 2 8, +C4<00000000000000000000000000001000>;
P_0000024332c3de68 .param/l "NUM_STAGES" 0 2 10, +C4<00000000000000000000000000000010>;
v0000024332c96960_0 .var "Rclk", 0 0;
v0000024332c974a0_0 .net "Rdata", 7 0, v0000024332c977c0_0;  1 drivers
v0000024332c96c80_0 .net "Rempty", 0 0, v0000024332c97900_0;  1 drivers
v0000024332c96e60_0 .var "Rinc", 0 0;
v0000024332c990f0_0 .var "Rrst", 0 0;
v0000024332c97f70_0 .var "Wclk", 0 0;
v0000024332c98ab0_0 .net "Wfull", 0 0, L_0000024332c346a0;  1 drivers
v0000024332c98830_0 .var "Winc", 0 0;
v0000024332c98a10_0 .var "Wrdata", 7 0;
v0000024332c98790_0 .var "Wrst", 0 0;
v0000024332c98330 .array "expected", 31 0, 7 0;
v0000024332c98650_0 .var/i "i", 31 0;
v0000024332c98f10_0 .var/i "read_idx", 31 0;
v0000024332c98b50_0 .var/i "write_idx", 31 0;
S_0000024332bf41d0 .scope module, "DUT" "ASYNC_FIFO" 2 31, 3 6 0, S_0000024332c3cf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_0000024332bf4360 .param/l "Address" 0 3 10, +C4<00000000000000000000000000000011>;
P_0000024332bf4398 .param/l "Data_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_0000024332bf43d0 .param/l "Depth" 0 3 9, +C4<00000000000000000000000000001000>;
P_0000024332bf4408 .param/l "NUM_STAGES" 0 3 11, +C4<00000000000000000000000000000010>;
L_0000024332c346a0 .functor BUFZ 1, v0000024332c96fa0_0, C4<0>, C4<0>, C4<0>;
v0000024332c96280_0 .net "R2q_wptr_internal", 3 0, v0000024332c31a80_0;  1 drivers
v0000024332c96820_0 .net "Radder_internal", 2 0, L_0000024332c988d0;  1 drivers
v0000024332c96460_0 .net "Rclk", 0 0, v0000024332c96960_0;  1 drivers
v0000024332c972c0_0 .net "Rdata", 7 0, v0000024332c977c0_0;  alias, 1 drivers
v0000024332c97720_0 .net "Rempty", 0 0, v0000024332c97900_0;  alias, 1 drivers
v0000024332c96500_0 .net "Rinc", 0 0, v0000024332c96e60_0;  1 drivers
v0000024332c96640_0 .net "Rptr_internal", 3 0, v0000024332c95c40_0;  1 drivers
v0000024332c97180_0 .net "Rrst", 0 0, v0000024332c990f0_0;  1 drivers
v0000024332c97860_0 .net "Wadder_internal", 2 0, L_0000024332c99e10;  1 drivers
v0000024332c95ec0_0 .net "Wclk", 0 0, v0000024332c97f70_0;  1 drivers
v0000024332c96be0_0 .net "Wclken_internal", 0 0, v0000024332c31f80_0;  1 drivers
v0000024332c966e0_0 .net "Wfull", 0 0, L_0000024332c346a0;  alias, 1 drivers
v0000024332c968c0_0 .net "Wfull_internal", 0 0, v0000024332c96fa0_0;  1 drivers
v0000024332c96000_0 .net "Winc", 0 0, v0000024332c98830_0;  1 drivers
v0000024332c960a0_0 .net "Wptr_internal", 3 0, v0000024332c95e20_0;  1 drivers
v0000024332c96140_0 .net "Wq2_rptr_internal", 3 0, v0000024332c31580_0;  1 drivers
v0000024332c961e0_0 .net "Wrdata", 7 0, v0000024332c98a10_0;  1 drivers
v0000024332c97220_0 .net "Wrst", 0 0, v0000024332c98790_0;  1 drivers
S_0000024332c3ef80 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 3 95, 4 1 0, S_0000024332bf41d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_0000024332c30730 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_0000024332c30768 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v0000024332c314e0_0 .net "ASYNC", 3 0, v0000024332c95c40_0;  alias, 1 drivers
v0000024332c31620_0 .net "CLK", 0 0, v0000024332c97f70_0;  alias, 1 drivers
v0000024332c32200_0 .net "RST", 0 0, v0000024332c98790_0;  alias, 1 drivers
v0000024332c31580_0 .var "SYNC", 3 0;
v0000024332c32160_0 .var/i "i", 31 0;
v0000024332c31760 .array "sync_reg", 0 3, 1 0;
v0000024332c31760_0 .array/port v0000024332c31760, 0;
v0000024332c31760_1 .array/port v0000024332c31760, 1;
v0000024332c31760_2 .array/port v0000024332c31760, 2;
v0000024332c31760_3 .array/port v0000024332c31760, 3;
E_0000024332c3b380 .event anyedge, v0000024332c31760_0, v0000024332c31760_1, v0000024332c31760_2, v0000024332c31760_3;
E_0000024332c3b040/0 .event negedge, v0000024332c32200_0;
E_0000024332c3b040/1 .event posedge, v0000024332c31620_0;
E_0000024332c3b040 .event/or E_0000024332c3b040/0, E_0000024332c3b040/1;
S_0000024332c3f110 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 3 108, 4 1 0, S_0000024332bf41d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_0000024332c30530 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_0000024332c30568 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v0000024332c322a0_0 .net "ASYNC", 3 0, v0000024332c95e20_0;  alias, 1 drivers
v0000024332c31800_0 .net "CLK", 0 0, v0000024332c96960_0;  alias, 1 drivers
v0000024332c31c60_0 .net "RST", 0 0, v0000024332c990f0_0;  alias, 1 drivers
v0000024332c31a80_0 .var "SYNC", 3 0;
v0000024332c31e40_0 .var/i "i", 31 0;
v0000024332c31ee0 .array "sync_reg", 0 3, 1 0;
v0000024332c31ee0_0 .array/port v0000024332c31ee0, 0;
v0000024332c31ee0_1 .array/port v0000024332c31ee0, 1;
v0000024332c31ee0_2 .array/port v0000024332c31ee0, 2;
v0000024332c31ee0_3 .array/port v0000024332c31ee0, 3;
E_0000024332c3a900 .event anyedge, v0000024332c31ee0_0, v0000024332c31ee0_1, v0000024332c31ee0_2, v0000024332c31ee0_3;
E_0000024332c3af00/0 .event negedge, v0000024332c31c60_0;
E_0000024332c3af00/1 .event posedge, v0000024332c31800_0;
E_0000024332c3af00 .event/or E_0000024332c3af00/0, E_0000024332c3af00/1;
S_0000024332c443f0 .scope module, "Clogic" "Comb_logic" 3 53, 5 1 0, S_0000024332bf41d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v0000024332c31f80_0 .var "Wclken", 0 0;
v0000024332c320c0_0 .net "Wfull", 0 0, v0000024332c96fa0_0;  alias, 1 drivers
v0000024332c318a0_0 .net "Winc", 0 0, v0000024332c98830_0;  alias, 1 drivers
E_0000024332c3a980 .event anyedge, v0000024332c318a0_0, v0000024332c320c0_0;
S_0000024332c44580 .scope module, "FIFO_MEM" "FIFO_MEMORY" 3 66, 6 1 0, S_0000024332bf41d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rclk";
P_0000024332c3e750 .param/l "Address" 0 6 5, +C4<00000000000000000000000000000011>;
P_0000024332c3e788 .param/l "Data_width" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000024332c3e7c0 .param/l "Depth" 0 6 4, +C4<00000000000000000000000000001000>;
v0000024332c31940 .array "MEM", 0 7, 7 0;
v0000024332c97ae0_0 .net "Radder", 2 0, L_0000024332c988d0;  alias, 1 drivers
v0000024332c97a40_0 .net "Rclk", 0 0, v0000024332c96960_0;  alias, 1 drivers
v0000024332c977c0_0 .var "Rdata", 7 0;
v0000024332c963c0_0 .net "Wadder", 2 0, L_0000024332c99e10;  alias, 1 drivers
v0000024332c96320_0 .net "Wclk", 0 0, v0000024332c97f70_0;  alias, 1 drivers
v0000024332c97680_0 .net "Wclken", 0 0, v0000024332c31f80_0;  alias, 1 drivers
v0000024332c979a0_0 .net "Wrdata", 7 0, v0000024332c98a10_0;  alias, 1 drivers
E_0000024332c3b000 .event posedge, v0000024332c31800_0;
E_0000024332c3ae00 .event posedge, v0000024332c31620_0;
S_0000024332c97c00 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 3 79, 7 1 0, S_0000024332bf41d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 4 "Rptr";
P_0000024332c3b600 .param/l "Address" 0 7 1, +C4<00000000000000000000000000000011>;
v0000024332c97360_0 .net "R2q_wptr", 3 0, v0000024332c31a80_0;  alias, 1 drivers
v0000024332c96dc0_0 .net "Radder", 2 0, L_0000024332c988d0;  alias, 1 drivers
v0000024332c96a00_0 .net "Rclk", 0 0, v0000024332c96960_0;  alias, 1 drivers
v0000024332c97900_0 .var "Rempty", 0 0;
v0000024332c97540_0 .net "Rinc", 0 0, v0000024332c96e60_0;  alias, 1 drivers
v0000024332c95c40_0 .var "Rptr", 3 0;
v0000024332c970e0_0 .var "Rptr_binary_current", 3 0;
v0000024332c96b40_0 .var "Rptr_binary_next", 3 0;
v0000024332c95ce0_0 .var "Rptr_gray_next", 3 0;
v0000024332c975e0_0 .net "Rrst", 0 0, v0000024332c990f0_0;  alias, 1 drivers
E_0000024332c3b640 .event anyedge, v0000024332c970e0_0, v0000024332c97540_0, v0000024332c97900_0, v0000024332c96b40_0;
L_0000024332c988d0 .part v0000024332c970e0_0, 0, 3;
S_0000024332c97d90 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 3 42, 8 21 0, S_0000024332bf41d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_0000024332c3b080 .param/l "Address" 0 8 22, +C4<00000000000000000000000000000011>;
v0000024332c96aa0_0 .net "Wadder", 2 0, L_0000024332c99e10;  alias, 1 drivers
v0000024332c95d80_0 .var "Wadder_binary_current", 3 0;
v0000024332c96d20_0 .var "Wadder_binary_next", 3 0;
v0000024332c96f00_0 .var "Wadder_gray_next", 3 0;
v0000024332c95f60_0 .net "Wclk", 0 0, v0000024332c97f70_0;  alias, 1 drivers
v0000024332c96fa0_0 .var "Wfull", 0 0;
v0000024332c965a0_0 .net "Winc", 0 0, v0000024332c98830_0;  alias, 1 drivers
v0000024332c95e20_0 .var "Wptr", 3 0;
v0000024332c97040_0 .net "Wq2_rptr", 3 0, v0000024332c31580_0;  alias, 1 drivers
v0000024332c96780_0 .net "Wrst", 0 0, v0000024332c98790_0;  alias, 1 drivers
E_0000024332c3a940 .event anyedge, v0000024332c95d80_0, v0000024332c318a0_0, v0000024332c320c0_0, v0000024332c96d20_0;
L_0000024332c99e10 .part v0000024332c95d80_0, 0, 3;
S_0000024332bfa4f0 .scope task, "read_data" "read_data" 2 71, 2 71 0, S_0000024332c3cf70;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.read_data ;
    %wait E_0000024332c3b000;
    %load/vec4 v0000024332c96c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024332c96e60_0, 0, 1;
    %wait E_0000024332c3b000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c96e60_0, 0, 1;
    %wait E_0000024332c3b000;
    %load/vec4 v0000024332c974a0_0;
    %ix/getv/s 4, v0000024332c98f10_0;
    %load/vec4a v0000024332c98330, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 80 "$display", "[%0t] ERROR: expected %h, got %h (index %0d)", $time, &A<v0000024332c98330, v0000024332c98f10_0 >, v0000024332c974a0_0, v0000024332c98f10_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 83 "$display", "[%0t] READ OK: %h (index %0d)", $time, v0000024332c974a0_0, v0000024332c98f10_0 {0 0 0};
T_0.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024332c98f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000024332c98f10_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 87 "$display", "[%0t] READ BLOCKED: FIFO is empty", $time {0 0 0};
T_0.1 ;
    %end;
S_0000024332bfa680 .scope task, "reset_fifo" "reset_fifo" 2 95, 2 95 0, S_0000024332c3cf70;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.reset_fifo ;
    %vpi_call 2 97 "$display", "[%0t] Applying reset...", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c98790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c990f0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024332c3ae00;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024332c3b000;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024332c98790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024332c990f0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024332c3ae00;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_1.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.11, 5;
    %jmp/1 T_1.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024332c3b000;
    %jmp T_1.10;
T_1.11 ;
    %pop/vec4 1;
    %vpi_call 2 106 "$display", "[%0t] Reset released.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c98b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c98f10_0, 0, 32;
    %end;
S_0000024332bf9870 .scope task, "write_data" "write_data" 2 51, 2 51 0, S_0000024332c3cf70;
 .timescale -9 -12;
v0000024332c97400_0 .var "data", 7 0;
TD_ASYNC_FIFO_tb.write_data ;
    %wait E_0000024332c3ae00;
    %load/vec4 v0000024332c98ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0000024332c97400_0;
    %store/vec4 v0000024332c98a10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024332c98830_0, 0, 1;
    %load/vec4 v0000024332c97400_0;
    %ix/getv/s 4, v0000024332c98b50_0;
    %store/vec4a v0000024332c98330, 4, 0;
    %vpi_call 2 58 "$display", "[%0t] WRITE: %h (index %0d)", $time, v0000024332c97400_0, v0000024332c98b50_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024332c98b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000024332c98b50_0, 0, 32;
    %wait E_0000024332c3ae00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c98830_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 63 "$display", "[%0t] WRITE BLOCKED: FIFO is full", $time {0 0 0};
T_2.13 ;
    %end;
    .scope S_0000024332c97d90;
T_3 ;
    %wait E_0000024332c3a940;
    %load/vec4 v0000024332c95d80_0;
    %load/vec4 v0000024332c965a0_0;
    %pad/u 4;
    %load/vec4 v0000024332c96fa0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v0000024332c96d20_0, 0, 4;
    %load/vec4 v0000024332c96d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000024332c96d20_0;
    %xor;
    %store/vec4 v0000024332c96f00_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024332c97d90;
T_4 ;
    %wait E_0000024332c3b040;
    %load/vec4 v0000024332c96780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024332c95d80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024332c95e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024332c96d20_0;
    %assign/vec4 v0000024332c95d80_0, 0;
    %load/vec4 v0000024332c96f00_0;
    %assign/vec4 v0000024332c95e20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024332c97d90;
T_5 ;
    %wait E_0000024332c3b040;
    %load/vec4 v0000024332c96780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024332c96fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024332c96f00_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000024332c97040_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000024332c96f00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000024332c97040_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0000024332c96f00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000024332c97040_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %assign/vec4 v0000024332c96fa0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024332c443f0;
T_6 ;
    %wait E_0000024332c3a980;
    %load/vec4 v0000024332c318a0_0;
    %load/vec4 v0000024332c320c0_0;
    %inv;
    %and;
    %store/vec4 v0000024332c31f80_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024332c44580;
T_7 ;
    %wait E_0000024332c3ae00;
    %load/vec4 v0000024332c97680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024332c979a0_0;
    %load/vec4 v0000024332c963c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024332c31940, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024332c44580;
T_8 ;
    %wait E_0000024332c3b000;
    %load/vec4 v0000024332c97ae0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000024332c31940, 4;
    %assign/vec4 v0000024332c977c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024332c97c00;
T_9 ;
    %wait E_0000024332c3b640;
    %load/vec4 v0000024332c970e0_0;
    %load/vec4 v0000024332c97540_0;
    %pad/u 4;
    %load/vec4 v0000024332c97900_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v0000024332c96b40_0, 0, 4;
    %load/vec4 v0000024332c96b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000024332c96b40_0;
    %xor;
    %store/vec4 v0000024332c95ce0_0, 0, 4;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000024332c97c00;
T_10 ;
    %wait E_0000024332c3af00;
    %load/vec4 v0000024332c975e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024332c970e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024332c95c40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024332c96b40_0;
    %assign/vec4 v0000024332c970e0_0, 0;
    %load/vec4 v0000024332c95ce0_0;
    %assign/vec4 v0000024332c95c40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024332c97c00;
T_11 ;
    %wait E_0000024332c3af00;
    %load/vec4 v0000024332c975e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024332c97900_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024332c95ce0_0;
    %load/vec4 v0000024332c97360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000024332c97900_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024332c3ef80;
T_12 ;
    %wait E_0000024332c3b040;
    %load/vec4 v0000024332c32200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c32160_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000024332c32160_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000024332c32160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024332c31760, 0, 4;
    %load/vec4 v0000024332c32160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c32160_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c32160_0, 0, 32;
T_12.4 ;
    %load/vec4 v0000024332c32160_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.5, 5;
    %ix/getv/s 4, v0000024332c32160_0;
    %load/vec4a v0000024332c31760, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024332c314e0_0;
    %load/vec4 v0000024332c32160_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000024332c32160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024332c31760, 0, 4;
    %load/vec4 v0000024332c32160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c32160_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024332c3ef80;
T_13 ;
    %wait E_0000024332c3b380;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c32160_0, 0, 32;
T_13.0 ;
    %load/vec4 v0000024332c32160_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.1, 5;
    %ix/getv/s 4, v0000024332c32160_0;
    %load/vec4a v0000024332c31760, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000024332c32160_0;
    %store/vec4 v0000024332c31580_0, 4, 1;
    %load/vec4 v0000024332c32160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c32160_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024332c3f110;
T_14 ;
    %wait E_0000024332c3af00;
    %load/vec4 v0000024332c31c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c31e40_0, 0, 32;
T_14.2 ;
    %load/vec4 v0000024332c31e40_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000024332c31e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024332c31ee0, 0, 4;
    %load/vec4 v0000024332c31e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c31e40_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c31e40_0, 0, 32;
T_14.4 ;
    %load/vec4 v0000024332c31e40_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_14.5, 5;
    %ix/getv/s 4, v0000024332c31e40_0;
    %load/vec4a v0000024332c31ee0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024332c322a0_0;
    %load/vec4 v0000024332c31e40_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000024332c31e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024332c31ee0, 0, 4;
    %load/vec4 v0000024332c31e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c31e40_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000024332c3f110;
T_15 ;
    %wait E_0000024332c3a900;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024332c31e40_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000024332c31e40_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_15.1, 5;
    %ix/getv/s 4, v0000024332c31e40_0;
    %load/vec4a v0000024332c31ee0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000024332c31e40_0;
    %store/vec4 v0000024332c31a80_0, 4, 1;
    %load/vec4 v0000024332c31e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c31e40_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000024332c3cf70;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0000024332c97f70_0;
    %inv;
    %store/vec4 v0000024332c97f70_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024332c3cf70;
T_17 ;
    %delay 4000, 0;
    %load/vec4 v0000024332c96960_0;
    %inv;
    %store/vec4 v0000024332c96960_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024332c3cf70;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c97f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c96960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024332c98790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024332c990f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c98830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024332c96e60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024332c98a10_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.reset_fifo, S_0000024332bfa680;
    %join;
    %vpi_call 2 125 "$display", "\012=== TEST 1: Fill FIFO completely ===" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024332c98650_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000024332c98650_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0000024332c98650_0;
    %add;
    %pad/u 8;
    %store/vec4 v0000024332c97400_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write_data, S_0000024332bf9870;
    %join;
    %load/vec4 v0000024332c98ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %vpi_call 2 128 "$display", "[%0t] FIFO full after %0d writes", $time, v0000024332c98b50_0 {0 0 0};
T_18.2 ;
    %load/vec4 v0000024332c98650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c98650_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 2 131 "$display", "\012=== TEST 2: Try writing when full ===" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000024332c97400_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write_data, S_0000024332bf9870;
    %join;
    %vpi_call 2 134 "$display", "\012=== TEST 3: Read all data ===" {0 0 0};
T_18.4 ;
    %load/vec4 v0000024332c96c80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0000024332c98f10_0;
    %load/vec4 v0000024332c98b50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz T_18.5, 8;
    %fork TD_ASYNC_FIFO_tb.read_data, S_0000024332bfa4f0;
    %join;
    %jmp T_18.4;
T_18.5 ;
    %pushi/vec4 5, 0, 32;
T_18.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.8, 5;
    %jmp/1 T_18.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024332c3b000;
    %jmp T_18.7;
T_18.8 ;
    %pop/vec4 1;
    %load/vec4 v0000024332c96c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %vpi_call 2 138 "$display", "[%0t] FIFO is now empty", $time {0 0 0};
T_18.9 ;
    %vpi_call 2 140 "$display", "\012=== TEST 4: Try reading when empty ===" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.read_data, S_0000024332bfa4f0;
    %join;
    %vpi_call 2 143 "$display", "\012=== TEST 5: Write and read simultaneously ===" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024332c98650_0, 0, 32;
T_18.11 ;
    %load/vec4 v0000024332c98650_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.12, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024332c98650_0;
    %add;
    %pad/u 8;
    %store/vec4 v0000024332c97400_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write_data, S_0000024332bf9870;
    %join;
    %load/vec4 v0000024332c98650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c98650_0, 0, 32;
    %jmp T_18.11;
T_18.12 ;
    %fork t_1, S_0000024332c3cf70;
    %fork t_2, S_0000024332c3cf70;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000024332c98650_0, 0, 32;
T_18.13 ;
    %load/vec4 v0000024332c98650_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.14, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024332c98650_0;
    %add;
    %pad/u 8;
    %store/vec4 v0000024332c97400_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write_data, S_0000024332bf9870;
    %join;
    %load/vec4 v0000024332c98650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024332c98650_0, 0, 32;
    %jmp T_18.13;
T_18.14 ;
    %end;
t_2 ;
    %pushi/vec4 2, 0, 32;
T_18.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.16, 5;
    %jmp/1 T_18.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024332c3b000;
    %jmp T_18.15;
T_18.16 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 32;
T_18.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.18, 5;
    %jmp/1 T_18.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_ASYNC_FIFO_tb.read_data, S_0000024332bfa4f0;
    %join;
    %jmp T_18.17;
T_18.18 ;
    %pop/vec4 1;
    %end;
    .scope S_0000024332c3cf70;
t_0 ;
    %vpi_call 2 157 "$display", "\012=== FINAL STATUS ===" {0 0 0};
    %vpi_call 2 158 "$display", "Total writes: %0d", v0000024332c98b50_0 {0 0 0};
    %vpi_call 2 159 "$display", "Total reads: %0d", v0000024332c98f10_0 {0 0 0};
    %vpi_call 2 160 "$display", "Wfull: %b, Rempty: %b", v0000024332c98ab0_0, v0000024332c96c80_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 162 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000024332c3cf70;
T_19 ;
    %vpi_call 2 169 "$monitor", "T=%0t | Wfull=%b Rempty=%b | Wrdata=%h Winc=%b | Rdata=%h Rinc=%b | WriteIdx=%0d ReadIdx=%0d", $time, v0000024332c98ab0_0, v0000024332c96c80_0, v0000024332c98a10_0, v0000024332c98830_0, v0000024332c974a0_0, v0000024332c96e60_0, v0000024332c98b50_0, v0000024332c98f10_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000024332c3cf70;
T_20 ;
    %vpi_call 2 177 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 178 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024332c3cf70 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO_tb.v";
    "./ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
