#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  1 17:57:24 2022
# Process ID: 32692
# Current directory: C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_new_1.runs/synth_1
# Command line: vivado.exe -log divider_with_cache_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider_with_cache_top.tcl
# Log file: C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_new_1.runs/synth_1/divider_with_cache_top.vds
# Journal file: C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_new_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source divider_with_cache_top.tcl -notrace
Command: synth_design -top divider_with_cache_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 788.844 ; gain = 234.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divider_with_cache_top' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:80]
INFO: [Synth 8-3491] module 'BUFGP' declared at 'D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1231' bound to instance 'BUF_GP_1' of component 'BUFGP' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:172]
INFO: [Synth 8-6157] synthesizing module 'BUFGP' [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1231]
INFO: [Synth 8-6155] done synthesizing module 'BUFGP' (1#1) [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1231]
	Parameter N_dc bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ee560_debounce_DPB_SCEN_CCEN_MCEN' declared at 'C:/Xilinx_projects/divider_with_cache_new/ee560_debounce_DPB_SCEN_CCEN_MCEN.vhd:97' bound to instance 'BtnL_debouncer' of component 'ee560_debounce_DPB_SCEN_CCEN_MCEN' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ee560_debounce_DPB_SCEN_CCEN_MCEN' [C:/Xilinx_projects/divider_with_cache_new/ee560_debounce_DPB_SCEN_CCEN_MCEN.vhd:105]
	Parameter N_dc bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Xilinx_projects/divider_with_cache_new/ee560_debounce_DPB_SCEN_CCEN_MCEN.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ee560_debounce_DPB_SCEN_CCEN_MCEN' (2#1) [C:/Xilinx_projects/divider_with_cache_new/ee560_debounce_DPB_SCEN_CCEN_MCEN.vhd:105]
	Parameter N_dc bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'ee560_debounce_DPB_SCEN_CCEN_MCEN' declared at 'C:/Xilinx_projects/divider_with_cache_new/ee560_debounce_DPB_SCEN_CCEN_MCEN.vhd:97' bound to instance 'BtnU_debouncer' of component 'ee560_debounce_DPB_SCEN_CCEN_MCEN' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ee560_debounce_DPB_SCEN_CCEN_MCEN__parameterized1' [C:/Xilinx_projects/divider_with_cache_new/ee560_debounce_DPB_SCEN_CCEN_MCEN.vhd:105]
	Parameter N_dc bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ee560_debounce_DPB_SCEN_CCEN_MCEN__parameterized1' (2#1) [C:/Xilinx_projects/divider_with_cache_new/ee560_debounce_DPB_SCEN_CCEN_MCEN.vhd:105]
INFO: [Synth 8-3491] module 'divider_with_cache' declared at 'C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.vhd:44' bound to instance 'divider_with_cache_1' of component 'divider_with_cache' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:213]
INFO: [Synth 8-638] synthesizing module 'divider_with_cache' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.vhd:58]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'cache' declared at 'C:/Xilinx_projects/divider_with_cache_new/cache_generic.vhd:25' bound to instance 'cache_inst' of component 'cache' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.vhd:99]
INFO: [Synth 8-638] synthesizing module 'cache' [C:/Xilinx_projects/divider_with_cache_new/cache_generic.vhd:45]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'cam' declared at 'C:/Xilinx_projects/divider_with_cache_new/cam_generic.vhd:23' bound to instance 'cam_inst' of component 'cam' [C:/Xilinx_projects/divider_with_cache_new/cache_generic.vhd:114]
INFO: [Synth 8-638] synthesizing module 'cam' [C:/Xilinx_projects/divider_with_cache_new/cam_generic.vhd:49]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cam' (3#1) [C:/Xilinx_projects/divider_with_cache_new/cam_generic.vhd:49]
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lru' declared at 'C:/Xilinx_projects/divider_with_cache_new/lru_generic.vhd:23' bound to instance 'lru_inst' of component 'lru' [C:/Xilinx_projects/divider_with_cache_new/cache_generic.vhd:141]
INFO: [Synth 8-638] synthesizing module 'lru' [C:/Xilinx_projects/divider_with_cache_new/lru_generic.vhd:38]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lru' (4#1) [C:/Xilinx_projects/divider_with_cache_new/lru_generic.vhd:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'spram' declared at 'C:/Xilinx_projects/divider_with_cache_new/spram.vhd:26' bound to instance 'spram_inst' of component 'spram' [C:/Xilinx_projects/divider_with_cache_new/cache_generic.vhd:154]
INFO: [Synth 8-638] synthesizing module 'spram' [C:/Xilinx_projects/divider_with_cache_new/spram.vhd:40]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spram' (5#1) [C:/Xilinx_projects/divider_with_cache_new/spram.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'cache' (6#1) [C:/Xilinx_projects/divider_with_cache_new/cache_generic.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element rem_temp_reg was removed.  [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element q_int_temp_reg was removed.  [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'divider_with_cache' (7#1) [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.vhd:58]
INFO: [Synth 8-3491] module 'IOExpansion' declared at 'C:/Xilinx_projects/divider_with_cache_new/IOExpansion_uart.v:42' bound to instance 'IOExpansion_1' of component 'IOExpansion' [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:225]
INFO: [Synth 8-6157] synthesizing module 'IOExpansion' [C:/Xilinx_projects/divider_with_cache_new/IOExpansion_uart.v:42]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE_RX bound to: 100000000 - type: integer 
	Parameter CLOCK_RATE_TX bound to: 100000000 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter INPR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (8#1) [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (9#1) [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
INFO: [Synth 8-6157] synthesizing module 'rst_gen' [C:/Xilinx_projects/divider_with_cache_new/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'reset_bridge' [C:/Xilinx_projects/divider_with_cache_new/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'reset_bridge' (10#1) [C:/Xilinx_projects/divider_with_cache_new/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'rst_gen' (11#1) [C:/Xilinx_projects/divider_with_cache_new/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Xilinx_projects/divider_with_cache_new/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_fifo_oneclk' [C:/Xilinx_projects/divider_with_cache_new/data_fifo_oneclk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_fifo_oneclk' (12#1) [C:/Xilinx_projects/divider_with_cache_new/data_fifo_oneclk.v:23]
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [C:/Xilinx_projects/divider_with_cache_new/meta_harden.v:27]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (13#1) [C:/Xilinx_projects/divider_with_cache_new/meta_harden.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [C:/Xilinx_projects/divider_with_cache_new/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 54 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 53 - type: integer 
	Parameter CNT_WID bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (14#1) [C:/Xilinx_projects/divider_with_cache_new/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [C:/Xilinx_projects/divider_with_cache_new/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (15#1) [C:/Xilinx_projects/divider_with_cache_new/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (16#1) [C:/Xilinx_projects/divider_with_cache_new/uart_rx.v:37]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Xilinx_projects/divider_with_cache_new/uart_tx.v:34]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tx_ctl' [C:/Xilinx_projects/divider_with_cache_new/uart_tx_ctl.v:60]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_ctl' (17#1) [C:/Xilinx_projects/divider_with_cache_new/uart_tx_ctl.v:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (18#1) [C:/Xilinx_projects/divider_with_cache_new/uart_tx.v:34]
WARNING: [Synth 8-6014] Unused sequential element dwOutTemp_reg[3] was removed.  [C:/Xilinx_projects/divider_with_cache_new/IOExpansion_uart.v:205]
WARNING: [Synth 8-3848] Net Sw in module/entity IOExpansion does not have driver. [C:/Xilinx_projects/divider_with_cache_new/IOExpansion_uart.v:74]
WARNING: [Synth 8-3848] Net Btn in module/entity IOExpansion does not have driver. [C:/Xilinx_projects/divider_with_cache_new/IOExpansion_uart.v:75]
INFO: [Synth 8-6155] done synthesizing module 'IOExpansion' (19#1) [C:/Xilinx_projects/divider_with_cache_new/IOExpansion_uart.v:42]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'divider_with_cache_top' (20#1) [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_top.vhd:80]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[15]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[14]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[13]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[12]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[11]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[10]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[9]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[8]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[7]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[6]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[5]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[4]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[3]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[2]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[1]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[0]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[15]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[14]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[13]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[12]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[11]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[10]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[9]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[8]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[7]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[6]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[5]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[4]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[3]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[2]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[1]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[0]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[7]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[6]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[5]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[4]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[3]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[2]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[1]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Led[0]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[23]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[22]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[21]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[20]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[19]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[18]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[17]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[16]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[15]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[14]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[13]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[12]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[11]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[10]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[9]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[8]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[7]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[6]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[5]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[4]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[3]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[2]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[1]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port LBar[0]
WARNING: [Synth 8-3331] design cam has unconnected port rd
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw0
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw1
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw2
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw3
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw4
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw5
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw6
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port sw7
WARNING: [Synth 8-3331] design divider_with_cache_top has unconnected port BtnD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 862.066 ; gain = 307.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 862.066 ; gain = 307.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 862.066 ; gain = 307.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 862.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.xdc]
Finished Parsing XDC File [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx_projects/divider_with_cache_new/divider_with_cache.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/divider_with_cache_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/divider_with_cache_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 965.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 965.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 965.449 ; gain = 410.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 965.449 ; gain = 410.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 965.449 ; gain = 410.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'debounce_state_reg' in module 'ee560_debounce_DPB_SCEN_CCEN_MCEN'
INFO: [Synth 8-802] inferred FSM for state register 'debounce_state_reg' in module 'ee560_debounce_DPB_SCEN_CCEN_MCEN__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider_with_cache'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     ini |                             0000 |                           000000
                      wq |                             0001 |                           000001
                 scen_st |                             0010 |                           111100
                      wh |                             0011 |                           100000
                 mcen_st |                             0100 |                           101100
                 ccen_st |                             0101 |                           100100
               mcen_cont |                             0110 |                           101101
                     ccr |                             0111 |                           100001
                  iSTATE |                             1000 |                           100010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'debounce_state_reg' using encoding 'sequential' in module 'ee560_debounce_DPB_SCEN_CCEN_MCEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     ini |                             0000 |                           000000
                      wq |                             0001 |                           000001
                 scen_st |                             0010 |                           111100
                      wh |                             0011 |                           100000
                 mcen_st |                             0100 |                           101100
                 ccen_st |                             0101 |                           100100
               mcen_cont |                             0110 |                           101101
                     ccr |                             0111 |                           100001
                  iSTATE |                             1000 |                           100010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'debounce_state_reg' using encoding 'sequential' in module 'ee560_debounce_DPB_SCEN_CCEN_MCEN__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           initial_state |                              000 |                              000
       cache_check_state |                              001 |                              001
    done_cache_hit_state |                              010 |                              100
           compute_state |                              011 |                              010
         done_calc_state |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divider_with_cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.449 ; gain = 410.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 24    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---RAMs : 
	               64 Bit         RAMs := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   9 Input     28 Bit        Muxes := 1     
	   9 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	   9 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   9 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider_with_cache_top 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 8     
Module ee560_debounce_DPB_SCEN_CCEN_MCEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input     23 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 3     
Module ee560_debounce_DPB_SCEN_CCEN_MCEN__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input     28 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 3     
Module cam 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module lru 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module cache 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module divider_with_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 7     
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module data_fifo_oneclk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module IOExpansion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[15]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[14]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[13]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[12]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[11]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[10]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[9]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[8]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[7]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[6]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[5]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[4]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[3]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[2]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[1]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Sw[0]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[15]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[14]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[13]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[12]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[11]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[10]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[9]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[8]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[7]
WARNING: [Synth 8-3331] design IOExpansion has unconnected port Btn[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[7][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[6][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[5][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[4][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[3][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[2][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[1][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/dwInTemp_reg[0][4]' (FDE) to 'IOExpansion_1/dwInTemp_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IOExpansion_1/tx_din_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'IOExpansion_1/tx_din_reg_reg[4]' (FDRE) to 'IOExpansion_1/tx_din_reg_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.449 ; gain = 410.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------+----------------------------------------------------+-----------+----------------------+----------------+
|Module Name            | RTL Object                                         | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------+----------------------------------------------------+-----------+----------------------+----------------+
|divider_with_cache_top | divider_with_cache_1/cache_inst/spram_inst/mem_reg | Implied   | 8 x 16               | RAM16X1S x 16	 | 
|divider_with_cache_top | IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg     | Implied   | 8 x 8                | RAM32M x 2	    | 
|divider_with_cache_top | IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg     | Implied   | 8 x 7                | RAM32M x 2	    | 
+-----------------------+----------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 965.449 ; gain = 410.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 989.180 ; gain = 434.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------+----------------------------------------------------+-----------+----------------------+----------------+
|Module Name            | RTL Object                                         | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------+----------------------------------------------------+-----------+----------------------+----------------+
|divider_with_cache_top | divider_with_cache_1/cache_inst/spram_inst/mem_reg | Implied   | 8 x 16               | RAM16X1S x 16	 | 
|divider_with_cache_top | IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg     | Implied   | 8 x 8                | RAM32M x 2	    | 
|divider_with_cache_top | IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg     | Implied   | 8 x 7                | RAM32M x 2	    | 
+-----------------------+----------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 989.180 ; gain = 434.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|divider_with_cache_top | divider_with_cache_1/cache_inst/lru_inst/sloc_reg[7][7] | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-----------------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    43|
|2     |LUT1     |     9|
|3     |LUT2     |    40|
|4     |LUT3     |    45|
|5     |LUT4     |    97|
|6     |LUT5     |    59|
|7     |LUT6     |   167|
|8     |MUXF7    |     6|
|9     |RAM16X1S |    16|
|10    |RAM32M   |     4|
|11    |SRL16E   |     8|
|12    |FDCE     |    45|
|13    |FDPE     |     2|
|14    |FDRE     |   405|
|15    |FDSE     |     9|
|16    |BUFGP    |     1|
|17    |IBUF     |     6|
|18    |OBUF     |    25|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------------------------------+------+
|      |Instance                  |Module                                            |Cells |
+------+--------------------------+--------------------------------------------------+------+
|1     |top                       |                                                  |   987|
|2     |  BtnL_debouncer          |ee560_debounce_DPB_SCEN_CCEN_MCEN                 |    55|
|3     |  BtnU_debouncer          |ee560_debounce_DPB_SCEN_CCEN_MCEN__parameterized1 |    60|
|4     |  IOExpansion_1           |IOExpansion                                       |   369|
|5     |    rst_gen_i0            |rst_gen                                           |    25|
|6     |      reset_bridge_clk_i0 |reset_bridge                                      |    25|
|7     |    uart_rx_i0            |uart_rx                                           |   102|
|8     |      data_fifo_i0        |data_fifo_oneclk_0                                |    36|
|9     |      meta_harden_rxd_i0  |meta_harden                                       |     2|
|10    |      uart_baud_gen_rx_i0 |uart_baud_gen_1                                   |    14|
|11    |      uart_rx_ctl_i0      |uart_rx_ctl                                       |    49|
|12    |    uart_tx_i0            |uart_tx                                           |    75|
|13    |      data_fifo_i0        |data_fifo_oneclk                                  |    26|
|14    |      uart_baud_gen_tx_i0 |uart_baud_gen                                     |    14|
|15    |      uart_tx_ctl_i0      |uart_tx_ctl                                       |    35|
|16    |  divider_with_cache_1    |divider_with_cache                                |   432|
|17    |    cache_inst            |cache                                             |   305|
|18    |      cam_inst            |cam                                               |   261|
|19    |      lru_inst            |lru                                               |    20|
|20    |      spram_inst          |spram                                             |    24|
+------+--------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 991.609 ; gain = 333.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 991.609 ; gain = 436.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 999.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.668 ; gain = 702.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_projects/divider_with_cache_new/divider_with_cache_new_1.runs/synth_1/divider_with_cache_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_with_cache_top_utilization_synth.rpt -pb divider_with_cache_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 17:58:05 2022...
