// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb_top.h for the primary calling header

#include "Vtb_top__pch.h"
#include "Vtb_top__Syms.h"
#include "Vtb_top___024root.h"

VL_INLINE_OPT VlCoroutine Vtb_top___024root___eval_initial__TOP__Vtiming__0(Vtb_top___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_top___024root___eval_initial__TOP__Vtiming__0\n"); );
    Vtb_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         20);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         20);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         20);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         20);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         20);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    co_await vlSelfRef.__VtrigSched_ha2a3c242__0.trigger(0U, 
                                                         nullptr, 
                                                         "@(posedge clk)", 
                                                         "C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 
                                                         23);
    if (VL_UNLIKELY(((5U != vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                      [1U])))) {
        VL_WRITEF_NX("[%0t] %%Fatal: tb_top.sv:25: Assertion failed in %Ntb_top: [SB] x1 expected 5, got %0#\n",0,
                     64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name(),
                     32,vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                     [1U]);
        VL_STOP_MT("C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 25, "", false);
    }
    if (VL_UNLIKELY(((0xcU != vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                      [2U])))) {
        VL_WRITEF_NX("[%0t] %%Fatal: tb_top.sv:26: Assertion failed in %Ntb_top: [SB] x2 expected 12, got %0#\n",0,
                     64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name(),
                     32,vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                     [2U]);
        VL_STOP_MT("C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 26, "", false);
    }
    if (VL_UNLIKELY(((0x11U != vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                      [3U])))) {
        VL_WRITEF_NX("[%0t] %%Fatal: tb_top.sv:27: Assertion failed in %Ntb_top: [SB] x3 expected 17, got %0#\n",0,
                     64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name(),
                     32,vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                     [3U]);
        VL_STOP_MT("C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 27, "", false);
    }
    VL_WRITEF_NX("[PASS] add_basic checks passed.\n",0);
    VL_FINISH_MT("C:/Users/sohum/RISC-V-CPU/tb\\tb_top.sv", 30, "");
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_top___024root___dump_triggers__act(Vtb_top___024root* vlSelf);
#endif  // VL_DEBUG

void Vtb_top___024root___eval_triggers__act(Vtb_top___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_top___024root___eval_triggers__act\n"); );
    Vtb_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VactTriggered.setBit(0U, ((IData)(vlSelfRef.clk) 
                                          & (~ (IData)(vlSelfRef.__Vtrigprevexpr___TOP__clk__0))));
    vlSelfRef.__VactTriggered.setBit(1U, ((~ (IData)(vlSelfRef.rst_n)) 
                                          & (IData)(vlSelfRef.__Vtrigprevexpr___TOP__rst_n__0)));
    vlSelfRef.__Vtrigprevexpr___TOP__clk__0 = vlSelfRef.clk;
    vlSelfRef.__Vtrigprevexpr___TOP__rst_n__0 = vlSelfRef.rst_n;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtb_top___024root___dump_triggers__act(vlSelf);
    }
#endif
}

VL_INLINE_OPT void Vtb_top___024root___nba_sequent__TOP__0(Vtb_top___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_top___024root___nba_sequent__TOP__0\n"); );
    Vtb_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    IData/*31:0*/ tb_top__DOT__dut__DOT__core_i__DOT__rs1_val;
    tb_top__DOT__dut__DOT__core_i__DOT__rs1_val = 0;
    CData/*0:0*/ tb_top__DOT__dut__DOT__core_i__DOT____VdfgExtracted_hcd2084b8__0;
    tb_top__DOT__dut__DOT__core_i__DOT____VdfgExtracted_hcd2084b8__0 = 0;
    IData/*31:0*/ __VdlyVal__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0;
    __VdlyVal__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0 = 0;
    CData/*4:0*/ __VdlyDim0__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0;
    __VdlyDim0__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0 = 0;
    CData/*0:0*/ __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0;
    __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0 = 0;
    CData/*0:0*/ __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v1;
    __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v1 = 0;
    CData/*0:0*/ __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v2;
    __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v2 = 0;
    // Body
    if (vlSelfRef.rst_n) {
        if (VL_UNLIKELY(((0U != vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                          [0U])))) {
            VL_WRITEF_NX("[%0t] %%Fatal: arch_sva.sv:8: Assertion failed in %Ntb_top.sva: [ASSERT] x0 is not zero! x0=%0#\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),32,vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                         [0U]);
            VL_STOP_MT("C:/Users/sohum/RISC-V-CPU/tb/assertions\\arch_sva.sv", 8, "", false);
        }
    }
    __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0 = 0U;
    __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v1 = 0U;
    __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v2 = 0U;
    if (vlSelfRef.rst_n) {
        if (((IData)(vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_we) 
             & (0U != (0x1fU & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                >> 7U))))) {
            __VdlyVal__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0 
                = vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_wdata;
            __VdlyDim0__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0 
                = (0x1fU & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                            >> 7U));
            __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0 = 1U;
        }
        __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v1 = 1U;
        vlSelfRef.tb_top__DOT__dut__DOT__pc = vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__next_pc;
    } else {
        __VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v2 = 1U;
        vlSelfRef.tb_top__DOT__dut__DOT__pc = 0U;
    }
    if (__VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0) {
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[__VdlyDim0__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0] 
            = __VdlyVal__tb_top__DOT__dut__DOT__core_i__DOT__regs__v0;
    }
    if (__VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v1) {
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0U] = 0U;
    }
    if (__VdlySet__tb_top__DOT__dut__DOT__core_i__DOT__regs__v2) {
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[1U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[2U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[3U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[4U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[5U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[6U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[7U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[8U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[9U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0xaU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0xbU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0xcU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0xdU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0xeU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0xfU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x10U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x11U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x12U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x13U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x14U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x15U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x16U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x17U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x18U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x19U] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x1aU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x1bU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x1cU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x1dU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x1eU] = 0U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs[0x1fU] = 0U;
    }
    vlSelfRef.tb_top__DOT__dut__DOT__instr = vlSelfRef.tb_top__DOT__dut__DOT__imem_i__DOT__mem
        [(0xffU & (vlSelfRef.tb_top__DOT__dut__DOT__pc 
                   >> 2U))];
    if ((1U & (~ VL_ONEHOT_I((((0x6fU == (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr)) 
                               << 2U) | (((0x33U == 
                                           (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr)) 
                                          << 1U) | 
                                         (0x13U == 
                                          (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr)))))))) {
        if ((0U != (((0x6fU == (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr)) 
                     << 2U) | (((0x33U == (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr)) 
                                << 1U) | (0x13U == 
                                          (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr)))))) {
            if (VL_UNLIKELY((vlSymsp->_vm_contextp__->assertOn()))) {
                VL_WRITEF_NX("[%0t] %%Error: core.sv:66: Assertion failed in %Ntb_top.dut.core_i: unique case, but multiple matches found for '7'h%x'\n",0,
                             64,VL_TIME_UNITED_Q(1),
                             -12,vlSymsp->name(),7,
                             (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr));
                VL_STOP_MT("C:/Users/sohum/RISC-V-CPU/rtl/core\\core.sv", 66, "");
            }
        }
    }
    vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__next_pc 
        = ((IData)(4U) + vlSelfRef.tb_top__DOT__dut__DOT__pc);
    if ((0x13U != (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr))) {
        if ((0x33U != (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr))) {
            if ((0x6fU == (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr))) {
                vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__next_pc 
                    = (vlSelfRef.tb_top__DOT__dut__DOT__pc 
                       + ((((- (IData)((vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                        >> 0x1fU))) 
                            << 0x15U) | (0x100000U 
                                         & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                            >> 0xbU))) 
                          | (((0xff000U & vlSelfRef.tb_top__DOT__dut__DOT__instr) 
                              | (0x800U & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                           >> 9U))) 
                             | (0x7feU & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                          >> 0x14U)))));
            }
        }
    }
    tb_top__DOT__dut__DOT__core_i__DOT__rs1_val = (
                                                   (0U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                                        >> 0xfU)))
                                                    ? 0U
                                                    : 
                                                   vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                                                   [
                                                   (0x1fU 
                                                    & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                                       >> 0xfU))]);
    tb_top__DOT__dut__DOT__core_i__DOT____VdfgExtracted_hcd2084b8__0 
        = (IData)((0U == (0xfe007000U & vlSelfRef.tb_top__DOT__dut__DOT__instr)));
    vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_we = 0U;
    vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_wdata = 0U;
    if ((0x13U == (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr))) {
        if ((0U == (7U & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                          >> 0xcU)))) {
            vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_we = 1U;
            vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_wdata 
                = (tb_top__DOT__dut__DOT__core_i__DOT__rs1_val 
                   + (((- (IData)((vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                   >> 0x1fU))) << 0xcU) 
                      | (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                         >> 0x14U)));
        }
    } else if ((0x33U == (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr))) {
        if (tb_top__DOT__dut__DOT__core_i__DOT____VdfgExtracted_hcd2084b8__0) {
            vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_we = 1U;
            vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_wdata 
                = (tb_top__DOT__dut__DOT__core_i__DOT__rs1_val 
                   + ((0U == (0x1fU & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                       >> 0x14U))) ? 0U
                       : vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__regs
                      [(0x1fU & (vlSelfRef.tb_top__DOT__dut__DOT__instr 
                                 >> 0x14U))]));
        }
    } else if ((0x6fU == (0x7fU & vlSelfRef.tb_top__DOT__dut__DOT__instr))) {
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_we = 1U;
        vlSelfRef.tb_top__DOT__dut__DOT__core_i__DOT__reg_wdata 
            = ((IData)(4U) + vlSelfRef.tb_top__DOT__dut__DOT__pc);
    }
}
