\hypertarget{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields}{}\section{\+\_\+hw\+\_\+i2c\+\_\+a2\+:\+:\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields Struct Reference}
\label{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields}\index{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields_a2d8f43c5603f3d5b4cd9f13a0adf6bfc}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields_a65b2e0dc3b5bd4f8b2abcea52bdcf7c6}{S\+AD}\+: 7
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields_a2d8f43c5603f3d5b4cd9f13a0adf6bfc}{}\label{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields_a2d8f43c5603f3d5b4cd9f13a0adf6bfc}
\mbox{[}0\mbox{]} \index{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields}!S\+AD@{S\+AD}}
\index{S\+AD@{S\+AD}!\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+AD}{SAD}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+a2\+::\+\_\+hw\+\_\+i2c\+\_\+a2\+\_\+bitfields\+::\+S\+AD}\hypertarget{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields_a65b2e0dc3b5bd4f8b2abcea52bdcf7c6}{}\label{struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields_a65b2e0dc3b5bd4f8b2abcea52bdcf7c6}
\mbox{[}7\+:1\mbox{]} S\+M\+Bus Address 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
