#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc5bcd02190 .scope module, "RCA_4_tb" "RCA_4_tb" 2 2;
 .timescale 0 0;
P_0x7fc5bcd019a0 .param/l "N" 0 2 3, +C4<00000000000000000000000000000100>;
v0x7fc5bcd15400_0 .var "a", 3 0;
v0x7fc5bcd154d0_0 .var "b", 3 0;
v0x7fc5bcd15580_0 .var "cin", 0 0;
v0x7fc5bcd15670_0 .net "cout", 0 0, L_0x7fc5bcd17730;  1 drivers
v0x7fc5bcd15740_0 .var/i "k", 31 0;
v0x7fc5bcd15810_0 .net "sum", 3 0, L_0x7fc5bcd17aa0;  1 drivers
S_0x7fc5bcd022f0 .scope module, "RCA" "RCA_4" 2 36, 3 2 0, S_0x7fc5bcd02190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x7fc5bcd14ba0_0 .net "a", 3 0, v0x7fc5bcd15400_0;  1 drivers
v0x7fc5bcd14c30_0 .net "b", 3 0, v0x7fc5bcd154d0_0;  1 drivers
v0x7fc5bcd14cc0_0 .net "cin", 0 0, v0x7fc5bcd15580_0;  1 drivers
v0x7fc5bcd14d70_0 .net "cout", 0 0, L_0x7fc5bcd17730;  alias, 1 drivers
v0x7fc5bcd14e20_0 .net "sum", 3 0, L_0x7fc5bcd17aa0;  alias, 1 drivers
v0x7fc5bcd14ef0 .array "w", 0 2;
v0x7fc5bcd14ef0_0 .net v0x7fc5bcd14ef0 0, 0 0, L_0x7fc5bcd15e10; 1 drivers
v0x7fc5bcd14ef0_1 .net v0x7fc5bcd14ef0 1, 0 0, L_0x7fc5bcd16650; 1 drivers
v0x7fc5bcd14ef0_2 .net v0x7fc5bcd14ef0 2, 0 0, L_0x7fc5bcd16e60; 1 drivers
L_0x7fc5bcd15f40 .part v0x7fc5bcd15400_0, 0, 1;
L_0x7fc5bcd16060 .part v0x7fc5bcd154d0_0, 0, 1;
L_0x7fc5bcd16780 .part v0x7fc5bcd15400_0, 1, 1;
L_0x7fc5bcd168a0 .part v0x7fc5bcd154d0_0, 1, 1;
L_0x7fc5bcd16fb0 .part v0x7fc5bcd15400_0, 2, 1;
L_0x7fc5bcd17150 .part v0x7fc5bcd154d0_0, 2, 1;
L_0x7fc5bcd17860 .part v0x7fc5bcd15400_0, 3, 1;
L_0x7fc5bcd17980 .part v0x7fc5bcd154d0_0, 3, 1;
L_0x7fc5bcd17aa0 .concat8 [ 1 1 1 1], L_0x7fc5bcd15950, L_0x7fc5bcd16270, L_0x7fc5bcd16a50, L_0x7fc5bcd172f0;
S_0x7fc5bcd02450 .scope module, "FA0" "FA" 3 8, 4 1 0, S_0x7fc5bcd022f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fc5bcd158a0 .functor XOR 1, v0x7fc5bcd15580_0, L_0x7fc5bcd15f40, C4<0>, C4<0>;
L_0x7fc5bcd15950 .functor XOR 1, L_0x7fc5bcd158a0, L_0x7fc5bcd16060, C4<0>, C4<0>;
L_0x7fc5bcd15a40 .functor AND 1, L_0x7fc5bcd15f40, L_0x7fc5bcd16060, C4<1>, C4<1>;
L_0x7fc5bcd15b70 .functor AND 1, L_0x7fc5bcd16060, v0x7fc5bcd15580_0, C4<1>, C4<1>;
L_0x7fc5bcd15c80 .functor OR 1, L_0x7fc5bcd15a40, L_0x7fc5bcd15b70, C4<0>, C4<0>;
L_0x7fc5bcd15da0 .functor AND 1, L_0x7fc5bcd15f40, v0x7fc5bcd15580_0, C4<1>, C4<1>;
L_0x7fc5bcd15e10 .functor OR 1, L_0x7fc5bcd15c80, L_0x7fc5bcd15da0, C4<0>, C4<0>;
v0x7fc5bcd026b0_0 .net *"_s0", 0 0, L_0x7fc5bcd158a0;  1 drivers
v0x7fc5bcd12760_0 .net *"_s10", 0 0, L_0x7fc5bcd15da0;  1 drivers
v0x7fc5bcd12800_0 .net *"_s4", 0 0, L_0x7fc5bcd15a40;  1 drivers
v0x7fc5bcd128b0_0 .net *"_s6", 0 0, L_0x7fc5bcd15b70;  1 drivers
v0x7fc5bcd12960_0 .net *"_s8", 0 0, L_0x7fc5bcd15c80;  1 drivers
v0x7fc5bcd12a50_0 .net "a", 0 0, L_0x7fc5bcd15f40;  1 drivers
v0x7fc5bcd12af0_0 .net "b", 0 0, L_0x7fc5bcd16060;  1 drivers
v0x7fc5bcd12b90_0 .net "cin", 0 0, v0x7fc5bcd15580_0;  alias, 1 drivers
v0x7fc5bcd12c30_0 .net "cout", 0 0, L_0x7fc5bcd15e10;  alias, 1 drivers
v0x7fc5bcd12d40_0 .net "sum", 0 0, L_0x7fc5bcd15950;  1 drivers
S_0x7fc5bcd12e50 .scope module, "FA1" "FA" 3 9, 4 1 0, S_0x7fc5bcd022f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fc5bcd16180 .functor XOR 1, L_0x7fc5bcd15e10, L_0x7fc5bcd16780, C4<0>, C4<0>;
L_0x7fc5bcd16270 .functor XOR 1, L_0x7fc5bcd16180, L_0x7fc5bcd168a0, C4<0>, C4<0>;
L_0x7fc5bcd162e0 .functor AND 1, L_0x7fc5bcd16780, L_0x7fc5bcd168a0, C4<1>, C4<1>;
L_0x7fc5bcd163f0 .functor AND 1, L_0x7fc5bcd168a0, L_0x7fc5bcd15e10, C4<1>, C4<1>;
L_0x7fc5bcd16480 .functor OR 1, L_0x7fc5bcd162e0, L_0x7fc5bcd163f0, C4<0>, C4<0>;
L_0x7fc5bcd165e0 .functor AND 1, L_0x7fc5bcd16780, L_0x7fc5bcd15e10, C4<1>, C4<1>;
L_0x7fc5bcd16650 .functor OR 1, L_0x7fc5bcd16480, L_0x7fc5bcd165e0, C4<0>, C4<0>;
v0x7fc5bcd13080_0 .net *"_s0", 0 0, L_0x7fc5bcd16180;  1 drivers
v0x7fc5bcd13110_0 .net *"_s10", 0 0, L_0x7fc5bcd165e0;  1 drivers
v0x7fc5bcd131b0_0 .net *"_s4", 0 0, L_0x7fc5bcd162e0;  1 drivers
v0x7fc5bcd13270_0 .net *"_s6", 0 0, L_0x7fc5bcd163f0;  1 drivers
v0x7fc5bcd13320_0 .net *"_s8", 0 0, L_0x7fc5bcd16480;  1 drivers
v0x7fc5bcd13410_0 .net "a", 0 0, L_0x7fc5bcd16780;  1 drivers
v0x7fc5bcd134b0_0 .net "b", 0 0, L_0x7fc5bcd168a0;  1 drivers
v0x7fc5bcd13550_0 .net "cin", 0 0, L_0x7fc5bcd15e10;  alias, 1 drivers
v0x7fc5bcd135e0_0 .net "cout", 0 0, L_0x7fc5bcd16650;  alias, 1 drivers
v0x7fc5bcd136f0_0 .net "sum", 0 0, L_0x7fc5bcd16270;  1 drivers
S_0x7fc5bcd13810 .scope module, "FA2" "FA" 3 10, 4 1 0, S_0x7fc5bcd022f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fc5bcd169c0 .functor XOR 1, L_0x7fc5bcd16650, L_0x7fc5bcd16fb0, C4<0>, C4<0>;
L_0x7fc5bcd16a50 .functor XOR 1, L_0x7fc5bcd169c0, L_0x7fc5bcd17150, C4<0>, C4<0>;
L_0x7fc5bcd16b00 .functor AND 1, L_0x7fc5bcd16fb0, L_0x7fc5bcd17150, C4<1>, C4<1>;
L_0x7fc5bcd16c30 .functor AND 1, L_0x7fc5bcd17150, L_0x7fc5bcd16650, C4<1>, C4<1>;
L_0x7fc5bcd16cc0 .functor OR 1, L_0x7fc5bcd16b00, L_0x7fc5bcd16c30, C4<0>, C4<0>;
L_0x7fc5bcd16df0 .functor AND 1, L_0x7fc5bcd16fb0, L_0x7fc5bcd16650, C4<1>, C4<1>;
L_0x7fc5bcd16e60 .functor OR 1, L_0x7fc5bcd16cc0, L_0x7fc5bcd16df0, C4<0>, C4<0>;
v0x7fc5bcd13a40_0 .net *"_s0", 0 0, L_0x7fc5bcd169c0;  1 drivers
v0x7fc5bcd13ad0_0 .net *"_s10", 0 0, L_0x7fc5bcd16df0;  1 drivers
v0x7fc5bcd13b80_0 .net *"_s4", 0 0, L_0x7fc5bcd16b00;  1 drivers
v0x7fc5bcd13c40_0 .net *"_s6", 0 0, L_0x7fc5bcd16c30;  1 drivers
v0x7fc5bcd13cf0_0 .net *"_s8", 0 0, L_0x7fc5bcd16cc0;  1 drivers
v0x7fc5bcd13de0_0 .net "a", 0 0, L_0x7fc5bcd16fb0;  1 drivers
v0x7fc5bcd13e80_0 .net "b", 0 0, L_0x7fc5bcd17150;  1 drivers
v0x7fc5bcd13f20_0 .net "cin", 0 0, L_0x7fc5bcd16650;  alias, 1 drivers
v0x7fc5bcd13fb0_0 .net "cout", 0 0, L_0x7fc5bcd16e60;  alias, 1 drivers
v0x7fc5bcd140c0_0 .net "sum", 0 0, L_0x7fc5bcd16a50;  1 drivers
S_0x7fc5bcd141e0 .scope module, "FA3" "FA" 3 11, 4 1 0, S_0x7fc5bcd022f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fc5bcd16b90 .functor XOR 1, L_0x7fc5bcd16e60, L_0x7fc5bcd17860, C4<0>, C4<0>;
L_0x7fc5bcd172f0 .functor XOR 1, L_0x7fc5bcd16b90, L_0x7fc5bcd17980, C4<0>, C4<0>;
L_0x7fc5bcd173a0 .functor AND 1, L_0x7fc5bcd17860, L_0x7fc5bcd17980, C4<1>, C4<1>;
L_0x7fc5bcd174d0 .functor AND 1, L_0x7fc5bcd17980, L_0x7fc5bcd16e60, C4<1>, C4<1>;
L_0x7fc5bcd17560 .functor OR 1, L_0x7fc5bcd173a0, L_0x7fc5bcd174d0, C4<0>, C4<0>;
L_0x7fc5bcd176c0 .functor AND 1, L_0x7fc5bcd17860, L_0x7fc5bcd16e60, C4<1>, C4<1>;
L_0x7fc5bcd17730 .functor OR 1, L_0x7fc5bcd17560, L_0x7fc5bcd176c0, C4<0>, C4<0>;
v0x7fc5bcd14410_0 .net *"_s0", 0 0, L_0x7fc5bcd16b90;  1 drivers
v0x7fc5bcd144a0_0 .net *"_s10", 0 0, L_0x7fc5bcd176c0;  1 drivers
v0x7fc5bcd14540_0 .net *"_s4", 0 0, L_0x7fc5bcd173a0;  1 drivers
v0x7fc5bcd14600_0 .net *"_s6", 0 0, L_0x7fc5bcd174d0;  1 drivers
v0x7fc5bcd146b0_0 .net *"_s8", 0 0, L_0x7fc5bcd17560;  1 drivers
v0x7fc5bcd147a0_0 .net "a", 0 0, L_0x7fc5bcd17860;  1 drivers
v0x7fc5bcd14840_0 .net "b", 0 0, L_0x7fc5bcd17980;  1 drivers
v0x7fc5bcd148e0_0 .net "cin", 0 0, L_0x7fc5bcd16e60;  alias, 1 drivers
v0x7fc5bcd14970_0 .net "cout", 0 0, L_0x7fc5bcd17730;  alias, 1 drivers
v0x7fc5bcd14a80_0 .net "sum", 0 0, L_0x7fc5bcd172f0;  1 drivers
S_0x7fc5bcd15070 .scope begin, "apply_stimulus" "apply_stimulus" 2 17, 2 17 0, S_0x7fc5bcd02190;
 .timescale 0 0;
v0x7fc5bcd15220_0 .var "ai", 4 0;
v0x7fc5bcd152b0_0 .var "bi", 4 0;
v0x7fc5bcd15340_0 .var "ci", 1 0;
    .scope S_0x7fc5bcd02190;
T_0 ;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x7fc5bcd15740_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fc5bcd02190;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "RCA_test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc5bcd022f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fc5bcd02190;
T_2 ;
    %fork t_1, S_0x7fc5bcd15070;
    %jmp t_0;
    .scope S_0x7fc5bcd15070;
t_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc5bcd15220_0, 0, 5;
T_2.0 ;
    %load/vec4 v0x7fc5bcd15220_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc5bcd152b0_0, 0, 5;
T_2.2 ;
    %load/vec4 v0x7fc5bcd152b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc5bcd15340_0, 0, 2;
T_2.4 ;
    %load/vec4 v0x7fc5bcd15340_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x7fc5bcd15220_0;
    %pad/u 4;
    %store/vec4 v0x7fc5bcd15400_0, 0, 4;
    %load/vec4 v0x7fc5bcd152b0_0;
    %pad/u 4;
    %store/vec4 v0x7fc5bcd154d0_0, 0, 4;
    %load/vec4 v0x7fc5bcd15340_0;
    %pad/u 1;
    %store/vec4 v0x7fc5bcd15580_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 29 "$monitor", "%d + %d + %d= %d %d", v0x7fc5bcd15400_0, v0x7fc5bcd154d0_0, v0x7fc5bcd15580_0, v0x7fc5bcd15670_0, v0x7fc5bcd15810_0 {0 0 0};
    %load/vec4 v0x7fc5bcd15340_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fc5bcd15340_0, 0, 2;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0x7fc5bcd152b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fc5bcd152b0_0, 0, 5;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x7fc5bcd15220_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fc5bcd15220_0, 0, 5;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7fc5bcd02190;
t_0 %join;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "RCA_4_tb_all.v";
    "./RCA_4.v";
    "./FA.v";
