{
	"author": [
		"Vytautas Stuikys",
		"Giedrius Ziberkas",
		"Robertas Damasevicius",
		"Giedrius Majauskas"
	],
	"booktitle": "Proceedings of the Sixth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2001",
	"dblpkey": "conf/date/StuikysZDM01",
	"doi": "10.1145/367072.367987",
	"ee": "http://doi.acm.org/10.1145/367072.367987",
	"pages": "800",
	"publisher": "ACM",
	"stemmed": [
		"two",
		"approach",
		"for",
		"develop",
		"generic",
		"compon",
		"in",
		"vhdl"
	],
	"tag": [
		"component"
	],
	"title": "Two approaches for developing generic components in VHDL",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2001
}