library IEEE;
use IEEE.std_logic_1164.ALL;

entity display_tb is
end display_tb;

architecture structural of display_tb is

component display is
   port(clk       : in  std_logic;
	reset	  : in  std_logic);
end component;

signal clk, reset : std_logic;

begin

clk <= '1' after 0 ns, '0' after 40 ns when clk /= '0' else '1' after 40 ns;
reset <= '1' after 0 ns, '0' after 120 ns;

lb01: display port map (clk => clk, reset => reset);

end structural;
