# 👋 Hi, I’m Shahar Gibly  

🎓 3rd-year Electrical Engineering student @ [Afeka College of Engineering]  
📡 Specializing in Computers & Communication  
⚡ Passionate about embedded systems, networking, digital hardware, and hands-on chip design projects  

---

## 🔧 What I’m working on
- Building Verilog and RTL design projects (e.g., [Full Adder](https://github.com/shahar-gibly/full-adder))  
- Developing embedded systems with C/C++ and Python  
- Exploring VLSI design and practical communication protocols  

---

## 🛠️ Skills & Tools
- **Languages:** Verilog, C/C++, Python, MATLAB  
- **Tools:** Git/GitHub, Icarus Verilog, GTKWave, ModelSim, Linux, VS Code  
- **Domains:** Embedded Systems, RTL Design, Networking, Digital Hardware  

---

## 📫 Let’s Connect
- 📧 Email: giblyshahar@email.com  
- 💼 [LinkedIn](https://www.linkedin.com/in/shahar-gibly-26b58526a)  
- 🌐 Portfolio: check out my GitHub projects — constantly growing 🚀  
