// Seed: 598501903
`define pp_5 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output wand id_2,
    input logic id_3,
    output id_4
);
  assign id_2[1] = 1'h0;
endmodule
`define pp_6 0
