#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 26 17:50:58 2019
# Process ID: 23764
# Current directory: C:/SInglePhotons/Vivado Projects/COUNTER_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13104 C:\SInglePhotons\Vivado Projects\COUNTER_IP\COUNTER_IP.xpr
# Log file: C:/SInglePhotons/Vivado Projects/COUNTER_IP/vivado.log
# Journal file: C:/SInglePhotons/Vivado Projects/COUNTER_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}
update_module_reference COUNTER_DIG_TIMER_0_0
update_module_reference COUNTER_CTR_CTL_0_0
disconnect_bd_net /DIG_TIMER_0_DATA_IND [get_bd_pins c_counter_binary_0/CE]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins c_counter_binary_0/CE]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins DIG_TIMER_0/DATA_IND]
update_module_reference COUNTER_CTR_CTL_0_0
generate_target all [get_files  {{C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}}]
export_ip_user_files -of_objects [get_files {{C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}}] -directory {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.ip_user_files/sim_scripts} -ip_user_files_dir {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.ip_user_files} -ipstatic_source_dir {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/modelsim} {questa=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/questa} {riviera=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/riviera} {activehdl=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir C:/SInglePhotons/HW_IP/DSP48COUNTER -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/SInglePhotons/HW_IP/DSP48COUNTER/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/SInglePhotons/HW_IP/DSP48COUNTER c:/SInglePhotons/HW_IP/DSP48COUNTER/component.xml
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S_AXI_0_tlm -clock s_axi_clk [ipx::current_core]
ipx::associate_bus_interfaces -busif s_axi_1_tlm -clock s_axi_clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/SInglePhotons/HW_IP
ipx::package_project -root_dir C:/SInglePhotons/HW_IP/COUNTER_AXI -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/SInglePhotons/HW_IP/COUNTER_AXI/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/SInglePhotons/HW_IP/COUNTER_AXI c:/SInglePhotons/HW_IP/COUNTER_AXI/component.xml
ipx::associate_bus_interfaces -busif S_AXI_0_tlm -clock s_axi_clk [ipx::current_core]
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif s_axi_1_tlm -clock s_axi_clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/SInglePhotons/HW_IP
