# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/CPU/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/new/param.v" --include "../../../../cpu_design.srcs/sources_1/ip/cpuclk" --include "../../../../cpu_design.srcs/sources_1/new" \
"../../../../cpu_design.srcs/sources_1/ip/dram/sim/dram.v" \
"../../../../cpu_design.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../cpu_design.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../cpu_design.srcs/sources_1/new/ALU.v" \
"../../../../cpu_design.srcs/sources_1/new/Bus.v" \
"../../../../cpu_design.srcs/sources_1/new/Button.v" \
"../../../../cpu_design.srcs/sources_1/new/Control.v" \
"../../../../cpu_design.srcs/sources_1/new/DRAM.v" \
"../../../../cpu_design.srcs/sources_1/new/LOAD.v" \
"../../../../cpu_design.srcs/sources_1/new/Led.v" \
"../../../../cpu_design.srcs/sources_1/new/NPC.v" \
"../../../../cpu_design.srcs/sources_1/new/PC.v" \
"../../../../cpu_design.srcs/sources_1/new/RF.v" \
"../../../../cpu_design.srcs/sources_1/new/SEXT.v" \
"../../../../cpu_design.srcs/sources_1/new/Switch.v" \
"../../../../cpu_design.srcs/sources_1/new/cpu_top.v" \
"../../../../cpu_design.srcs/sources_1/new/led_digit.v" \
"../../../../test_for_board.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
