// Copyright © Advanced Micro Devices, Inc., or its affiliates.
// SPDX-License-Identifier:  MIT

#include "plans/SdpaBwdPlanBuilder.hpp"
#include "HipKernelUtils.hpp"
#include "asm/AsmKernelPath.hpp"
#include "asm_fmha_v3_bwd_configs.hpp"
#include "plans/SdpaBwdPlan.hpp"

#include <cmath>
#include <hip/hip_runtime.h>
#include <hip_kernel_provider_common/HipDeviceUtils.hpp>
#include <hipdnn_flatbuffers_sdk/data_objects/data_types_generated.h>
#include <hipdnn_flatbuffers_sdk/data_objects/sdpa_backward_attributes_generated.h>
#include <hipdnn_plugin_sdk/PluginLogging.hpp>
#include <optional>
#include <stdexcept>
#include <utility>

// Backward CSV columns consumed by this builder:
//   dtype, hdim_q, hdim_v, mask, atomic32, pssk, pddv, mode, bf16_cvt,
//   ts_qo, ts, knl_name, co_name, arch

namespace asm_sdpa_engine
{
namespace
{

// Backward-local enums. Mirror the forward definitions but kept distinct so
// fwd and bwd dispatch can evolve independently.
enum class MaskType : int
{
    NO_MASK = 0,
    TOP_LEFT_CAUSAL = 1,
    BOTTOM_RIGHT_CAUSAL = 2,
    WINDOW_GENERIC = 3
};

enum class RoundingMode : int
{
    RTNE = 0, // Round to Nearest Even (IEEE default)
    RTNA = 1, // Round to Nearest Away from zero
    RTZ = 2 // Round toward Zero
};

using bwd_dispatch::BF16_CVT_FP16_SENTINEL;

enum class BatchMode : int
{
    BATCH = 0, // All sequences have same length
    GROUP = 1 // Variable sequence lengths
};

enum class AccumulatorMode : int
{
    A16 = 0, // 16-bit accumulator (atomic32 = 0)
    A32 = 1 // 32-bit accumulator (atomic32 = 1)
};

// Per-stage CSV-row selector. Computed once from the graph and consumed by
// both isApplicable and buildPlan, so the two sites cannot drift.
struct BwdDispatchTuple
{
    int mask;
    int atomic32;
    int pssk;
    int pddv;
    int bf16Cvt;
};

// Output of resolveStage: the .co file path, kernel symbol name, and tile
// sizes for the resolved registry row.
struct ResolvedKernel
{
    std::string coPath;
    std::string knlName;
    SdpaBwdParams::KernelTiles tiles;
};

// Indexed by bwd_dispatch::PipelineStage ordinal (ODO=0, DQDKDV=1, DQ_CONVERT=2).
using BwdDispatchTuples = std::array<BwdDispatchTuple, 3>;

// Mask classification — ported verbatim from SdpaFwdPlanBuilder. Handles the
// modern left_bound / right_bound / diagonal_alignment trio plus the
// deprecated causal_mask* booleans.
MaskType getMaskType(const hipdnn_flatbuffers_sdk::data_objects::SdpaBackwardAttributes& attrs)
{
    using namespace hipdnn_flatbuffers_sdk::data_objects;

    const bool leftAndRightBoundsSet
        = attrs.left_bound().has_value() && attrs.right_bound().has_value();
    if(!leftAndRightBoundsSet)
    {
        if(attrs.causal_mask())
        {
            return MaskType::TOP_LEFT_CAUSAL;
        }
        if(attrs.causal_mask_bottom_right())
        {
            return MaskType::BOTTOM_RIGHT_CAUSAL;
        }
        return MaskType::NO_MASK;
    }

    auto left = attrs.left_bound().value();
    auto right = attrs.right_bound().value();
    if(left == -1 && right == -1)
    {
        return MaskType::NO_MASK;
    }
    if(left == -1 && right == 0)
    {
        return attrs.diagonal_alignment() == DiagonalAlignment::BOTTOM_RIGHT
                   ? MaskType::BOTTOM_RIGHT_CAUSAL
                   : MaskType::TOP_LEFT_CAUSAL;
    }
    return MaskType::WINDOW_GENERIC;
}

RoundingMode
    getRoundingMode(const hipdnn_flatbuffers_sdk::data_objects::SdpaBackwardAttributes& /*attrs*/)
{
    // TODO(ALMIOPEN-1824): plumb rounding mode from graph; for now always RTNE.
    return RoundingMode::RTNE;
}

BatchMode getBatchMode(const hipdnn_flatbuffers_sdk::data_objects::SdpaBackwardAttributes& attrs)
{
    return (attrs.seq_len_q_tensor_uid().has_value() || attrs.seq_len_kv_tensor_uid().has_value())
               ? BatchMode::GROUP
               : BatchMode::BATCH;
}

// Map the seven backward tensor dtypes to a CSV dtype identifier. The backward
// graph carries Q/K/V/dO inputs and dQ/dK/dV gradient outputs that all share
// a single floating-point type per the CSV schema; FP32 stats are validated
// separately. Returns std::nullopt when the seven tensors do not share a
// supported dtype (BF16 or FP16); FP8 falls into this bucket because the
// backward CSV does not define FP8 rows.
std::optional<std::string>
    tryGetDataTypeIdentifier(hipdnn_flatbuffers_sdk::data_objects::DataType qType,
                             hipdnn_flatbuffers_sdk::data_objects::DataType kType,
                             hipdnn_flatbuffers_sdk::data_objects::DataType vType,
                             hipdnn_flatbuffers_sdk::data_objects::DataType doType,
                             hipdnn_flatbuffers_sdk::data_objects::DataType dqType,
                             hipdnn_flatbuffers_sdk::data_objects::DataType dkType,
                             hipdnn_flatbuffers_sdk::data_objects::DataType dvType)
{
    using namespace hipdnn_flatbuffers_sdk::data_objects;

    auto allEqual = [&](DataType expected) {
        return qType == expected && kType == expected && vType == expected && doType == expected
               && dqType == expected && dkType == expected && dvType == expected;
    };

    if(allEqual(DataType::BFLOAT16))
    {
        return std::string("bf16");
    }
    if(allEqual(DataType::HALF))
    {
        return std::string("fp16");
    }
    return std::nullopt;
}

// Walk the chosen registry and return a copy of the row that matches the
// requested tuple, or std::nullopt when no row matches.  The registry type
// (CFG) is the std::unordered_map alias emitted by codegen.py; returning a
// copy decouples the caller from the registry's storage so the result is
// stable regardless of any subsequent mutation to the underlying map.
std::optional<fmha_v3_bwdConfig> findConfig(const CFG& registry,
                                            const std::string& archId,
                                            const std::string& dataType,
                                            int hdimQ,
                                            int hdimV,
                                            int mask,
                                            int atomic32,
                                            int pssk,
                                            int pddv,
                                            int mode,
                                            int bf16Cvt)
{
    for(const auto& [unusedKey, cfg] : registry)
    {
        if(cfg.arch != archId)
        {
            continue;
        }
        if(cfg.dtype != dataType)
        {
            continue;
        }
        if(cfg.hdim_q != hdimQ || cfg.hdim_v != hdimV)
        {
            continue;
        }
        if(cfg.mask != mask)
        {
            continue;
        }
        if(cfg.atomic32 != atomic32)
        {
            continue;
        }
        if(cfg.pssk != pssk || cfg.pddv != pddv)
        {
            continue;
        }
        if(cfg.mode != mode)
        {
            continue;
        }
        // gfx950 BF16/FP16 rows are emitted with `bf16_cvt = 3` (the FP16
        // sentinel) regardless of the BF16 rounding mode the caller asked
        // for, because gfx950 ships only one kernel per (dtype, hdim, mask,
        // atomic, pssk, pddv, mode) tuple — there are no per-rounding-mode
        // variants to disambiguate.  Mirrors the equivalent special case
        // in SdpaFwdPlanBuilder.cpp::getKernelNameKey for gfx950.
        if(archId != "gfx950" && cfg.bf16_cvt != bf16Cvt)
        {
            continue;
        }
        return cfg;
    }
    return std::nullopt;
}

// Query the HIP device string for the stream, logging `logPrefix` on failure.
// Returns std::nullopt when the HIP runtime throws.
std::optional<std::string> tryGetDeviceString(hipStream_t stream, const char* logPrefix)
{
    try
    {
        return hip_kernel_provider_common::getDeviceString(stream);
    }
    catch(const std::exception& e)
    {
        HIPDNN_PLUGIN_LOG_ERROR(logPrefix << e.what());
        return std::nullopt;
    }
}

// Backward kernels live in a flat layout under
//   asm_kernels/<arch>/fmha_v3_bwd/<co_name>
// The codegen-emitted co_name already includes the "<arch>/fmha_v3_bwd/"
// prefix, so this helper simply resolves to the absolute install path.
// (Forward splits gfx942 into MI300/MI308 sub-folders and threads the arch
// through; backward does not because AITER ships a single backward set.)
std::string getKernelCoPath(const std::string& coName)
{
    return asm_kernels::getAsmKernelPath(coName);
}

// Per-stage dispatch tuples differ. The odo (D-reduction) and dq_convert
// (FP32 -> output dtype cast) kernels are not parameterised by mask/
// accumulator/padding — every row in those CSVs has
//   mask=0, atomic32=0, pssk=0, pddv=0
// and odo additionally always uses the bf16_cvt=3 sentinel. The dqdkdv
// (main backward) kernel carries the full dispatch axes; it is currently
// pinned to atomic32=A32, pssk=1, pddv=1 because the registry rows for
// pssk=1, pddv=0 do not exist in batch mode and the unpadded
// (pssk=0, pddv=0) row uses a different kernarg layout than the engine
// builds today. TODO: lift the pin once the engine emits the unpadded
// kernarg layout for shapes where seqLenKv % tsKv == 0.
BwdDispatchTuples computeDispatchTuples(MaskType maskType, int bf16CvtValue)
{
    BwdDispatchTuples tuples{};
    tuples[static_cast<size_t>(bwd_dispatch::PipelineStage::ODO)]
        = {0, 0, 0, 0, BF16_CVT_FP16_SENTINEL};
    tuples[static_cast<size_t>(bwd_dispatch::PipelineStage::DQDKDV)]
        = {static_cast<int>(maskType), static_cast<int>(AccumulatorMode::A32), 1, 1, bf16CvtValue};
    tuples[static_cast<size_t>(bwd_dispatch::PipelineStage::DQ_CONVERT)]
        = {0, 0, 0, 0, bf16CvtValue};
    return tuples;
}

} // namespace

namespace bwd_dispatch
{

std::string lookupKernelNameKey(PipelineStage stage,
                                const std::string& archId,
                                const std::string& dataType,
                                int hdimQ,
                                int hdimV,
                                int mask,
                                int atomic32,
                                int pssk,
                                int pddv,
                                int mode,
                                int bf16Cvt)
{
    std::optional<fmha_v3_bwdConfig> cfg;
    switch(stage)
    {
    case PipelineStage::ODO:
        cfg = findConfig(cfg_fmha_bwd_odo,
                         archId,
                         dataType,
                         hdimQ,
                         hdimV,
                         mask,
                         atomic32,
                         pssk,
                         pddv,
                         mode,
                         bf16Cvt);
        break;
    case PipelineStage::DQDKDV:
        cfg = findConfig(cfg_fmha_bwd_dqdkdv,
                         archId,
                         dataType,
                         hdimQ,
                         hdimV,
                         mask,
                         atomic32,
                         pssk,
                         pddv,
                         mode,
                         bf16Cvt);
        break;
    case PipelineStage::DQ_CONVERT:
        cfg = findConfig(cfg_fmha_bwd_dq_convert,
                         archId,
                         dataType,
                         hdimQ,
                         hdimV,
                         mask,
                         atomic32,
                         pssk,
                         pddv,
                         mode,
                         bf16Cvt);
        break;
    default:
        break;
    }
    return cfg.has_value() ? cfg->arch + cfg->knl_name : std::string{};
}

} // namespace bwd_dispatch

bool SdpaBwdPlanBuilder::isApplicable(
    const HipKernelHandle& handle,
    const hipdnn_flatbuffers_sdk::flatbuffer_utilities::IGraph& opGraph) const
{
    using namespace hipdnn_flatbuffers_sdk::data_objects;
    // NOLINTNEXTLINE(readability-identifier-naming)
    static const char* HIP_KERNEL_LOG_PREFIX = "[SdpaBwdPlanBuilder::isApplicable] ";

    auto& nodeWrappers = opGraph.nodeWrappers();

    auto deviceStringOpt
        = tryGetDeviceString(handle.getStream(), "Could not query device string: ");
    if(!deviceStringOpt)
    {
        return false;
    }
    const std::string& deviceString = *deviceStringOpt;

    // The codegen-generated registry contains both gfx942 and gfx950 rows;
    // only gfx942 is dispatched here.
    HIP_KERNEL_RETURN_FALSE_IF(deviceString != "gfx942",
                               "Device string does not match gfx942 (Actual value: " + deviceString
                                   + ")");

    HIP_KERNEL_RETURN_FALSE_IF(nodeWrappers.size() != 1, "Graph has more than one node");
    HIP_KERNEL_RETURN_FALSE_IF(nodeWrappers.front()->attributesType()
                                   != NodeAttributes::SdpaBackwardAttributes,
                               "Node attribute type is not SdpaBackwardAttributes");

    const auto& attrs = nodeWrappers.front()->attributesAs<SdpaBackwardAttributes>();

    // Graph features the engine does not currently dispatch.
    HIP_KERNEL_RETURN_FALSE_IF(attrs.dropout_probability().has_value()
                                   && attrs.dropout_probability().value() != 0.f,
                               "dropout_probability must be unset or zero (Actual value: "
                                   + std::to_string(attrs.dropout_probability().value()) + ")");
    HIP_KERNEL_RETURN_FALSE_IF(attrs.alibi_mask(), "alibi_mask must be false");
    HIP_KERNEL_RETURN_FALSE_IF(attrs.padding_mask(), "padding_mask must be false");
    HIP_KERNEL_RETURN_FALSE_IF(attrs.attn_mask_tensor_uid(), "attn_mask tensor not supported");
    HIP_KERNEL_RETURN_FALSE_IF(attrs.seed_tensor_uid(), "seed tensor not supported");
    HIP_KERNEL_RETURN_FALSE_IF(attrs.offset_tensor_uid(), "offset tensor not supported");
    HIP_KERNEL_RETURN_FALSE_IF(attrs.dropout_mask_tensor_uid(),
                               "dropout_mask tensor not supported");
    HIP_KERNEL_RETURN_FALSE_IF(attrs.dbias_tensor_uid(), "dbias tensor not supported");

    // Group mode (variable sequence lengths) requires a different kernarg
    // layout than the POC; deferred to the kernarg-layout abstraction.
    HIP_KERNEL_RETURN_FALSE_IF(
        getBatchMode(attrs) != BatchMode::BATCH,
        "group mode (seq_len_q_tensor_uid or seq_len_kv_tensor_uid set) is not supported");

    // Validate required tensors
    const auto& tensorMap = opGraph.getTensorMap();

    const int64_t qUid = attrs.q_tensor_uid();
    const int64_t kUid = attrs.k_tensor_uid();
    const int64_t vUid = attrs.v_tensor_uid();
    const int64_t doUid = attrs.do_tensor_uid();
    const int64_t statsUid = attrs.stats_tensor_uid();
    const int64_t dqUid = attrs.dq_tensor_uid();
    const int64_t dkUid = attrs.dk_tensor_uid();
    const int64_t dvUid = attrs.dv_tensor_uid();

    auto findTensor = [&](const char* name, int64_t uid) -> const TensorAttributes* {
        auto it = tensorMap.find(uid);
        if(it == tensorMap.end())
        {
            HIPDNN_PLUGIN_LOG_INFO(std::string{HIP_KERNEL_LOG_PREFIX} + name + " tensor UID "
                                   + std::to_string(uid) + " not present in graph");
            return nullptr;
        }
        return it->second;
    };

    const auto* qTensor = findTensor("q", qUid);
    const auto* kTensor = findTensor("k", kUid);
    const auto* vTensor = findTensor("v", vUid);
    const auto* doTensor = findTensor("do", doUid);
    const auto* statsTensor = findTensor("stats", statsUid);
    const auto* dqTensor = findTensor("dq", dqUid);
    const auto* dkTensor = findTensor("dk", dkUid);
    const auto* dvTensor = findTensor("dv", dvUid);
    if(qTensor == nullptr || kTensor == nullptr || vTensor == nullptr || doTensor == nullptr
       || statsTensor == nullptr || dqTensor == nullptr || dkTensor == nullptr
       || dvTensor == nullptr)
    {
        return false;
    }

    HIP_KERNEL_RETURN_FALSE_IF(
        qTensor->dims()->size() != 4,
        "q tensor must be rank 4 (Actual rank: " + std::to_string(qTensor->dims()->size()) + ")");
    HIP_KERNEL_RETURN_FALSE_IF(
        kTensor->dims()->size() != 4,
        "k tensor must be rank 4 (Actual rank: " + std::to_string(kTensor->dims()->size()) + ")");
    HIP_KERNEL_RETURN_FALSE_IF(
        vTensor->dims()->size() != 4,
        "v tensor must be rank 4 (Actual rank: " + std::to_string(vTensor->dims()->size()) + ")");

    // GQA: SdpaBwdPlan packs ratio = nhead_q / nhead_k (integer division) into
    // the dqdkdv kernarg.  A fractional ratio is a kernel-correctness violation
    // (silent truncation), not a "no row matches" registry miss, so reject it
    // here rather than letting buildPlan succeed and execute corrupt dQ/dK/dV.
    auto numHeadsQ = qTensor->dims()->Get(1);
    auto numHeadsKv = kTensor->dims()->Get(1);
    HIP_KERNEL_RETURN_FALSE_IF(numHeadsKv == 0 || numHeadsQ % numHeadsKv != 0,
                               "GQA requires nhead_q % nhead_k == 0 (Actual: nhead_q="
                                   + std::to_string(numHeadsQ)
                                   + ", nhead_k=" + std::to_string(numHeadsKv) + ")");

    // Stats is FP32 (LSE from forward pass)
    HIP_KERNEL_RETURN_FALSE_IF(statsTensor->data_type() != DataType::FLOAT,
                               "stats tensor datatype must be FP32 (Actual type: "
                                   + EnumNameDataType(statsTensor->data_type()) + ")");

    auto dataTypeIdOpt = tryGetDataTypeIdentifier(qTensor->data_type(),
                                                  kTensor->data_type(),
                                                  vTensor->data_type(),
                                                  doTensor->data_type(),
                                                  dqTensor->data_type(),
                                                  dkTensor->data_type(),
                                                  dvTensor->data_type());

    HIP_KERNEL_RETURN_FALSE_IF(
        !dataTypeIdOpt,
        "All Q/K/V/dO/dQ/dK/dV tensors must share a supported dtype (BF16 or FP16). "
        "Actual: q="
            + std::string(EnumNameDataType(qTensor->data_type()))
            + ", k=" + EnumNameDataType(kTensor->data_type())
            + ", v=" + EnumNameDataType(vTensor->data_type())
            + ", do=" + EnumNameDataType(doTensor->data_type())
            + ", dq=" + EnumNameDataType(dqTensor->data_type())
            + ", dk=" + EnumNameDataType(dkTensor->data_type())
            + ", dv=" + EnumNameDataType(dvTensor->data_type()));
    const auto& dataTypeId = *dataTypeIdOpt;

    auto headDimQk = static_cast<int>(qTensor->dims()->Get(3));
    auto headDimV = static_cast<int>(vTensor->dims()->Get(3));

    HIP_KERNEL_RETURN_FALSE_IF(headDimQk != headDimV,
                               "Asymmetric head dimensions not supported (D_qk = "
                                   + std::to_string(headDimQk)
                                   + ", D_v = " + std::to_string(headDimV) + ")");
    // The codegen-generated registry carries hd64, hd128, and hd192 rows, but
    // only hd128 has a CPU backward reference that has been calibrated against
    // the in-tree kernels. Other head dims are reachable infrastructure but
    // gated here until ALMIOPEN-1832 extends correctness coverage.
    HIP_KERNEL_RETURN_FALSE_IF(headDimQk != 128,
                               "Head dimension currently dispatched is 128 only (Actual value: "
                                   + std::to_string(headDimQk) + ")");

    // Likewise, only BF16 has a verified CPU reference path today. FP16
    // backward kernels exist in the registry but are not yet correctness-
    // validated against the CPU reference.
    HIP_KERNEL_RETURN_FALSE_IF(
        dataTypeId != "bf16",
        "Backward dispatch currently restricted to BF16 (Actual dtype: " + dataTypeId + ")");

    auto maskType = getMaskType(attrs);
    HIP_KERNEL_RETURN_FALSE_IF(maskType != MaskType::NO_MASK,
                               "Masked attention not currently dispatched (Mask type ordinal: "
                                   + std::to_string(static_cast<int>(maskType)) + ")");

    const int bf16CvtValue = (dataTypeId == "fp16") ? BF16_CVT_FP16_SENTINEL
                                                    : static_cast<int>(getRoundingMode(attrs));
    auto dispatchTuples = computeDispatchTuples(maskType, bf16CvtValue);

    auto checkRegistry = [&](const char* registryName,
                             bwd_dispatch::PipelineStage stage,
                             const BwdDispatchTuple& tuple) {
        auto key = bwd_dispatch::lookupKernelNameKey(stage,
                                                     deviceString,
                                                     dataTypeId,
                                                     headDimQk,
                                                     headDimV,
                                                     tuple.mask,
                                                     tuple.atomic32,
                                                     tuple.pssk,
                                                     tuple.pddv,
                                                     static_cast<int>(BatchMode::BATCH),
                                                     tuple.bf16Cvt);
        if(key.empty())
        {
            HIPDNN_PLUGIN_LOG_INFO(
                std::string{HIP_KERNEL_LOG_PREFIX} + "No matching " + registryName
                + " kernel for arch=" + deviceString + " dtype=" + dataTypeId
                + " hdim=" + std::to_string(headDimQk) + " mask=" + std::to_string(tuple.mask)
                + " atomic32=" + std::to_string(tuple.atomic32)
                + " pssk=" + std::to_string(tuple.pssk) + " pddv=" + std::to_string(tuple.pddv)
                + " mode=batch bf16_cvt=" + std::to_string(tuple.bf16Cvt));
            return false;
        }
        return true;
    };

    HIP_KERNEL_RETURN_FALSE_IF(
        !checkRegistry("odo",
                       bwd_dispatch::PipelineStage::ODO,
                       dispatchTuples[static_cast<size_t>(bwd_dispatch::PipelineStage::ODO)]),
        "Failed odo registry lookup");
    HIP_KERNEL_RETURN_FALSE_IF(
        !checkRegistry("dqdkdv",
                       bwd_dispatch::PipelineStage::DQDKDV,
                       dispatchTuples[static_cast<size_t>(bwd_dispatch::PipelineStage::DQDKDV)]),
        "Failed dqdkdv registry lookup");
    HIP_KERNEL_RETURN_FALSE_IF(
        !checkRegistry(
            "dq_convert",
            bwd_dispatch::PipelineStage::DQ_CONVERT,
            dispatchTuples[static_cast<size_t>(bwd_dispatch::PipelineStage::DQ_CONVERT)]),
        "Failed dq_convert registry lookup");

    return true;
}

size_t SdpaBwdPlanBuilder::getMaxWorkspaceSize(
    const HipKernelHandle& /* handle */,
    const hipdnn_flatbuffers_sdk::flatbuffer_utilities::IGraph& opGraph,
    const HipKernelSettings& /* executionSettings */) const
{
    using namespace hipdnn_flatbuffers_sdk::data_objects;

    const auto& attrs = opGraph.nodeWrappers().front()->attributesAs<SdpaBackwardAttributes>();
    const auto& tensorMap = opGraph.getTensorMap();
    const auto* qTensor = tensorMap.at(attrs.q_tensor_uid());

    // Q tensor layout is [B, H_q, S_q, D_qk]
    auto batch = static_cast<size_t>(qTensor->dims()->Get(0));
    auto headsQ = static_cast<size_t>(qTensor->dims()->Get(1));
    auto seqLenQ = static_cast<size_t>(qTensor->dims()->Get(2));
    auto headDim = static_cast<size_t>(qTensor->dims()->Get(3));

    return sdpaBwdDBufferSize(batch, headsQ, seqLenQ)
           + sdpaBwdDqAccBufferSize(batch, headsQ, seqLenQ, headDim);
}

void SdpaBwdPlanBuilder::initializeExecutionSettings(
    const HipKernelHandle& /* handle */,
    const hipdnn_flatbuffers_sdk::flatbuffer_utilities::IGraph& /* opGraph */,
    const hipdnn_flatbuffers_sdk::flatbuffer_utilities::IEngineConfig& /* engineConfig */,
    HipKernelSettings& /* executionSettings */) const
{
    throw std::logic_error("initializeExecutionSettings is not implemented for SdpaBwdPlanBuilder");
}

void SdpaBwdPlanBuilder::buildPlan(
    const HipKernelHandle& handle,
    const hipdnn_flatbuffers_sdk::flatbuffer_utilities::IGraph& opGraph,
    const hipdnn_flatbuffers_sdk::flatbuffer_utilities::IEngineConfig& /* engineConfig */,
    HipKernelContext& executionContext) const
{
    auto deviceStringOpt
        = tryGetDeviceString(handle.getStream(), "Failed to query device properties with error: ");
    if(!deviceStringOpt)
    {
        return;
    }
    const std::string& deviceString = *deviceStringOpt;

    // Extract SDPA backward attributes and tensor metadata from graph
    auto& sdpaNode = opGraph.getNodeWrapper(0);
    auto& sdpaAttrs
        = sdpaNode.attributesAs<hipdnn_flatbuffers_sdk::data_objects::SdpaBackwardAttributes>();
    auto& tensorMap = opGraph.getTensorMap();

    const int64_t qUid = sdpaAttrs.q_tensor_uid();
    const int64_t kUid = sdpaAttrs.k_tensor_uid();
    const int64_t vUid = sdpaAttrs.v_tensor_uid();
    const int64_t oUid = sdpaAttrs.o_tensor_uid();
    const int64_t doUid = sdpaAttrs.do_tensor_uid();
    const int64_t statsUid = sdpaAttrs.stats_tensor_uid();
    const int64_t dqUid = sdpaAttrs.dq_tensor_uid();
    const int64_t dkUid = sdpaAttrs.dk_tensor_uid();
    const int64_t dvUid = sdpaAttrs.dv_tensor_uid();

    auto* qTensor = tensorMap.at(qUid);
    auto* kTensor = tensorMap.at(kUid);
    auto* vTensor = tensorMap.at(vUid);
    auto* oTensor = tensorMap.at(oUid);
    auto* doTensor = tensorMap.at(doUid);
    auto* statsTensor = tensorMap.at(statsUid);
    auto* dqTensor = tensorMap.at(dqUid);
    auto* dkTensor = tensorMap.at(dkUid);
    auto* dvTensor = tensorMap.at(dvUid);

    // Dimensions from Q: [B, H_q, S_q, D_qk]
    auto* qDims = qTensor->dims();
    auto batchSize = static_cast<unsigned int>(qDims->Get(0));
    auto numHeadsQ = static_cast<unsigned int>(qDims->Get(1));
    auto seqLenQ = static_cast<unsigned int>(qDims->Get(2));
    auto headDimQk = static_cast<unsigned int>(qDims->Get(3));

    // Dimensions from K: [B, H_kv, S_kv, D_qk]
    auto numHeadsKv = static_cast<unsigned int>(kTensor->dims()->Get(1));
    auto seqLenKv = static_cast<unsigned int>(kTensor->dims()->Get(2));

    // Dimensions from V: [B, H_kv, S_kv, D_v]
    auto headDimV = static_cast<unsigned int>(vTensor->dims()->Get(3));

    auto* qStrides = qTensor->strides();
    auto qStrideBatch = static_cast<unsigned int>(qStrides->Get(0));
    auto qStrideHead = static_cast<unsigned int>(qStrides->Get(1));
    auto qStrideSeq = static_cast<unsigned int>(qStrides->Get(2));

    auto* kStrides = kTensor->strides();
    auto kStrideBatch = static_cast<unsigned int>(kStrides->Get(0));
    auto kStrideHead = static_cast<unsigned int>(kStrides->Get(1));
    auto kStrideSeq = static_cast<unsigned int>(kStrides->Get(2));

    auto* vStrides = vTensor->strides();
    auto vStrideBatch = static_cast<unsigned int>(vStrides->Get(0));
    auto vStrideHead = static_cast<unsigned int>(vStrides->Get(1));
    auto vStrideSeq = static_cast<unsigned int>(vStrides->Get(2));

    auto* oStrides = oTensor->strides();
    auto oStrideBatch = static_cast<unsigned int>(oStrides->Get(0));
    auto oStrideHead = static_cast<unsigned int>(oStrides->Get(1));
    auto oStrideSeq = static_cast<unsigned int>(oStrides->Get(2));

    auto* doStrides = doTensor->strides();
    auto doStrideBatch = static_cast<unsigned int>(doStrides->Get(0));
    auto doStrideHead = static_cast<unsigned int>(doStrides->Get(1));
    auto doStrideSeq = static_cast<unsigned int>(doStrides->Get(2));

    auto* dqStrides = dqTensor->strides();
    auto dqStrideBatch = static_cast<unsigned int>(dqStrides->Get(0));
    auto dqStrideHead = static_cast<unsigned int>(dqStrides->Get(1));
    auto dqStrideSeq = static_cast<unsigned int>(dqStrides->Get(2));

    auto* dkStrides = dkTensor->strides();
    auto dkStrideBatch = static_cast<unsigned int>(dkStrides->Get(0));
    auto dkStrideHead = static_cast<unsigned int>(dkStrides->Get(1));
    auto dkStrideSeq = static_cast<unsigned int>(dkStrides->Get(2));

    auto* dvStrides = dvTensor->strides();
    auto dvStrideBatch = static_cast<unsigned int>(dvStrides->Get(0));
    auto dvStrideHead = static_cast<unsigned int>(dvStrides->Get(1));
    auto dvStrideSeq = static_cast<unsigned int>(dvStrides->Get(2));

    auto* statsStrides = statsTensor->strides();
    auto statsStrideBatch = static_cast<unsigned int>(statsStrides->Get(0));
    auto statsStrideHead = static_cast<unsigned int>(statsStrides->Get(1));

    // Attention scale: default to 1/sqrt(D_qk) if not provided
    float attnScale = 1.0f / std::sqrt(static_cast<float>(headDimQk));
    auto scaleValue = sdpaAttrs.attn_scale_value();
    if(scaleValue.has_value())
    {
        attnScale = scaleValue.value();
    }

    // Resolve dispatch parameters from the graph. isApplicable already verified
    // the dtype is supported; the empty check here is a defensive guard that
    // mirrors the resolveStage pattern below.
    auto dataTypeIdOpt = tryGetDataTypeIdentifier(qTensor->data_type(),
                                                  kTensor->data_type(),
                                                  vTensor->data_type(),
                                                  doTensor->data_type(),
                                                  dqTensor->data_type(),
                                                  dkTensor->data_type(),
                                                  dvTensor->data_type());
    if(!dataTypeIdOpt)
    {
        HIPDNN_PLUGIN_LOG_ERROR(
            "buildPlan: unsupported tensor dtype combination (isApplicable should have rejected)");
        return;
    }
    const auto& dataTypeId = *dataTypeIdOpt;
    auto maskType = getMaskType(sdpaAttrs);
    auto batchMode = getBatchMode(sdpaAttrs);
    const int bf16CvtValue = (dataTypeId == "fp16") ? BF16_CVT_FP16_SENTINEL
                                                    : static_cast<int>(getRoundingMode(sdpaAttrs));
    auto dispatchTuples = computeDispatchTuples(maskType, bf16CvtValue);

    auto resolveStage
        = [&](const char* stageName,
              std::optional<fmha_v3_bwdConfig> cfgOpt) -> std::optional<ResolvedKernel> {
        if(!cfgOpt)
        {
            HIPDNN_PLUGIN_LOG_ERROR("Failed to resolve "
                                    << stageName << " kernel for arch=" << deviceString
                                    << " dtype=" << dataTypeId << " hdim=" << headDimQk);
            return std::nullopt;
        }
        return ResolvedKernel{getKernelCoPath(cfgOpt->co_name),
                              cfgOpt->knl_name,
                              SdpaBwdParams::KernelTiles{static_cast<unsigned int>(cfgOpt->ts)}};
    };

    const auto& odtuple = dispatchTuples[static_cast<size_t>(bwd_dispatch::PipelineStage::ODO)];
    const auto& dqdtuple = dispatchTuples[static_cast<size_t>(bwd_dispatch::PipelineStage::DQDKDV)];
    const auto& dqctuple
        = dispatchTuples[static_cast<size_t>(bwd_dispatch::PipelineStage::DQ_CONVERT)];

    auto odoResolved = resolveStage("odo",
                                    findConfig(cfg_fmha_bwd_odo,
                                               deviceString,
                                               dataTypeId,
                                               static_cast<int>(headDimQk),
                                               static_cast<int>(headDimV),
                                               odtuple.mask,
                                               odtuple.atomic32,
                                               odtuple.pssk,
                                               odtuple.pddv,
                                               static_cast<int>(batchMode),
                                               odtuple.bf16Cvt));
    if(!odoResolved)
    {
        return;
    }
    auto dqdkdvResolved = resolveStage("dqdkdv",
                                       findConfig(cfg_fmha_bwd_dqdkdv,
                                                  deviceString,
                                                  dataTypeId,
                                                  static_cast<int>(headDimQk),
                                                  static_cast<int>(headDimV),
                                                  dqdtuple.mask,
                                                  dqdtuple.atomic32,
                                                  dqdtuple.pssk,
                                                  dqdtuple.pddv,
                                                  static_cast<int>(batchMode),
                                                  dqdtuple.bf16Cvt));
    if(!dqdkdvResolved)
    {
        return;
    }

    // Determine accumulator mode from the resolved dispatch tuple. isApplicable
    // currently hard-codes A32, so `useA32` is always true today. When A16 is
    // enabled (TODO: ALMIOPEN-1825 — flip AccumulatorMode in computeDispatchTuples and
    // verify correctness), this branch will resolve dq_convert conditionally,
    // skip the dq_acc allocation, and route DQDKDV's dQ output directly to the
    // output BF16 buffer.
    const bool useA32
        = (dispatchTuples[static_cast<size_t>(bwd_dispatch::PipelineStage::DQDKDV)].atomic32
           == static_cast<int>(AccumulatorMode::A32));

    std::optional<ResolvedKernel> dqConvertResolved;
    if(useA32)
    {
        dqConvertResolved = resolveStage("dq_convert",
                                         findConfig(cfg_fmha_bwd_dq_convert,
                                                    deviceString,
                                                    dataTypeId,
                                                    static_cast<int>(headDimQk),
                                                    static_cast<int>(headDimV),
                                                    dqctuple.mask,
                                                    dqctuple.atomic32,
                                                    dqctuple.pssk,
                                                    dqctuple.pddv,
                                                    static_cast<int>(batchMode),
                                                    dqctuple.bf16Cvt));
        if(!dqConvertResolved)
        {
            return;
        }
    }

    HIPDNN_PLUGIN_LOG_INFO("Using bwd odo kernel: " << odoResolved->coPath
                                                    << " :: " << odoResolved->knlName);
    HIPDNN_PLUGIN_LOG_INFO("Using bwd dqdkdv kernel: " << dqdkdvResolved->coPath
                                                       << " :: " << dqdkdvResolved->knlName);
    if(dqConvertResolved)
    {
        HIPDNN_PLUGIN_LOG_INFO("Using bwd dq_convert kernel: " << dqConvertResolved->coPath
                                                               << " :: "
                                                               << dqConvertResolved->knlName);
    }

    auto odoKernel = loadKernelModule(odoResolved->coPath, odoResolved->knlName.c_str());
    if(!odoKernel)
    {
        return;
    }

    auto dqdkdvKernel = loadKernelModule(dqdkdvResolved->coPath, dqdkdvResolved->knlName.c_str());
    if(!dqdkdvKernel)
    {
        return;
    }

    std::optional<HipModuleGuard> postKernel;
    if(dqConvertResolved)
    {
        postKernel
            = loadKernelModule(dqConvertResolved->coPath, dqConvertResolved->knlName.c_str());
        if(!postKernel)
        {
            return;
        }
    }

    SdpaBwdParams params{};
    params.odoTiles = odoResolved->tiles;
    params.dqdkdvTiles = dqdkdvResolved->tiles;
    if(dqConvertResolved)
    {
        params.dqConvertTiles = dqConvertResolved->tiles;
    }
    params.useA32 = useA32;

    params.qUid = qUid;
    params.kUid = kUid;
    params.vUid = vUid;
    params.oUid = oUid;
    params.doUid = doUid;
    params.statsUid = statsUid;
    params.dqUid = dqUid;
    params.dkUid = dkUid;
    params.dvUid = dvUid;

    params.batchSize = batchSize;
    params.numHeadsQ = numHeadsQ;
    params.numHeadsKv = numHeadsKv;
    params.seqLenQ = seqLenQ;
    params.seqLenKv = seqLenKv;
    params.headDimQk = headDimQk;
    params.headDimV = headDimV;

    params.qStrideSeq = qStrideSeq;
    params.qStrideHead = qStrideHead;
    params.qStrideBatch = qStrideBatch;
    params.kStrideSeq = kStrideSeq;
    params.kStrideHead = kStrideHead;
    params.kStrideBatch = kStrideBatch;
    params.vStrideSeq = vStrideSeq;
    params.vStrideHead = vStrideHead;
    params.vStrideBatch = vStrideBatch;
    params.oStrideSeq = oStrideSeq;
    params.oStrideHead = oStrideHead;
    params.oStrideBatch = oStrideBatch;
    params.doStrideSeq = doStrideSeq;
    params.doStrideHead = doStrideHead;
    params.doStrideBatch = doStrideBatch;
    params.dqStrideSeq = dqStrideSeq;
    params.dqStrideHead = dqStrideHead;
    params.dqStrideBatch = dqStrideBatch;
    params.dkStrideSeq = dkStrideSeq;
    params.dkStrideHead = dkStrideHead;
    params.dkStrideBatch = dkStrideBatch;
    params.dvStrideSeq = dvStrideSeq;
    params.dvStrideHead = dvStrideHead;
    params.dvStrideBatch = dvStrideBatch;
    params.statsStrideHead = statsStrideHead;
    params.statsStrideBatch = statsStrideBatch;
    params.attnScale = attnScale;

    executionContext.setPlan(std::make_unique<SdpaBwdPlan>(
        std::move(*odoKernel), std::move(*dqdkdvKernel), std::move(postKernel), params));
}

std::vector<hipdnn_flatbuffers_sdk::data_objects::KnobT> SdpaBwdPlanBuilder::getCustomKnobs(
    const HipKernelHandle& /* handle */,
    const hipdnn_flatbuffers_sdk::flatbuffer_utilities::IGraph& /* opGraph */) const
{
    return {};
}

} // namespace asm_sdpa_engine
