Classic Timing Analyzer report for CSC343_Latches_Flipflop
Fri Apr 17 05:35:20 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'WE'
  7. Clock Setup: 'CS'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                         ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.792 ns                         ; Din[15]                                      ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; --         ; CS       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.003 ns                         ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[4]                                          ; WE         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.032 ns                        ; CS                                           ; Q[14]                                         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.591 ns                         ; Din[11]                                      ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q ; --         ; WE       ; 0            ;
; Clock Setup: 'CS'            ; N/A   ; None          ; 400.96 MHz ( period = 2.494 ns ) ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; 0            ;
; Clock Setup: 'WE'            ; N/A   ; None          ; 400.96 MHz ( period = 2.494 ns ) ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                              ;                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; WE              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CS              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'WE'                                                                                                                                                                                                                                    ;
+-------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 400.96 MHz ( period = 2.494 ns ) ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns ) ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 413.22 MHz ( period = 2.420 ns ) ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 413.22 MHz ( period = 2.420 ns ) ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns ) ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns ) ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q  ; WE         ; WE       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q ; WE         ; WE       ; None                        ; None                      ; 0.399 ns                ;
+-------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CS'                                                                                                                                                                                                                                    ;
+-------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 400.96 MHz ( period = 2.494 ns ) ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns ) ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 413.22 MHz ( period = 2.420 ns ) ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 413.22 MHz ( period = 2.420 ns ) ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns ) ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns ) ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q  ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q  ; CS         ; CS       ; None                        ; None                      ; 0.399 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q ; CS         ; CS       ; None                        ; None                      ; 0.399 ns                ;
+-------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------+
; tsu                                                                                                    ;
+-------+--------------+------------+---------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                            ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------+----------+
; N/A   ; None         ; 2.792 ns   ; Din[15] ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A   ; None         ; 2.544 ns   ; Din[15] ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A   ; None         ; 2.536 ns   ; Din[14] ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A   ; None         ; 2.524 ns   ; Din[13] ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A   ; None         ; 2.288 ns   ; Din[14] ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A   ; None         ; 2.276 ns   ; Din[13] ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A   ; None         ; -0.956 ns  ; Din[5]  ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.144 ns  ; Din[0]  ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.168 ns  ; Din[8]  ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.174 ns  ; Din[3]  ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.203 ns  ; Din[6]  ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.204 ns  ; Din[5]  ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.232 ns  ; Din[7]  ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.267 ns  ; Din[12] ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A   ; None         ; -1.355 ns  ; Din[4]  ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.361 ns  ; Din[10] ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A   ; None         ; -1.361 ns  ; Din[1]  ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.392 ns  ; Din[0]  ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.410 ns  ; Din[9]  ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.416 ns  ; Din[8]  ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.422 ns  ; Din[3]  ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.451 ns  ; Din[6]  ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.479 ns  ; Din[2]  ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A   ; None         ; -1.480 ns  ; Din[7]  ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.487 ns  ; Din[11] ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A   ; None         ; -1.515 ns  ; Din[12] ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A   ; None         ; -1.603 ns  ; Din[4]  ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.609 ns  ; Din[10] ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A   ; None         ; -1.609 ns  ; Din[1]  ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.658 ns  ; Din[9]  ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.727 ns  ; Din[2]  ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A   ; None         ; -1.735 ns  ; Din[11] ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
+-------+--------------+------------+---------+-----------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------+
; tco                                                                                                    ;
+-------+--------------+------------+-----------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To    ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+-------+------------+
; N/A   ; None         ; 8.003 ns   ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[4]  ; WE         ;
; N/A   ; None         ; 7.893 ns   ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[8]  ; WE         ;
; N/A   ; None         ; 7.890 ns   ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[9]  ; WE         ;
; N/A   ; None         ; 7.875 ns   ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[2]  ; WE         ;
; N/A   ; None         ; 7.865 ns   ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[7]  ; WE         ;
; N/A   ; None         ; 7.843 ns   ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[6]  ; WE         ;
; N/A   ; None         ; 7.831 ns   ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[5]  ; WE         ;
; N/A   ; None         ; 7.823 ns   ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[3]  ; WE         ;
; N/A   ; None         ; 7.782 ns   ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[12] ; WE         ;
; N/A   ; None         ; 7.781 ns   ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[0]  ; WE         ;
; N/A   ; None         ; 7.758 ns   ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[11] ; WE         ;
; N/A   ; None         ; 7.755 ns   ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[4]  ; CS         ;
; N/A   ; None         ; 7.645 ns   ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[8]  ; CS         ;
; N/A   ; None         ; 7.642 ns   ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[9]  ; CS         ;
; N/A   ; None         ; 7.627 ns   ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[2]  ; CS         ;
; N/A   ; None         ; 7.617 ns   ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[7]  ; CS         ;
; N/A   ; None         ; 7.595 ns   ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[6]  ; CS         ;
; N/A   ; None         ; 7.584 ns   ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[14] ; WE         ;
; N/A   ; None         ; 7.583 ns   ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[5]  ; CS         ;
; N/A   ; None         ; 7.579 ns   ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[10] ; WE         ;
; N/A   ; None         ; 7.577 ns   ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[15] ; WE         ;
; N/A   ; None         ; 7.575 ns   ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[3]  ; CS         ;
; N/A   ; None         ; 7.556 ns   ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[1]  ; WE         ;
; N/A   ; None         ; 7.554 ns   ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[13] ; WE         ;
; N/A   ; None         ; 7.534 ns   ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[12] ; CS         ;
; N/A   ; None         ; 7.533 ns   ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[0]  ; CS         ;
; N/A   ; None         ; 7.510 ns   ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[11] ; CS         ;
; N/A   ; None         ; 7.336 ns   ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[14] ; CS         ;
; N/A   ; None         ; 7.331 ns   ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[10] ; CS         ;
; N/A   ; None         ; 7.329 ns   ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[15] ; CS         ;
; N/A   ; None         ; 7.308 ns   ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; Q[1]  ; CS         ;
; N/A   ; None         ; 7.306 ns   ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q ; Q[13] ; CS         ;
+-------+--------------+------------+-----------------------------------------------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 11.032 ns       ; CS   ; Q[14] ;
; N/A   ; None              ; 11.017 ns       ; CS   ; Q[13] ;
; N/A   ; None              ; 11.011 ns       ; CS   ; Q[15] ;
; N/A   ; None              ; 10.543 ns       ; CS   ; Q[6]  ;
; N/A   ; None              ; 10.543 ns       ; CS   ; Q[3]  ;
; N/A   ; None              ; 10.531 ns       ; CS   ; Q[5]  ;
; N/A   ; None              ; 10.222 ns       ; CS   ; Q[12] ;
; N/A   ; None              ; 10.222 ns       ; CS   ; Q[11] ;
; N/A   ; None              ; 10.222 ns       ; CS   ; Q[10] ;
; N/A   ; None              ; 10.057 ns       ; CS   ; Q[4]  ;
; N/A   ; None              ; 9.801 ns        ; CS   ; Q[7]  ;
; N/A   ; None              ; 9.374 ns        ; CS   ; Q[8]  ;
; N/A   ; None              ; 9.354 ns        ; CS   ; Q[9]  ;
; N/A   ; None              ; 8.268 ns        ; CS   ; Q[0]  ;
; N/A   ; None              ; 8.259 ns        ; CS   ; Q[2]  ;
; N/A   ; None              ; 8.228 ns        ; CS   ; Q[1]  ;
+-------+-------------------+-----------------+------+-------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+---------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                            ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------+----------+
; N/A           ; None        ; 2.591 ns  ; Din[11] ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A           ; None        ; 2.584 ns  ; Din[2]  ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.477 ns  ; Din[9]  ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.428 ns  ; Din[10] ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A           ; None        ; 2.428 ns  ; Din[1]  ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.422 ns  ; Din[4]  ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.377 ns  ; Din[12] ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A           ; None        ; 2.343 ns  ; Din[11] ; SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A           ; None        ; 2.337 ns  ; Din[7]  ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.336 ns  ; Din[2]  ; SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 2.308 ns  ; Din[6]  ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.279 ns  ; Din[3]  ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.235 ns  ; Din[8]  ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.229 ns  ; Din[9]  ; SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 2.211 ns  ; Din[0]  ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.180 ns  ; Din[10] ; SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A           ; None        ; 2.180 ns  ; Din[1]  ; SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 2.174 ns  ; Din[4]  ; SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 2.129 ns  ; Din[12] ; SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A           ; None        ; 2.089 ns  ; Din[7]  ; SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 2.061 ns  ; Din[5]  ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q  ; WE       ;
; N/A           ; None        ; 2.060 ns  ; Din[6]  ; SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 2.031 ns  ; Din[3]  ; SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 1.987 ns  ; Din[8]  ; SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 1.963 ns  ; Din[0]  ; SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; 1.813 ns  ; Din[5]  ; SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q  ; CS       ;
; N/A           ; None        ; -1.420 ns ; Din[13] ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A           ; None        ; -1.426 ns ; Din[14] ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A           ; None        ; -1.668 ns ; Din[13] ; SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A           ; None        ; -1.674 ns ; Din[14] ; SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
; N/A           ; None        ; -1.688 ns ; Din[15] ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; WE       ;
; N/A           ; None        ; -1.936 ns ; Din[15] ; SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; CS       ;
+---------------+-------------+-----------+---------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 17 05:35:16 2015
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop --speed=6
Warning: Ignored assignments for entity "CSC343_Latches_Flipflop" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity CSC343_Latches_Flipflop -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity CSC343_Latches_Flipflop -section_id "Root Region" was ignored
Info: Started post-fitting delay annotation
Warning: Found 16 output pins without output pin load capacitance assignment
    Info: Pin "Q[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "WE" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "CS" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "SRAM:s16_s0|Clk" as buffer
Info: Clock "WE" has Internal fmax of 400.96 MHz between source register "SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" and destination register "SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" (period= 2.494 ns)
    Info: + Longest register to register delay is 0.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: 2: + IC(0.248 ns) + CELL(0.150 ns) = 0.398 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: Total cell delay = 0.150 ns ( 37.69 % )
        Info: Total interconnect delay = 0.248 ns ( 62.31 % )
    Info: - Smallest clock skew is 0.122 ns
        Info: + Shortest clock path from clock "WE" to destination register is 4.461 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'
            Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0|Clk'
            Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0|Clk~clkctrl'
            Info: 4: + IC(1.335 ns) + CELL(0.271 ns) = 4.461 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q'
            Info: Total cell delay = 1.283 ns ( 28.76 % )
            Info: Total interconnect delay = 3.178 ns ( 71.24 % )
        Info: - Longest clock path from clock "WE" to source register is 4.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'
            Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0|Clk'
            Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0|Clk~clkctrl'
            Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 4.339 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q'
            Info: Total cell delay = 1.162 ns ( 26.78 % )
            Info: Total interconnect delay = 3.177 ns ( 73.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.971 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "CS" has Internal fmax of 400.96 MHz between source register "SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" and destination register "SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" (period= 2.494 ns)
    Info: + Longest register to register delay is 0.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: 2: + IC(0.248 ns) + CELL(0.150 ns) = 0.398 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: Total cell delay = 0.150 ns ( 37.69 % )
        Info: Total interconnect delay = 0.248 ns ( 62.31 % )
    Info: - Smallest clock skew is 0.122 ns
        Info: + Shortest clock path from clock "CS" to destination register is 4.213 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'
            Info: 2: + IC(0.658 ns) + CELL(0.271 ns) = 1.771 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0|Clk'
            Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.607 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0|Clk~clkctrl'
            Info: 4: + IC(1.335 ns) + CELL(0.271 ns) = 4.213 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q'
            Info: Total cell delay = 1.384 ns ( 32.85 % )
            Info: Total interconnect delay = 2.829 ns ( 67.15 % )
        Info: - Longest clock path from clock "CS" to source register is 4.091 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'
            Info: 2: + IC(0.658 ns) + CELL(0.271 ns) = 1.771 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0|Clk'
            Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.607 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0|Clk~clkctrl'
            Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 4.091 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 1; REG Node = 'SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q'
            Info: Total cell delay = 1.263 ns ( 30.87 % )
            Info: Total interconnect delay = 2.828 ns ( 69.13 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.971 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" (data pin = "Din[15]", clock pin = "CS") is 2.792 ns
    Info: + Longest pin to register delay is 6.035 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'Din[15]'
        Info: 2: + IC(4.765 ns) + CELL(0.438 ns) = 6.035 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 1; REG Node = 'SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 1.270 ns ( 21.04 % )
        Info: Total interconnect delay = 4.765 ns ( 78.96 % )
    Info: + Micro setup delay of destination is 0.856 ns
    Info: - Shortest clock path from clock "CS" to destination register is 4.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'
        Info: 2: + IC(0.658 ns) + CELL(0.271 ns) = 1.771 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0|Clk'
        Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.607 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0|Clk~clkctrl'
        Info: 4: + IC(1.342 ns) + CELL(0.150 ns) = 4.099 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 1; REG Node = 'SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 1.263 ns ( 30.81 % )
        Info: Total interconnect delay = 2.836 ns ( 69.19 % )
Info: tco from clock "WE" to destination pin "Q[4]" through register "SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is 8.003 ns
    Info: + Longest clock path from clock "WE" to source register is 4.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'
        Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0|Clk'
        Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0|Clk~clkctrl'
        Info: 4: + IC(1.334 ns) + CELL(0.271 ns) = 4.460 ns; Loc. = LCCOMB_X33_Y1_N8; Fanout = 1; REG Node = 'SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: Total cell delay = 1.283 ns ( 28.77 % )
        Info: Total interconnect delay = 3.177 ns ( 71.23 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y1_N8; Fanout = 1; REG Node = 'SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: 2: + IC(0.745 ns) + CELL(2.798 ns) = 3.543 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'Q[4]'
        Info: Total cell delay = 2.798 ns ( 78.97 % )
        Info: Total interconnect delay = 0.745 ns ( 21.03 % )
Info: Longest tpd from source pin "CS" to destination pin "Q[14]" is 11.032 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L25; Fanout = 17; CLK Node = 'CS'
    Info: 2: + IC(7.518 ns) + CELL(2.672 ns) = 11.032 ns; Loc. = PIN_V1; Fanout = 0; PIN Node = 'Q[14]'
    Info: Total cell delay = 3.514 ns ( 31.85 % )
    Info: Total interconnect delay = 7.518 ns ( 68.15 % )
Info: th for register "SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" (data pin = "Din[11]", clock pin = "WE") is 2.591 ns
    Info: + Longest clock path from clock "WE" to destination register is 4.364 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'WE'
        Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.019 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 1; COMB Node = 'SRAM:s16_s0|Clk'
        Info: 3: + IC(0.836 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'SRAM:s16_s0|Clk~clkctrl'
        Info: 4: + IC(1.359 ns) + CELL(0.150 ns) = 4.364 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; REG Node = 'SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 1.162 ns ( 26.63 % )
        Info: Total interconnect delay = 3.202 ns ( 73.37 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 1.773 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; PIN Node = 'Din[11]'
        Info: 2: + IC(0.354 ns) + CELL(0.420 ns) = 1.773 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; REG Node = 'SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 1.419 ns ( 80.03 % )
        Info: Total interconnect delay = 0.354 ns ( 19.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Fri Apr 17 05:35:20 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


