{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525113943902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525113943902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 13:45:43 2018 " "Processing started: Mon Apr 30 13:45:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525113943902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525113943902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabArquiII -c LabArquiII " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabArquiII -c LabArquiII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525113943902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525113944863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALUARCHITECTURE " "Found design unit 1: alu-ALUARCHITECTURE" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RFARCHITECTURE " "Found design unit 1: RF-RFARCHITECTURE" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947832 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-rtl " "Found design unit 1: instructionMemory-rtl" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947839 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file monociclo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monociclo-arquiMonociclo " "Found design unit 1: monociclo-arquiMonociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947849 ""} { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxes " "Found design unit 1: muxes" {  } { { "muxes.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/muxes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myMux-behavior " "Found design unit 1: myMux-behavior" {  } { { "myMux.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/myMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947855 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMux " "Found entity 1: myMux" {  } { { "myMux.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/myMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavior " "Found design unit 1: sign_extend-behavior" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947863 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-rtl " "Found design unit 1: dataMemory-rtl" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/dataMemory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947925 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-ALUControlArchitecture " "Found design unit 1: ALUControl-ALUControlArchitecture" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947939 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnity-ControlUnitArchitecture " "Found design unit 1: controlUnity-ControlUnitArchitecture" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947952 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525113947952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525113947952 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED instructionMemory.vhdl(48) " "VHDL type inferencing warning at instructionMemory.vhdl(48): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 48 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1525113947955 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED instructionMemory.vhdl(49) " "VHDL type inferencing warning at instructionMemory.vhdl(49): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 49 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1525113947956 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "inm_extended SIGNED monociclo.vhdl(219) " "VHDL error at monociclo.vhdl(219): type of identifier \"inm_extended\" does not agree with its usage as \"SIGNED\" type" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 219 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1525113947985 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525113948563 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 30 13:45:48 2018 " "Processing ended: Mon Apr 30 13:45:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525113948563 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525113948563 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525113948563 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525113948563 ""}
