[
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Agrawal",
        "given": "P."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceed,-i,ngs of the 25th Design Automation Conference"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "84–89,"
    ],
    "title": [
      "CONTEST: A Concurrent Test Generator for Sequential Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Apt",
        "given": "K."
      },
      {
        "family": "Kozen",
        "given": "D."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Information Processing Letters"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "307–309,"
    ],
    "title": [
      "Limits for Automatic Verification of Finite State Concurrent Systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedi,ngs of the Inter-national Conference on Circuits and System.s"
    ],
    "date": [
      "1990-05"
    ],
    "pages": [
      "3118–3121,"
    ],
    "title": [
      "Multiple Fault Testable Sequential Machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE hansactions on Computer-Aided Design of Integrated, Circuits"
    ],
    "date": [
      "1991-03"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Optimum and Heuristic Algorithms for a Problem of Finite State Machine Decomposition"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Barbacci",
        "given": "M.R."
      },
      {
        "family": "Barnes",
        "given": "G.E."
      },
      {
        "family": "Cattell",
        "given": "R.G."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1979-08-16"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "CMU, Pittsburgh, PA"
    ],
    "publisher": [
      "Dept. of EECS"
    ],
    "title": [
      "The ISPS Computer Description Language"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R.M."
      },
      {
        "family": "Morrison",
        "given": "C.R."
      },
      {
        "family": "Rudell",
        "given": "R.L."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Aid,ed Desi'gn of Integrated Circuits"
    ],
    "date": [
      "1988-06-06"
    ],
    "title": [
      "Multilevel Logic Minimization Using Implicit Don't-Cares"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Cohen",
        "given": "W."
      },
      {
        "family": "Geus",
        "given": "A.J.",
        "particle": "De"
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE TYansact'ions on Computer-Ai,ded Design of Integrated Ci,rcui,ts"
    ],
    "date": [
      "1986-10"
    ],
    "title": [
      "Synthesis of Multilevel Logic under Timing Constraints"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-5( ):582-595"
    ]
  },
  {
    "author": [
      {
        "family": "Bostick",
        "given": "D."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R."
      },
      {
        "family": "Lightner",
        "given": "M.R."
      },
      {
        "family": "Moceyunas",
        "given": "P."
      },
      {
        "family": "Morrison",
        "given": "C.R."
      },
      {
        "family": "Ravenscroft",
        "given": "D."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the International Conference on Cornputer-Ai,ded Des'ign"
    ],
    "date": [
      "1987-11"
    ],
    "pages": [
      "6245,"
    ],
    "title": [
      "The Boulder Optimal Logic Design System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "R.Brayton",
        "given": "R.Rudell"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1987-11"
    ],
    "note": [
      "IEEE hansactions on Computer-Aid,ed Design of Integrated Circuits, CAD-6(6) :1062-1081,"
    ],
    "title": [
      "MIS: A Multiple-Level Logic Optimization System"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "G.D.Hachtel",
        "given": "C.McMullen"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Synthesis-Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "G.D.Hachtel"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the"
    ],
    "date": [
      "1990-02"
    ],
    "title": [
      "Multilevel Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "IEEE,78(2):26a-300"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Circuits and Systems"
    ],
    "date": [
      "1982-05"
    ],
    "location": [
      "Rome"
    ],
    "pages": [
      "49–54,"
    ],
    "title": [
      "The Decomposition and Factorization of Boolean Expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "a",
        "given": "M.A.Breuer"
      },
      {
        "family": "A. D. Itiedman",
        "particle": "nd"
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Woodland Hills, cA"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Diagnosis and Reliable Design of Digital Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Browne",
        "given": "M.C."
      },
      {
        "family": "Clarke",
        "given": "E.M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      ".IFlp WG 10.2 Intemational Workshop: From HDL Descriptions to Guaranteed, Correct Circui,t Designs"
    ],
    "location": [
      "LgB6"
    ],
    "pages": [
      "269–292,"
    ],
    "title": [
      "A High Level Language for the Design and Verification of Finite State Machines"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "In proceed,-i,ngs of the 1985 Chapel Hill Conference on VLSI"
    ],
    "date": [
      "1985-12"
    ],
    "pages": [
      "419–43 ,"
    ],
    "title": [
      "Symbolic Verification of MOS Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1987-07"
    ],
    "note": [
      "IEEE Thansactions on Computer-Aided Design of Integrated C ircuits, CAD-6 ( "
    ],
    "pages": [
      "8– ,"
    ],
    "title": [
      "Algorithmic Aspects of Symbolic Switch Network Analysis"
    ],
    "type": null,
    "volume": [
      "6 1"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      },
      {
        "family": "Beatty",
        "given": "D."
      },
      {
        "family": "Brace",
        "given": "K."
      },
      {
        "family": "Cho",
        "given": "K."
      },
      {
        "family": "Sheffier",
        "given": "T."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "In proceedings of the 24th Design Automation Conference"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "9–16,"
    ],
    "title": [
      "COSMOS : A Compiled Simulator for MOS Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burns",
        "given": "J."
      },
      {
        "family": "Casotto",
        "given": "A."
      },
      {
        "family": "Igusa",
        "given": "M."
      },
      {
        "family": "Marron",
        "given": "F."
      },
      {
        "family": "Romeo",
        "given": "F."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Shin",
        "given": "H."
      },
      {
        "family": "Srinath",
        "given": "G."
      },
      {
        "family": "Yaghutiel",
        "given": "H."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the VLSI-87 Conference"
    ],
    "date": [
      "1987-08"
    ],
    "location": [
      "Vancouver, Canada"
    ],
    "title": [
      "MOSAICO: An Integrated Macro.Cell Layout System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Desi,gn of Integrated Circuits"
    ],
    "date": [
      "August 1gg3"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Delay-Fault Test Generation and Synthesis for Testability Under a Standard Scan Design Methodology"
    ],
    "type": "article-journal",
    "volume": [
      "L2"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Berthet",
        "given": "C."
      },
      {
        "family": "Madre",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IMEC-IFIp International Workshop on Applied Formal Method,s for Correct VLSI Desigr?"
    ],
    "date": [
      "November 198g"
    ],
    "pages": [
      "111–128,"
    ],
    "title": [
      "Verification of Sequential Machines Using Boolean F\\nctional Vectors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cox",
        "given": "H."
      },
      {
        "family": "Rajski",
        "given": "J."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Ihansactions on Computer-Aided, Design of Integrated, Ci,rcuits"
    ],
    "date": [
      "1988-07"
    ],
    "title": [
      "A Method of FJult Analysis for Test Generation on Fault Diagnosis"
    ],
    "type": "article-journal",
    "volume": [
      "T(Z):818-883"
    ]
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J."
      },
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "Berman",
        "given": "L."
      },
      {
        "family": "Thevillyan",
        "given": "L."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "rBM Journal of Research and Deuelopment"
    ],
    "date": [
      "1981-07"
    ],
    "title": [
      "Logic Synthesis through Local tansformations"
    ],
    "type": "article-journal",
    "volume": [
      "25(\\:272-280"
    ]
  },
  {
    "author": [
      {
        "family": "Detjens",
        "given": "E."
      },
      {
        "family": "Gannot",
        "given": "G."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "In proceed,i,ngs of"
    ],
    "title": [
      "Technology Mapping in MIS"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "IEEE Transactions on Computer-Aid,ed D esign of Integrat ed C i,rcui,ts"
    ],
    "issue": [
      " 1 2"
    ],
    "note": [
      ": 1473 -L 484, December 1 99 1."
    ],
    "title": [
      "Sequential Don't Cares"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "INTEGRATION, the VLSI Joumal"
    ],
    "date": [
      "1991-12"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "109–129,"
    ],
    "title": [
      "An Automata-Theoretic Approach to Behavioral Equivalence"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "S. Devadas",
        "particle": "l27l"
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      }
    ],
    "citation-number": [
      "126"
    ],
    "date": [
      "1992-01",
      "1990-06"
    ],
    "note": [
      "Easily Testable PLA-Based Finite State Machines IEEE Thansactions on Computer-Ai,ded Design ol Integrated Circu,its, 9 (6"
    ],
    "title": [
      "Synthesis of Robust Delay-Fault Testable Circuits: Theory. IEEE Tbansactions on Computer-Ai.ded Design of Integrated, Circuits,ll(1):87-101"
    ],
    "type": null,
    "volume": [
      "60a-61 1"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE hansactions on Computer-Aided Design of Integrated Circuits"
    ],
    "date": [
      "1988-06"
    ],
    "issue": [
      "6"
    ],
    "note": [
      "Addendum in May 1989 issue."
    ],
    "pages": [
      "713–722"
    ],
    "title": [
      "On the Verification of Sequential Machines at Differing Levels of Abstraction"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "2e"
    ],
    "container-title": [
      "Journal oJ Electronic Testing: Theory and Applications"
    ],
    "date": [
      "1990-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "15–30"
    ],
    "title": [
      "Redundancies and Don't Cares in Sequential Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Ihansactions on Computer-Aiiled Design of Integrated Circuits"
    ],
    "date": [
      "1990-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Irredundant Sequential Machines via Optimal Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "S. Devadas",
        "particle": "u"
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "container-title": [
      "IEEE Thansactions on Computer-Aided Design of Integrated Circuits,8(7):768-78L"
    ],
    "date": [
      "1989-07"
    ],
    "title": [
      "Algorithms for Hardware Allocation in Datapath Synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings oJ the l4th Design Automation Conference"
    ],
    "date": [
      "1977-06"
    ],
    "pages": [
      "462–468,"
    ],
    "title": [
      "A Logic Design Structure for LSI Testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fleisher",
        "given": "H."
      },
      {
        "family": "Maissel",
        "given": "L.I."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "tBM Journal of Research and Deuelopmerzt"
    ],
    "date": [
      "March L975"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "98–109"
    ],
    "title": [
      "An Introduction to Array Logic"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "E. Fley",
        "particle": "j"
      }
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1984-11"
    ],
    "pages": [
      "48–53,"
    ],
    "title": [
      "ESIM: A F\\rnctional Level Simulation Tool"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "F\\rjiwara",
        "given": "H."
      },
      {
        "family": "Shimono",
        "given": "T."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE T\\ansactions on Computers"
    ],
    "date": [
      "December 1 983"
    ],
    "pages": [
      "– 144,"
    ],
    "title": [
      "On the Acceleration of Test Generation Algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "C-32 (12) :1137"
    ]
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of International Test Conference"
    ],
    "date": [
      "1990-09"
    ],
    "pages": [
      "274–283,"
    ],
    "title": [
      "Sequential Logic Synthesis for Testability using Register-Tlansfer Level Descriptions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "37"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Khtwer Academic Publishers"
    ],
    "title": [
      "Sequential Logic Testing and Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1981-03"
    ],
    "pages": [
      "–222,"
    ],
    "title": [
      "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-30(3) :215"
    ]
  },
  {
    "author": [
      {
        "family": "Hafer",
        "given": "L.J."
      },
      {
        "family": "Parker",
        "given": "A."
      }
    ],
    "citation-number": [
      "3e"
    ],
    "container-title": [
      "ln Proceedings of the LSth Design Automation Conference"
    ],
    "date": [
      "1978-06"
    ],
    "pages": [
      "213–219,"
    ],
    "title": [
      "Register-T[ansfer Level Digital Design Automation : The Allocation Process"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Har'El",
        "given": "Z."
      },
      {
        "family": "Kurshan",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the International Conference on System Science and, Engineeri,ng"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "382–385,"
    ],
    "title": [
      "Software for Analysis of Coordination"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "D."
      },
      {
        "family": "Coelho",
        "given": "D."
      }
    ],
    "citation-number": [
      "41"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Multi-Leael Simulation for VLil Desi,gn"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "D. Hill",
        "particle": "l42l"
      },
      {
        "family": "Shugard",
        "given": "D."
      },
      {
        "family": "Fishburn",
        "given": "J."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "date": [
      "1ggg"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Algori,thms for VLSI Layout Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "C.Y.",
        "suffix": "III"
      },
      {
        "family": "Thomas",
        "given": "D.E."
      },
      {
        "family": "K. Keutzer",
        "particle": "l44l"
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the 20th Desi,gn Automation Conference",
      "Proceedings of the 24th Design Automation Conference"
    ],
    "date": [
      "1983-06",
      "1987-06"
    ],
    "pages": [
      "484–489,",
      "347–347,"
    ],
    "title": [
      "A Method of Auto. matic Data Path Synthesis",
      "DAGON: Technology Mapping and Local Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "1978"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Science Press"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Larrabee",
        "given": "T."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "ln Proceedings of the International Test Conference"
    ],
    "date": [
      "1989-08"
    ],
    "pages": [
      "795–801,"
    ],
    "title": [
      "Efficient Generation of Test Patterns Using Boolean Difference"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Touati",
        "given": "H."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the Intemational Conference on Computer-Aided Desi,gn"
    ],
    "date": [
      "1990-11"
    ],
    "pages": [
      "4 4–417,"
    ],
    "title": [
      "Don't Care Minimization of Multilevel Sequential Logic Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Aided Desi,gn of Integrated Ci,rcuits"
    ],
    "date": [
      "1988-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1081–1093"
    ],
    "title": [
      "Test Generation for Sequential Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Madre",
        "given": "J.-C."
      },
      {
        "family": "Billon",
        "given": "J.-P."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "ln Proceed,i,ngs of the 25th Design Automation Conference"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "205–210,"
    ],
    "title": [
      "Proving Circuit Correctness Using Formal Comparison between Expected and Extracted Behaviour"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malaiya",
        "given": "Y.K."
      },
      {
        "family": "Narayanswamy",
        "given": "R."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proceedings ol the Internati,onal Test Conferencel"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "60– 71,"
    ],
    "title": [
      "Testing for Timing Failures in Synchronous Sequential Integrated Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A.R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "ln Proceedings of the International Conference on Computer-Aid,ed Design"
    ],
    "date": [
      "1988-11"
    ],
    "pages": [
      "6– ,"
    ],
    "title": [
      "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "52"
    ],
    "date": [
      "1965"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Introduction to the Theory of Switchi,ng Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mead",
        "given": "C."
      },
      {
        "family": "Conway",
        "given": "L."
      }
    ],
    "citation-number": [
      "53"
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Morison",
        "given": "J.D."
      },
      {
        "family": "E.Peeling",
        "given": "N."
      },
      {
        "family": "Thorp",
        "given": "T.L."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Desi,gn"
    ],
    "date": [
      "1984-11"
    ],
    "pages": [
      "4– 6,"
    ],
    "title": [
      "ELLA: Hardware Description or Specification?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nitta",
        "given": "S."
      },
      {
        "family": "Kawamura",
        "given": "M."
      },
      {
        "family": "Hirabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "INTEGRATION Journa|"
    ],
    "date": [
      "1985-03"
    ],
    "issue": [
      "I"
    ],
    "pages": [
      "2–12"
    ],
    "title": [
      "Test Generation by Activation and Defect-Drive (TEGAD"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "A."
      },
      {
        "family": "Thomas",
        "given": "D."
      },
      {
        "family": "Siewiorek",
        "given": "D."
      },
      {
        "family": "Barbacci",
        "given": "M."
      },
      {
        "family": "Hafer",
        "given": "L."
      },
      {
        "family": "Leive",
        "given": "G."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedi,ngs of the l6th Design Automat'ion Conference"
    ],
    "date": [
      "1979-06"
    ],
    "pages": [
      "73–79,"
    ],
    "title": [
      "The CMU Design Automation System"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Physical Desi,gn Automation of VLil Systems"
    ],
    "date": [
      "1982"
    ],
    "editor": [
      {
        "family": "Preas",
        "given": "B."
      },
      {
        "family": "Lorenzetti",
        "given": "M."
      }
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "publisher": [
      "Benjamin-Cummings"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Press",
        "given": "I.E.E.E."
      }
    ],
    "citation-number": [
      "58"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "The IEEE, Inc"
    ],
    "title": [
      "IEEE Standard VHDL Language Reference Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ravenscrofb",
        "given": "D."
      },
      {
        "family": "Lightner",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "5e"
    ],
    "container-title": [
      "Proceedings of the Intem,ati,onal Conference on Computer-Ai,ded Desi,gn"
    ],
    "date": [
      "1986-11"
    ],
    "pages": [
      "120–123,"
    ],
    "title": [
      "F\\rnctional Language Extractor and Boolean Cover Generator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reed",
        "given": "J."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Santamauro",
        "given": "M."
      }
    ],
    "citation-number": [
      "60"
    ],
    "date": [
      "1985-07"
    ],
    "note": [
      "IEEE Tiansact'ions on C omputer- Aided D esi,gn of Integrated Circuits, CAD- (3) :208-219,"
    ],
    "title": [
      "A New Symbolic Channel Router: YACR2"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M."
      },
      {
        "family": "tischler",
        "given": "E."
      },
      {
        "family": "Sarfert",
        "given": "T."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Ai,ded Desi,gn of Integrated Circui'ts"
    ],
    "date": [
      "1988-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "126–137"
    ],
    "title": [
      "SOCRATES : A Highly Efficient Automatic Test Pattern Generation System"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Proceedi,ngs of the 1981 Custom Integrated Ci,rcuit Conference"
    ],
    "date": [
      "1984-05"
    ],
    "location": [
      "Rochester, NY"
    ],
    "pages": [
      "522–527,"
    ],
    "title": [
      "The TimberWolf Placement and Routing Package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Segal",
        "given": "R."
      }
    ],
    "citation-number": [
      "63"
    ],
    "date": [
      "1987-05"
    ],
    "genre": [
      "Master's thesis,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "note": [
      "UCB ERL Memo No. M87/33."
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "BDSYN : Logic Description TYanslator; BDSIM : Switch-Level Simulator"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Shannon",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Transact'ions of the"
    ],
    "date": [
      "1938"
    ],
    "pages": [
      "713–723"
    ],
    "title": [
      "A Symbolic Analysis of Relay and Switching Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Shteingart",
        "given": "S."
      },
      {
        "family": "Nagle",
        "given": "A.W."
      },
      {
        "family": "Grason",
        "given": "J."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "ln Proceedings of the 22nd Desi,gn Automation Conference"
    ],
    "date": [
      "1985-06"
    ],
    "pages": [
      "803–807,"
    ],
    "title": [
      "RTG: Automatic Register Level Test Generator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shung",
        "given": "C.B."
      },
      {
        "family": "Jain",
        "given": "R."
      },
      {
        "family": "Brodersen",
        "given": "K.Rimey R.W."
      },
      {
        "family": "Wang",
        "given": "E."
      },
      {
        "family": "Srivastava",
        "given": "M.B."
      },
      {
        "family": "Richards",
        "given": "B."
      },
      {
        "family": "Lettang",
        "given": "E."
      },
      {
        "family": "Thon",
        "given": "L."
      },
      {
        "family": "Azim",
        "given": "S.K."
      },
      {
        "family": "Hilfinger",
        "given": "P.N."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "IEEE Thansact'ions on Computer-Aided Desi,gn of Integrated Circuits"
    ],
    "date": [
      "1991-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "447–463"
    ],
    "title": [
      "An Integrated CAD System for Algorithmic-Specific IC Design"
    ],
    "type": "article-journal",
    "volume": [
      "L0"
    ]
  },
  {
    "author": [
      {
        "family": "Stroud",
        "given": "C.E."
      },
      {
        "family": "Munoz",
        "given": "R.R."
      },
      {
        "family": "Pierce",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "h Proceedi,ngs of the International Conference on Computer-Ai,ded Des'ign"
    ],
    "date": [
      "1986-11"
    ],
    "pages": [
      "428–431,"
    ],
    "title": [
      "CONES: A System for Automated Synthesis of VLSI and Programmable Logic from Behavioral Models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "D.E."
      },
      {
        "family": "Moorby",
        "given": "P."
      }
    ],
    "citation-number": [
      "68"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Verilog Hardware Description Language"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "TYimberger",
        "given": "S."
      }
    ],
    "citation-number": [
      "6e"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "An Introduction to CAD for VLil"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tseng",
        "given": "C.-J."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Ai,d,ed Design oJ Integrated Ci,rcuits"
    ],
    "date": [
      "1986-07"
    ],
    "title": [
      "Automated Synthesis of Data Paths in Digital Systems"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-5(4):379-395"
    ]
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "71"
    ],
    "date": [
      "1969"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Asynchronous Sequential Swi,tchi,ng Ci'rcuifs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Walker",
        "given": "R.A."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "172l"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Ai,d,ed Design of Integrated Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1115–1128"
    ],
    "title": [
      "Behavioral Tbansformation for Algorithmic Level IC Design"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Whitcomb",
        "given": "G."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "Proceedings of the 27th Design Automation Conference"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "680–685,"
    ],
    "title": [
      "Abstract Data Types and High-Level Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Barbacci",
        "given": "M.R."
      },
      {
        "family": "Barnes",
        "given": "G.E."
      },
      {
        "family": "Cattell",
        "given": "R.G."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1979-08-16"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "CMU, Pittsburgh, PA"
    ],
    "publisher": [
      "Dept. of EECS"
    ],
    "title": [
      "The ISPS Computer Description Language"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Carlson",
        "given": "S."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Mountain View, CA"
    ],
    "publisher": [
      "Synopsys, Inc"
    ],
    "title": [
      "Introduction to HDL-Based Design Using VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Morison",
        "given": "J.D."
      },
      {
        "family": "Peeling",
        "given": "N.E."
      },
      {
        "family": "Thorp",
        "given": "T.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the Intemational Conference on Computer-Aided Des,ign"
    ],
    "date": [
      "1984-11"
    ],
    "pages": [
      "54–56,"
    ],
    "title": [
      "ELLA: Hardware Description or Specification?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fleisher",
        "given": "H."
      },
      {
        "family": "Maissel",
        "given": "L.I."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "rBr.;l Journal of Research and Deuelopment"
    ],
    "date": [
      "March t975"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "98–109"
    ],
    "title": [
      "An Introduction to Array Logic"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "S.J."
      },
      {
        "family": "Cain",
        "given": "R.G."
      },
      {
        "family": "Ostapko",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IBM Journal of Research and D eu elopment"
    ],
    "date": [
      "1974-09"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "443–458"
    ],
    "title": [
      "MINI: A Heuristic Approach for Logic Minimization"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Desi,gn of Integrated Ci,rcuits"
    ],
    "date": [
      "1987-09"
    ],
    "title": [
      "Multiple-Valued Minimization for PLA Optimization"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(5):727-751"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "G.D.Hachtel",
        "given": "C.McMullen"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Minimi,zation Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dagenais",
        "given": "M."
      },
      {
        "family": "Agarwal",
        "given": "V.K."
      },
      {
        "family": "Rumin",
        "given": "N."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE TYansactions on Computer-Aided Design of Integrated Circuits"
    ],
    "date": [
      "1986-01"
    ],
    "title": [
      "McBOOLE: A Procedure for Exact Boolean Minimization'"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-5(1):229-237"
    ]
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "W. H. Freeman and Company"
    ],
    "title": [
      "Computers and, Intractability: A Guide to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "S.J."
      },
      {
        "family": "Cain",
        "given": "R.G."
      },
      {
        "family": "Ostapko",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IBM Journal of Research and D eu elopment"
    ],
    "date": [
      "1974-09"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "443–458,"
    ],
    "title": [
      "MINI: A Heuristic Approach for Logic Minimization"
    ],
    "type": "article-journal",
    "volume": [
      "L8"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Bell Systems Technical Journal"
    ],
    "date": [
      "1956-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1417–1444"
    ],
    "title": [
      "Minimization of Boolean F\\rnctions"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE TYansactions on Computer-Aideil Design of Integrated Circuits"
    ],
    "date": [
      "September 1.987"
    ],
    "title": [
      "Multiple-Valued Minimization for PLA Optimization"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(5):727-751"
    ]
  },
  {
    "author": [
      {
        "family": "Bryan",
        "given": "D."
      },
      {
        "family": "Brglez",
        "given": "F."
      },
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Redundancy Identification and Removal In Proceedings of the Intentational Workshop on Logic Synthesis"
    ],
    "date": [
      "1989-05"
    ],
    "title": [
      "Lisa,nke"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryan",
        "given": "M.J."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Tbansactions on Computer-Aided Design of Integrated Ci,rcuits"
    ],
    "date": [
      "1992-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "800–803"
    ],
    "title": [
      "Necessary and Sufficient Conditions for Hazard-Flee Robust TYansistor Stuck-Open Fault Testability in Multilevel Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Craig",
        "given": "G.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "pages": [
      "1 87"
    ],
    "publisher": [
      "University of Wisconsin at Madison"
    ],
    "title": [
      "Stuck-Open Fault Testabi,lity in Combinational Networks"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "W. H. Fleeman and Company"
    ],
    "title": [
      "Computers and Intractabi,tity: A Gui,de to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Kundu",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "location": [
      "Norwell, MA, lgg0"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Testi,ng and, Reliable Design of CMOS Ci,rcui,ts"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kohavi",
        "given": "I."
      },
      {
        "family": "Kohavi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1972-06"
    ],
    "title": [
      "Detection of Multiple Faults in Combinational Logic Networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-21(6) :556-568"
    ]
  },
  {
    "author": [
      {
        "family": "Larrabee",
        "given": "T."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1990-02"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Effi,cient Generati,on of Test Patterns Usi,ng Boolean Sati,sfiabi,lity"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Patil",
        "given": "S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the Intetnational Conference on Computer-Aided Design"
    ],
    "pages": [
      "284–287,1987"
    ],
    "title": [
      "An Automatic Test pattern Generator for the Detection of Path Delay Faults"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the 26th Design Automati,on Conference"
    ],
    "date": [
      "1989-06"
    ],
    "pages": [
      "561–567,"
    ],
    "title": [
      "Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pramanick",
        "given": "A."
      },
      {
        "family": "Reddy",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      ".In Proceed,i,ngs of the 20th Fault Tolerant Computi,ng Symposium"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "374–881,"
    ],
    "title": [
      "On the Design of Path Delay Fault Testable Combinational Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wadsack",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Bell Systems Technical Journal"
    ],
    "date": [
      "1978-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S.B."
      },
      {
        "family": "Brace",
        "given": "K.S."
      },
      {
        "family": "Rudell",
        "given": "R.L."
      },
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "1",
      "12"
    ],
    "container-title": [
      "ln Proceed,ings of the 27th Design Automation Conference",
      "IEEE Tlransactions on Computers"
    ],
    "date": [
      "June LSZS",
      "June 19g0"
    ],
    "pages": [
      "40–45,"
    ],
    "title": [
      "Binary Decision Diagrams",
      "Efficient Implementation of a BDD Package"
    ],
    "type": "article-journal",
    "volume": [
      "C-27(6):509-516"
    ]
  },
  {
    "author": [
      {
        "family": "R.Brayton",
        "given": "R.Rudell"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Thansactions on Computer-Aided Design of Integmted Circuits"
    ],
    "date": [
      "1987-11"
    ],
    "pages": [
      "1062–1081,"
    ],
    "title": [
      "MIS: A Multiple-Level Logic Optimization System"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(6"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "G.D.Hachtel",
        "given": "C.McMullen"
      },
      {
        "family": "Sangiovannivincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logi,c Minimization Algorithms for vLSI synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "F]iedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Woodland Hills, cA"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Diagnosis and, Reliable Design of Di,gital Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "R. Bryant. Graph-Based Algorithms for Boolean Function Manipulation. I E E E Thans actions on C omputers, C-35(8"
      },
      {
        "family": "R. Bryant",
        "particle": "t7l"
      },
      {
        "family": "S. Devadas",
        "particle": "t8l"
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986-08",
      "1991-02",
      "1991-06",
      "1978"
    ],
    "location": [
      "New York, NY"
    ],
    "note": [
      "ln MIT Technical Report (auailable from the author),",
      "tel Z. Kohavi. Suitching and, Fini,te Automata Theory."
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "On the Complexity of VLSI Implementations and Graph Representations of Boolean F\\rnctions with Application to Integer Multiplication",
      "Comparing Two-Level and Ordered Binary Decision Diagram Representations of Logic Functions"
    ],
    "type": "article-journal",
    "volume": [
      "C-a0Q) :205-2 13"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.Y."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Bell Systems Technical Joumal"
    ],
    "date": [
      "1959-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "985–999"
    ],
    "title": [
      "Representation of Switching Circuits by Binary-Decision Programs"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Madre",
        "given": "J.-C."
      },
      {
        "family": "Billon",
        "given": "J.-P."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the 25th Design Automation Conference"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "205–210,"
    ],
    "title": [
      "Proving Circuit Correctness Using Formal Comparison between Expected and Extracted Behaviour"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A.R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "ln Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1988-11"
    ],
    "pages": [
      "6–9,"
    ],
    "title": [
      "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Densi",
        "given": "ty E.E.Pro-"
      }
    ],
    "container-title": [
      "Mach Deuices High grammable Logic Data Book,1990. An Aid to"
    ],
    "title": [
      "Advanced Micro Devices"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Corasick",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Communicat'ions of the ACM",
      "Johnson. optimal code Generation Tlees. Journal of the"
    ],
    "date": [
      "1975-06",
      "1976-07"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "333–340"
    ],
    "title": [
      "Efficient String Matching: Bibliographic Search",
      "for Expression t3] A.Aho and s"
    ],
    "type": "article-journal",
    "volume": [
      "18",
      "ACM,23(2):488-501"
    ]
  },
  {
    "author": [
      {
        "family": "Ahrens",
        "given": "M."
      },
      {
        "family": "Gamal",
        "given": "A.E.I."
      },
      {
        "family": "Galbraith",
        "given": "D."
      },
      {
        "family": "Greene",
        "given": "J.'"
      },
      {
        "family": "Kaptanoglu",
        "given": "S.'"
      },
      {
        "family": "Dharmarajan",
        "given": "K.R."
      },
      {
        "family": "Hutchings",
        "given": "L."
      },
      {
        "family": "Ku",
        "given": "S.'"
      },
      {
        "family": "McGibney",
        "given": "P.'"
      },
      {
        "family": "McGowan",
        "given": "J."
      },
      {
        "family": "Samie",
        "given": "A."
      },
      {
        "family": "Shaw",
        "given": "K."
      },
      {
        "family": "Stiawalt",
        "given": "N."
      },
      {
        "family": "Whitney",
        "given": "J.'"
      },
      {
        "family": "Wong",
        "given": "T."
      },
      {
        "family": "Wong",
        "given": "W."
      },
      {
        "family": "Wu'",
        "given": "B."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "ln Proceedings of the Custom Integrated Circui,ts Conference"
    ],
    "date": [
      "1990-05"
    ],
    "pages": [
      "31 5 1 31 5 4,"
    ],
    "title": [
      "An FPGA Family Optimized for High Densities and Reduced Routing Delay"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "5"
    ],
    "date": [
      "1024"
    ],
    "location": [
      "Edinburgh, Scotland"
    ],
    "publisher": [
      "Algotronix Ltd",
      "CAL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "S."
      },
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R.' M.'"
      },
      {
        "family": "Morrison",
        "given": "C.' R.'"
      },
      {
        "family": "Rudell",
        "given": "R.L."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A.' R.'"
      },
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Cohen",
        "given": "W."
      },
      {
        "family": "Geus",
        "given": "A.J.",
        "particle": "De"
      },
      {
        "family": "D'",
        "given": "G.'"
      }
    ],
    "citation-number": [
      "6",
      "t7",
      "t8"
    ],
    "container-title": [
      "Improved Logic optimization using Global FIow Analysis. ln Internati,onal conference on Computer-Aided Desi,gn",
      "Electronic Engi'neering T'imes",
      "IEEE TYansactions on Computer-Ai,ded Desi'gn of Integrated' Circuits",
      "IEEE Transactions on computer-Aided Design of Integrated circuits"
    ],
    "date": [
      "1991-06",
      "1988-06",
      "1986-10",
      "1988-11"
    ],
    "editor": [
      {
        "family": "Berman",
        "given": "L."
      },
      {
        "family": "Thevillyan",
        "given": "L."
      }
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "9",
      "102–105,"
    ],
    "title": [
      "Lattice Field FPG A",
      "Multilevel Logic Minimization Using Implicit Don't-Cares",
      "Hachtel' synthesis of Multilevel Logic under Timing constraints"
    ],
    "type": "article-journal",
    "volume": [
      "7",
      "CAD-5(a):582-595"
    ]
  },
  {
    "author": [
      {
        "family": "Birkner",
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "note": [
      "New product introduction at Custom Integrated Circuits Conference."
    ],
    "title": [
      "A Very High Speed Field Programmable Gate Array Using Metal-to-Metal Antifuse Prograrnmable Elements, 1g91"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bostick",
        "given": "D."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R."
      },
      {
        "family": "Lightner",
        "given": "M.R."
      },
      {
        "family": "Moceyuna\"s",
        "given": "C.R.Morrison",
        "particle": "p."
      },
      {
        "family": "Ravenscroft",
        "given": "D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "ln Proceedi,ngs of the International Conference on Computer-Ai,ded Desi,gn"
    ],
    "date": [
      "1987-11"
    ],
    "pages": [
      "62–65,"
    ],
    "title": [
      "The Boulder Op timal Logic Design System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Boyer",
        "given": "R."
      },
      {
        "family": "Moore",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "October lgZZ"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "A Fast String Searching Algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Tyansactions on Computer-Aided Design of Integrated Circuits"
    ],
    "date": [
      "1987-11"
    ],
    "title": [
      "MIS: A Multiple-Level Logic Optimization System"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(6):1062-1081"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "G.D.Hachtel"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1990-02"
    ],
    "title": [
      "Multilevel Logic Synthesis"
    ],
    "type": "paper-conference",
    "volume": [
      "TS(2):264-300"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "It Proceedings of the Intemational Sympos,ium on Circuits and Systems"
    ],
    "date": [
      "1982-05"
    ],
    "location": [
      "Rome"
    ],
    "pages": [
      "4 – 4,"
    ],
    "title": [
      "The Decomposition and Factorization of Boolean Expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "ln Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "1984-10"
    ],
    "pages": [
      "23–28,"
    ],
    "title": [
      "Synthesis and Optimization of Multistage Logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "McMillan",
        "given": "K.L."
      },
      {
        "family": "DilI",
        "given": "D."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the 27th Design Automation Conference"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "46–51,"
    ],
    "title": [
      "Sequential Circuit Verification Using Symbolic Model Checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "W."
      },
      {
        "family": "Duong",
        "given": "K."
      },
      {
        "family": "F]eeman",
        "given": "R.H."
      },
      {
        "family": "Hsieh",
        "given": "H.-C."
      },
      {
        "family": "Ja",
        "given": "J.",
        "particle": "y."
      },
      {
        "family": "Mahoney",
        "given": "J.E."
      },
      {
        "family": "Ngo",
        "given": "L.T."
      },
      {
        "family": "Sze",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceed,ings of the Custom Integrated, Circuits Conference"
    ],
    "date": [
      "1986-05"
    ],
    "pages": [
      "233–29 ,"
    ],
    "title": [
      "A User programmable Reconfigurable Gate Array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Logic",
        "given": "Concurrent"
      },
      {
        "family": "Sunnyvale",
        "given": "California"
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Concurrent Logic CFA6006 Fi,eld Programmable Gate Array Data Sheet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J."
      },
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Gerbi",
        "given": "J."
      },
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "T",
        "given": "L.'"
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "tev Journal of Research and D euelopment"
    ],
    "date": [
      "1984-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "537–545,"
    ],
    "title": [
      "LSS: A System for Production Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J."
      },
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "Berman",
        "given": "L."
      },
      {
        "family": "T",
        "given": "L."
      },
      {
        "family": "Devadas",
        "given": "A.' Sangiovanni-] S."
      },
      {
        "family": "Wang",
        "given": "A.R."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "given": "vincentelli"
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "rBM Journal of Res earch and D ea elopment"
    ],
    "date": [
      "1989-04"
    ],
    "issue": [
      "4"
    ],
    "publisher": [
      "IEEE Joumal of Solid State Circuits,24(2):399-408"
    ],
    "title": [
      "Logic Synthesis through Local Tbansformations",
      "Boolean Decomposition in Multilevel Logic optimization"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "F]ancis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Chung",
        "given": "K."
      },
      {
        "family": "FYancis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "vranesic",
        "particle": "z."
      },
      {
        "family": "Gamal",
        "given": "A.El"
      },
      {
        "family": "Greene",
        "given": "J."
      },
      {
        "family": "Reyneri",
        "given": "J."
      },
      {
        "family": "Rogoyski",
        "given": "E."
      },
      {
        "family": "Mohsen",
        "given": "A."
      },
      {
        "family": "Schreifels",
        "given": "S.'"
      },
      {
        "family": "Hsieh",
        "given": "C.' Er-] H.-C."
      },
      {
        "family": "Carter",
        "given": "W.S."
      },
      {
        "family": "Ja",
        "given": "J."
      },
      {
        "family": "Cheung",
        "given": "E."
      },
      {
        "family": "ickson",
        "given": "P.Freidin"
      },
      {
        "family": "Tinkey",
        "given": "L."
      },
      {
        "family": "Kanazawa'",
        "given": "R."
      }
    ],
    "citation-number": [
      "23",
      "25"
    ],
    "container-title": [
      "Proceed,ings of the 27th Desi,gn Automat'ion Conference",
      "Proceedi'ngs of the 28th Design Automation Conference",
      "Third Generation Architecture Boosts speed and Density of Field Programmable Gate Arrays.In Proceed,ings of the custom Integrated Circuits Conference",
      "l27l H-C",
      "ln Proceedings of the custom Integrateil Circuits Conference",
      "IEEE Journal of Soli,d, State"
    ],
    "date": [
      "1990-06",
      "1991",
      "1989-04",
      "1990-05",
      "1988-05"
    ],
    "editor": [
      {
        "family": "Hsieh",
        "given": "K.Dong"
      },
      {
        "family": "Ja",
        "given": "J.Y."
      },
      {
        "given": "R."
      }
    ],
    "location": [
      "Kanazawa, L'T",
      "G"
    ],
    "note": [
      "Tinkey, W. S. Carter, and R. H. Fleeman' A"
    ],
    "pages": [
      "613–619,",
      "227–233,",
      "31 2 1 – 31 2 7",
      "15 3 1–15 3 7,"
    ],
    "publisher": [
      "Ngo",
      "L'"
    ],
    "title": [
      "A Technology Mapping Program for Lookup-Table-Based Field Programmable Gate Arrays",
      "Fast Tech-[24",
      "chortle-crf: nology Mapping for LookupTable-Based FPGAs'",
      "K' A' El-Ayat",
      "An Architecture for Electrically configurable Gate Arrays",
      "9000-Gate User-Programmable Gate Array"
    ],
    "type": "article-journal",
    "volume": [
      "Circuits,24(2):394-398"
    ]
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceed,ings of the 24th Design Automation Conference"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "341–347,"
    ],
    "title": [
      "DAGON: Technology Mapping and Local Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D."
      },
      {
        "family": "Morris",
        "given": "J."
      },
      {
        "family": "Pratt",
        "given": "V."
      }
    ],
    "citation-number": [
      "2e"
    ],
    "container-title": [
      "Siam Joumal of Computing"
    ],
    "date": [
      "1977"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "323–350"
    ],
    "title": [
      "Fast Pattern Matching in Strings"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.",
        "particle": "c."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "stable Algebraic Operations on Logic Expressions.In proceed,ings of The Intemational conference on very Large scale Integration"
    ],
    "date": [
      "August 19g7"
    ],
    "title": [
      "Efficient"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "31j"
    ],
    "container-title": [
      "Proceedi,ngs of the 2gth Design Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "380–387,"
    ],
    "title": [
      "An Improved synthesis Algorithm for Multiplexor-Based pGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Nishizaki",
        "given": "Y."
      },
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "sangiovanni-vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "rn Proceedings of the 27th Desi,gn Automati,on conference"
    ],
    "date": [
      "June 1g90"
    ],
    "pages": [
      "620–625,"
    ],
    "title": [
      "Logic synthesis for programmable Gate Arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muroga",
        "given": "H."
      },
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Saeki",
        "given": "Y."
      },
      {
        "family": "Hibi",
        "given": "T."
      },
      {
        "family": "Ohashi",
        "given": "T.Noguchi",
        "particle": "y."
      },
      {
        "family": "Nishimura",
        "particle": "r."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "In proceed,i,ngs of the Custom Integrated C,ircuits Conference"
    ],
    "date": [
      "1991-05"
    ],
    "pages": [
      "6 4 1 –6 4 4,"
    ],
    "title": [
      "A Large scale FpGA with 10K core cells with CMOS 0.8pm 3-Layered Metal process"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "34"
    ],
    "genre": [
      "England. 8RA60100"
    ],
    "publisher": [
      "preli,mi,-nary Data Sheet,lgSg"
    ],
    "title": [
      "Plessey semiconductor, swindon"
    ],
    "type": null
  },
  {
    "citation-number": [
      "35"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Plus Logic, san Jose, california. FpGAz040 Field, programmable Gate Array Data Sheet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "phD thesis,"
    ],
    "note": [
      "ERL Memo ggl49."
    ],
    "publisher": [
      "University of California at Berkeley, April"
    ],
    "title": [
      "Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Touati",
        "given": "H.J."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "rn Intetnational workshop on Logic synthesis"
    ],
    "date": [
      "1991-05"
    ],
    "title": [
      "Use of Image Computation Techniques in Extracting Local Don't-cares and Network optimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Touati",
        "given": "H."
      },
      {
        "family": "Moon",
        "given": "C.W."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Sirth MIT Con_ ference on Adaanced Research on VLSI pages Tg-gT"
    ],
    "date": [
      "1990-04"
    ],
    "title": [
      "Performance-Oriented Technology Mapping"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Touati",
        "given": "H."
      },
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "vincentelli",
        "given": "A.Sangiovanni"
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "rn Proceedings of the International conference on Computer-Ai,ded Desi,gn"
    ],
    "date": [
      "November 1gg0"
    ],
    "pages": [
      "180–188,"
    ],
    "title": [
      "Implicit state Enumeration of Finite state Machines using BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "R.Brayton",
        "given": "R.Rudell"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Ai,ded Design of Integrated Ci,rcuits"
    ],
    "date": [
      "1987-11"
    ],
    "pages": [
      "1062–1081,"
    ],
    "title": [
      "MIS: A Multiple-Level Logic Optimization System"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(6"
    ]
  },
  {
    "author": [
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the2gth Desi,gn Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "492–498,"
    ],
    "title": [
      "A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.C."
      },
      {
        "family": "Du",
        "given": "D.H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings, Tau g0: 1gg0 ACM Worlcshop on Tim-'ing Issues in the Specification and Synthes,is of Digital Systems"
    ],
    "date": [
      "1990-08"
    ],
    "title": [
      "Path Sensitization in Critical path Problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadm",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "In proceed,ings of the Intemati,onal Conference on Computer-Ai,ded Design"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "76– 79,"
    ],
    "title": [
      "Delay Computation in Combinational Logic Circuits: Theory and Algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "ln Proceedi,ngs of the Desi,gn Automati,on Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "549–555,"
    ],
    "title": [
      "Certified Timing Verification and the Tlansition Delay of a Combinational Logic Circuit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadffi",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Logic Synthesi,s and Microprocessor Archi,tecture"
    ],
    "date": [
      "July 1,992"
    ],
    "pages": [
      "68–75,"
    ],
    "title": [
      "Computation of Floating Mode Delay in Combinational Logic Circuits: practice and Implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadffi",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedi,ngs of the Brown/MIT Conference on Adaanced Research in VLil and parallel Systems"
    ],
    "date": [
      "1992-03"
    ],
    "pages": [
      "195–209,"
    ],
    "title": [
      "Event Suppression: Improving the Efficiency of Timing Simulation for Synchronous Digital Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "W. H. Fleeman and Company"
    ],
    "title": [
      "Computers and, Intractabili,ty: A Gui,de to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1981-03"
    ],
    "pages": [
      "15 –222,"
    ],
    "title": [
      "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-30(3) :2"
    ]
  },
  {
    "author": [
      {
        "family": "Hodges",
        "given": "D."
      },
      {
        "family": "Jackson",
        "given": "H."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Analysi,s and Design of Integrated Ci,rcui,ts"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hrapcenko",
        "given": "V."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Soaiet Math"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "Depth and Delay in a Network"
    ],
    "type": "article-journal",
    "volume": [
      "Dokl.,19(4"
    ]
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the 26th Desi,gn Automation Conference"
    ],
    "date": [
      "1989-06"
    ],
    "pages": [
      "561–567,"
    ],
    "title": [
      "Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Integrati'ng Functional and Temporal Dornains i,n Log'ic Desi,gn"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Papadimitriou",
        "given": "C.H."
      },
      {
        "family": "Steiglitz",
        "given": "K."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Combi,natorial Optimizati,on: Algorithms and Complerity"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "note": [
      "ERL Memo 89149."
    ],
    "publisher": [
      "University of California at Berkeley, April"
    ],
    "title": [
      "Logic Synthesis for VLSI Desi'gn"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "K.J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "December 1,992"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California at"
    ],
    "title": [
      "Perfomnance Optimizati,on of Di,gi,tal Ci.rcuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      ".IEEE Transactions on Computers"
    ],
    "date": [
      "1966-02"
    ],
    "title": [
      "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets"
    ],
    "type": "article-journal",
    "volume": [
      "EC-15(2):66-73"
    ]
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ln Proceedings of the Santa Cruz Conference on Aduanced Research in VLSI"
    ],
    "date": [
      "1991-03"
    ],
    "pages": [
      "35–54,"
    ],
    "title": [
      "Testability Properties of Multilevel Logic Networks Derived from Binary Decision Diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R.M."
      },
      {
        "family": "Morrison",
        "given": "C.R."
      },
      {
        "family": "Rudell",
        "given": "R.L."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Transacti,ons on Computer-Ai,ded Design ol Integrated C'ircuits"
    ],
    "date": [
      "June 1,988"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Multilevel Logic Minimization Using Implicit Don't-Cares"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Bostick",
        "given": "D."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R."
      },
      {
        "family": "Lightner",
        "given": "M.R."
      },
      {
        "family": "ceyunas",
        "given": "P.Mo"
      },
      {
        "family": "Morrison",
        "given": "C.R."
      },
      {
        "family": "Ravenscroft",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceed,ings of the Internati,onal Conference on Computer-Aid,ed, Design"
    ],
    "date": [
      "1987-11"
    ],
    "pages": [
      "62–65,"
    ],
    "title": [
      "The Boulder Optimal Logic Design System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "R.Brayton",
        "given": "R.Rudell"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1987-11"
    ],
    "note": [
      "IEEE Tfansactions on Computer-Aided Design of Integrated Circuits, CAD-6(6) :1062-1081,"
    ],
    "title": [
      "MIS: A Multiple-Level Logic Optimization System"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "F]iedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Woodland Hills, cA"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Di,agnos,is and Reliable Desi,gn of Digital Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brglez",
        "given": "F."
      },
      {
        "family": "F\\jiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "International Symposi,um on Ci,rcui,ts and Systems (Special Sess'ion on ATPG and Fault Simulati,on"
    ],
    "date": [
      "June 1,985"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "title": [
      "A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Tbanslator in FOR-TRAN"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bryan",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1990-06"
    ],
    "genre": [
      "Master's thesis,"
    ],
    "publisher": [
      "Massachusetts Institute of Technology"
    ],
    "title": [
      "Synthesis Procedures to Preserve Testability of Multilevel Combinational Logic Circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Bryan",
        "given": "M.J."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "VLSI Design: An International Journal of Custom-Chip Design, Simulation and Testing"
    ],
    "date": [
      "1993-08"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "45–60"
    ],
    "title": [
      "Analysis and Design of Regular Structures for Robust Dynamic Fault Testability"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Cox",
        "given": "H."
      },
      {
        "family": "Rajski",
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Ai,ded Desi,gn of Integrated Circui,ts"
    ],
    "date": [
      "1988-07"
    ],
    "title": [
      "A Method of Fault Analysis for Test Generation on Fault Diagnosis"
    ],
    "type": "article-journal",
    "volume": [
      "T(7):813-833"
    ]
  },
  {
    "author": [
      {
        "family": "Detjens",
        "given": "E."
      },
      {
        "family": "Gannot",
        "given": "G."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the Internati,onal Conference on Computer-Ai,ded Des'ign"
    ],
    "date": [
      "1987-11"
    ],
    "pages": [
      "116–119,"
    ],
    "title": [
      "Technology Mapping in MIS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings oJ the Sirth MIT Conference on Aduanced Research on VLSI"
    ],
    "date": [
      "1990-04"
    ],
    "pages": [
      "221–238,"
    ],
    "title": [
      "Necessary and Sufficient Conditions for Robust Delay-Fault Testability of Logic Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Ai,ded Desi,gn of Integrated C'ircuits"
    ],
    "date": [
      "1991-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "39–51"
    ],
    "title": [
      "A Unified Approach to the Synthesis of Fully Testable Sequential Machines"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Aided Desi,gn of Integrated Circui,ts"
    ],
    "date": [
      "1992-03"
    ],
    "title": [
      "Synthesis of Robust Delay-Fault Testable Circuits: Practice"
    ],
    "type": "article-journal",
    "volume": [
      "Ll(3):277-300"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Aided Design of Integrated Circu'its,11(1):87-101"
    ],
    "date": [
      "1992-01"
    ],
    "title": [
      "Synthesis of Robust Delay-Fault Testable Circuits: Theory"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Journal of Electroni,c Testi,ng: Theory and, Applications"
    ],
    "date": [
      "1993-02"
    ],
    "title": [
      "A Synthesis-Based Approach to Test Generation and Compaction for Multifaults"
    ],
    "type": "article-journal",
    "volume": [
      "a(1):91-104"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Tbansactions on Computer-Aided Design of Integrated C'ircuits"
    ],
    "date": [
      "1990-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Irredundant Sequential Machines via Optimal Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "F\\rjiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Logi,c Testing and Design for Testabi,lity"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Kundu",
        "given": "S."
      }
    ],
    "citation-number": [
      "1e"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Testing and, Reliable Design of CMOS Ci,rcuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Juang",
        "given": "B.H."
      },
      {
        "family": "Rabiner",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE ASSP Magazine"
    ],
    "date": [
      "1986-01"
    ],
    "pages": [
      "4–16,"
    ],
    "title": [
      "An Introduction to Hidden Markov Models"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceed,ings of the 24th Desi,gn Automati,on Conference"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "341–347,"
    ],
    "title": [
      "DAGON: Technology Mapping and Local Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Saldanha",
        "given": "A."
      }
    ],
    "citation-number": [
      "122"
    ],
    "container-title": [
      "IEEE thansactions on Computer-Aided Design of Integrated Circuits"
    ],
    "date": [
      "1991-04"
    ],
    "pages": [
      "27– 35,"
    ],
    "title": [
      "Is Redundancy Necessary to Reduce Delay?"
    ],
    "type": "article-journal",
    "volume": [
      "fi"
    ]
  },
  {
    "author": [
      {
        "family": "Kundu",
        "given": "S."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aid,ed Design"
    ],
    "date": [
      "1988-11"
    ],
    "pages": [
      "240–243,"
    ],
    "title": [
      "On the Design of Robust Multiple Fault Testable CMOS Combinational Logic Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kundu",
        "given": "S."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "124l"
    ],
    "date": [
      "1991-08"
    ],
    "note": [
      "IEEE Tbansactions on C omputer- Aided D esign of Integrated Circui,ts, 1 0 (8) : 1 036-1 048,"
    ],
    "title": [
      "Design of Robustly Testable Combinational Logic Circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Larrabee",
        "given": "T."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "ln Proceed,ings o! the Intemational Test Confer\"r\"\"l"
    ],
    "date": [
      "1989-08"
    ],
    "pages": [
      "795–801,"
    ],
    "title": [
      "Efficient Generation of Test Patterns Using Boolead Difference"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.J."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "126l"
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "September"
    ],
    "genre": [
      "I 4-T 03,"
    ],
    "note": [
      "TTansactions on Computer-Aided, Design of Integ rat ed C ircuits, CAD-6 ( 5) : 6"
    ],
    "pages": [
      "98 7"
    ],
    "title": [
      "On Delay Fault Testing in Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "127"
    ],
    "container-title": [
      "Redundancy Techniques for Computing Systems"
    ],
    "date": [
      "1962"
    ],
    "editor": [
      {
        "family": "Willson",
        "given": "R.H."
      },
      {
        "family": "Mann",
        "given": "W.C."
      }
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "9–46,"
    ],
    "publisher": [
      "Spartan Books"
    ],
    "title": [
      "Tlansients in Combinational Logic Circuits'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pramanick",
        "given": "A."
      },
      {
        "family": "Reddy",
        "given": "S."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      ".In Proceedi,ngs of the20th Fault Tolerant Computi,ng Symposi'um"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "374–38 ,"
    ],
    "title": [
      "On the Design of Path Delay Fault Testable Combinational Circuits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "2e"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "West Publishing Company"
    ],
    "title": [
      "Fundamentals of Logi'c Desi'gn"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "tBM Journal of Research and Deuelopment,10(4):278-291"
    ],
    "date": [
      "1966-07"
    ],
    "title": [
      "Diagnosis of Automata Failures: A Calculus and a Method"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedi,ngs of the2gth Desi'gn Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "173–176,"
    ],
    "title": [
      "Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M."
      },
      {
        "family": "Tlischler",
        "given": "E."
      },
      {
        "family": "Sarfert",
        "given": "T."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Transact'ions on Computer-Ai,ded Deslgn of Integrated Ci'rcuits"
    ],
    "date": [
      "1988-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "126–137"
    ],
    "title": [
      "SOCRATES : A Highly Efficient Automatic Test Pattern Generation System"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "G.L."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of the Internati,onal Test Conference"
    ],
    "date": [
      "1985-09"
    ],
    "pages": [
      "342–349,"
    ],
    "title": [
      "A Model for Delay Faults Based on Paths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stoelzle",
        "given": "A."
      }
    ],
    "citation-number": [
      "34"
    ],
    "date": [
      "1989-09"
    ],
    "genre": [
      "Master's thesis,"
    ],
    "publisher": [
      "University of California at Berkeley"
    ],
    "title": [
      "A VLSI Wordprocessing Subsystem for a Real Time Large Vocabulary Continuous Speech Recognition System"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Stroud",
        "given": "C.E."
      },
      {
        "family": "Munoz",
        "given": "R.R."
      },
      {
        "family": "Pierce",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedi'ngs of the International Conference on Computer-Ai,ded Des'ign"
    ],
    "date": [
      "1986-11"
    ],
    "pages": [
      "428–431,"
    ],
    "title": [
      "CONES: A System for Automated Synthesis of VLSI and Programmable Logic from Behavioral Models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "1969"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Asynchronous Sequenti,al Swi'tchi'ng Ci'rcui'ts"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the Intemational Conference on Computer Design: VLil in Computers and, Processors"
    ],
    "date": [
      "1991-10"
    ],
    "pages": [
      "259–264,"
    ],
    "title": [
      "Boolean Satisfiability and Equivalence Checking Using General Binary Decision Diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Sequenti,al Logic Synthesi,s"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      },
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "Bui,lt-In Test for VLSI: Pseud,o-Rand,om Techni,ques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "F]iedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Woodland Hills, cA"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Diagnosi,s and, Reliable Desi.gn of Digi,tal Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Briers",
        "given": "A.J."
      },
      {
        "family": "Totton",
        "given": "K.A.E."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceed,ings of the International Test Conference"
    ],
    "date": [
      "September 1g86"
    ],
    "pages": [
      "274–28 ,"
    ],
    "title": [
      "Random Pattern Testability by Fast Fault Simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O.Bula",
        "given": "J.Moser"
      },
      {
        "family": "Tlinko",
        "given": "J."
      },
      {
        "family": "Weismann",
        "given": "M."
      },
      {
        "family": "Woytowich",
        "given": "F."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "In tsr,I Technical Memorandarn"
    ],
    "date": [
      "May l\"9gg"
    ],
    "title": [
      "Gross Delay Defect Evaluation for a CMOS Logic Design System Product"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "McMillan",
        "given": "K.L."
      },
      {
        "family": "Dill",
        "given": "D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceed,ings of the 27th Desi,gn Automation Conference"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "46–51,"
    ],
    "title": [
      "Sequential Circuit Verification Using Symbolic Model Checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Sheng",
        "given": "T."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Journal of Soli,d State Circuits"
    ],
    "date": [
      "1992-04"
    ],
    "pages": [
      "– 84,"
    ],
    "title": [
      "Low power CMOS Digital Design"
    ],
    "type": "article-journal",
    "volume": [
      "27 ($"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Berthet",
        "given": "C."
      },
      {
        "family": "Madre",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IMEC-IFIP International workshop on Applied Forrnal Methods for correct VLSI Desi'gn"
    ],
    "date": [
      "1989-11"
    ],
    "pages": [
      "111–128,"
    ],
    "title": [
      "Verification of Sequential Machines Using Boolean Functional Vectors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Madre",
        "given": "J.-C."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceed,ings of the 29th Design Automation Conferencq"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "36–39,"
    ],
    "title": [
      "Implict and Incremental Computation of Primes and Essential Primes of Boolean Functions"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Newton'",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Journal of Electroni'c Testing: Theory and Applications"
    ],
    "date": [
      "1990-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "15–30"
    ],
    "title": [
      "Redundancies and Don't Cares in Sequential Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ma",
        "given": "H.-K.T."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Tlansactions on Computer-Ai,ded Design of Integrated Circuits"
    ],
    "date": [
      "1990-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Irredundant Sequential Machines via Optimal Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A.R."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Journal of Soli,d State Ci,rcuits,24(2):399-408"
    ],
    "date": [
      "1989-04"
    ],
    "title": [
      "Boolean Decomposition in Multilevel Logic Optimization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Lindbloom'",
        "given": "E."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IBM Journal of Research and Deuelopment,2T(3):265-272"
    ],
    "date": [
      "1983-05"
    ],
    "title": [
      "Random-Pattern Coverage Enhancements and Diagnosis for LSSD Logic Self-Test"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ExperTest",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Test Design Etpert Users Manual"
    ],
    "title": [
      "810 East Middlefield Road, Mountain View, CA"
    ],
    "type": "article-journal",
    "volume": [
      "L992"
    ]
  },
  {
    "author": [
      {
        "family": "F\\rjiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Logic Testing and Design for Testability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the 29th Desi,gn Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "1 253–259,"
    ],
    "title": [
      "Estimation of Average Switching Activity in Combinational and Sequential Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Sequential Logi'c Testing anil Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Glover",
        "given": "C.T."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "kr Proceedings of the 25th Design Automation Conference"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "90–95,"
    ],
    "title": [
      "A Method of Delay Fault Test Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      },
      {
        "family": "F]iedman",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the Fault Tolerant Sympos'ium"
    ],
    "pages": [
      "73–78, 974"
    ],
    "title": [
      "Test point placement to Simplify Fault Detection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hilfinger",
        "given": "P."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings oJ the Custom Integrated Circuits Conference"
    ],
    "date": [
      "May 1g85"
    ],
    "pages": [
      "218–216,,"
    ],
    "title": [
      "A High-Level Language and silicon compiler for Digital Signal Processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iyengar",
        "given": "V.S."
      },
      {
        "family": "Brand",
        "given": "D."
      }
    ],
    "citation-number": [
      "221"
    ],
    "container-title": [
      "ln Proceed,i,ngs of the Internationar rest Conference"
    ],
    "date": [
      "September 1g89"
    ],
    "pages": [
      "501–508,"
    ],
    "title": [
      "Synthesis of pseudo-Random pattern Testable Designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "J."
      },
      {
        "family": "Bitner",
        "given": "J."
      },
      {
        "family": "F\\rssell",
        "given": "D."
      },
      {
        "family": "Abraham",
        "given": "J."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "rn Proceed,ings of the Internationar conference on Computer-Aided Desi,gn"
    ],
    "date": [
      "November 1g91"
    ],
    "pages": [
      "408–4 ,"
    ],
    "title": [
      "probabilistic Design verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "S.-W."
      },
      {
        "family": "Plessier",
        "given": "B."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "ln Proceedings of the International Conlerence on Computer-Ai,ded Design"
    ],
    "date": [
      "November 19g1"
    ],
    "pages": [
      "464–467,"
    ],
    "title": [
      "Extended BDDs: tading-Off Canonicity for Structure in Verification Algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "rn proceedings of the International Conference on Computer-Aided, Design"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "458–461,"
    ],
    "title": [
      "A signal-Driven Discrete Relaxation Technique for Architectural Level rest Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Patel",
        "given": "J.H."
      },
      {
        "family": "C. E. Leiserson",
        "particle": "l27l"
      },
      {
        "family": "Rose",
        "given": "F.M."
      },
      {
        "family": "Saxe",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "ln proceedings of the International Test Conference",
      "Proceedings of the Third CalTech Conference on VLSI"
    ],
    "date": [
      "1991-10",
      "March 1g88"
    ],
    "pages": [
      "2 – ,",
      "2 –86,"
    ],
    "title": [
      "ARTEST: An Architectural Level Test Generator for Data Path Faults and Control Faults",
      "Optimizing Synchronous Circuitry by Retiming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malaiya",
        "given": "Y.K."
      },
      {
        "family": "Narayanswamy",
        "given": "R."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "ln proceedings of the International Test Conferencq"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "60–521,"
    ],
    "title": [
      "Testing for Timing Failures in Synchronous Sequential Integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F."
      }
    ],
    "citation-number": [
      "2e"
    ],
    "container-title": [
      "Proceeilings of the 28th Design Automation Conference"
    ],
    "date": [
      "June 199L"
    ],
    "pages": [
      "644 649,"
    ],
    "title": [
      "TYansition Density, A Stochastic Measure of Activity in Digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pateras",
        "given": "S."
      },
      {
        "family": "Rajski",
        "given": "J."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of the Intemational Test Conference"
    ],
    "date": [
      "1991-10"
    ],
    "pages": [
      "347–352,"
    ],
    "title": [
      "Generation of Correlated Random Patterns for the complete Testing of Synthesized Multilevel circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Racal-Redac",
        "given": "Inc"
      }
    ],
    "citation-number": [
      "31"
    ],
    "location": [
      "Westford, MA"
    ],
    "note": [
      "INTEL-LIGEN 2: Users Manual, L992."
    ],
    "title": [
      "238 Littleton Road"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceed,ings of the Intemtat'ional Conference on Computer-Aided Design"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "518–521,"
    ],
    "title": [
      "Observability Relations and Observability Don't-Cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "ln Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "514–517,"
    ],
    "title": [
      "Extracting Local Don't-Cares for Network Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Keutzer'",
        "given": "K.-"
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "ln Proceedings of the International conference on Computer-Aiiled Design"
    ],
    "date": [
      "1992-11"
    ],
    "pages": [
      "402–407,"
    ],
    "title": [
      "On Average Power Dissipation and Random Pattern Testability of combinational Logic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shung",
        "given": "C.B."
      },
      {
        "family": "Jain",
        "given": "R."
      },
      {
        "family": "Rimey",
        "given": "K."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      },
      {
        "family": "Wang",
        "given": "E.'"
      },
      {
        "family": "Srivastava",
        "given": "M.B."
      },
      {
        "family": "Richards",
        "given": "B."
      },
      {
        "family": "Lettang",
        "given": "E."
      },
      {
        "family": "Thon",
        "given": "L."
      },
      {
        "family": "Azim",
        "given": "S.' K.'"
      },
      {
        "family": "Hilfinger",
        "given": "P.N."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE TFansactions on Computer-Aiiled Design of Integrated Circuits"
    ],
    "date": [
      "1991-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "447–463"
    ],
    "title": [
      "An Integrated CAD System for Algorithmic-Specific IC Design"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "literal": "pEnny . I{HDZ, Second Edition 0-07-049434-7 RosENsf,AnK ."
      }
    ],
    "note": [
      "VHDL Techniques, Erperiments, ard. Caueats 0'07-049906-3 rsELKowsK , Insid.e SPICE 0-07-9U525-X ANrocNRrn . Semicorductor Deuie Mdeling with MAssABRro, SPICE,Second Edition 0-07-002469-8 DEwAn, sM(NNA, Mirroprocessors 0-07-016639-0"
    ],
    "title": [
      "Tlansmission Lines in Computer Engirceritq 0-07-053953-7 wcr"
    ],
    "type": null
  }
]
