Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Home/Desktop/Lab6B/delay/test_isim_beh.exe -prj C:/Users/Home/Desktop/Lab6B/delay/test_beh.prj work.test 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Home/Desktop/Lab6B/delay/clock_delay.vhd" into library work
Parsing VHDL file "C:/Users/Home/Desktop/Lab6B/delay/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 148716 KB
Fuse CPU Usage: 296 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity clock_delay [clock_delay_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Home/Desktop/Lab6B/delay/test_isim_beh.exe
Fuse Memory Usage: 158544 KB
Fuse CPU Usage: 359 ms
