#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 15 14:47:31 2021
# Process ID: 10116
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15664 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
create_peripheral xilinx.com user barret_reduce 1.0 -dir C:/Projects/kyber-fpga/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:barret_reduce:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:barret_reduce:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:barret_reduce:1.0]
set_property  ip_repo_paths  {C:/Projects/kyber-fpga/../ip_repo/barret_reduce_1.0 C:/Projects/ip_repo/dual_bram_1.0 C:/Projects/ip_repo/poly_tomont_1.0 C:/Projects/ip_repo/triple_signal_multiplexer_1.0 C:/Projects/ip_repo/double_signal_multiplexer_1.0 C:/Projects/ip_repo/signal_multiplexer_1.0 C:/Projects/ip_repo/bram_port_selector_1.0 C:/Projects/ip_repo/bram_mm_1.0 C:/Projects/ip_repo/fqmul_1.0 C:/Projects/ip_repo/splitter_1.0 C:/Projects/ip_repo/montgomery_reduction_1.0 C:/Projects/ip_repo/timer2_1.0 C:/Projects/ip_repo} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:barret_reduce:1.0 barret_reduce_0
endgroup
ipx::edit_ip_in_project -upgrade true -name barret_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/barret_reduce_v1_0_project c:/Projects/ip_repo/barret_reduce_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property library work [get_files  c:/Projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0.vhd]
export_ip_user_files -of_objects  [get_files c:/Projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0_S00_AXI.vhd] -no_script -reset -force -quiet
remove_files  c:/Projects/ip_repo/barret_reduce_1.0/hdl/barret_reduce_v1_0_S00_AXI.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Projects/ip_repo/barret_reduce_1.0/hdl/testbench.vhd w ]
add_files -fileset sim_1 C:/Projects/ip_repo/barret_reduce_1.0/hdl/testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
run 10 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
add_files -fileset sim_1 -norecurse C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
set_property xsim.view C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg [get_filesets sim_1]
close_sim
launch_simulation
