

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-19dcacd83a954f67f20a2e1f31b081ed5ddcd3ae_modified_1 1 benchmarks/Managed/backprop/run 1 1 benchmarks/Managed/srad_v2/run 1 1 benchmarks/Managed/stencil/run 3 3 configs/GeForceGTX1080Ti/gpgpusim.config 5 3 src/gpgpu-sim/gpu-sim.cc 2 2 src/gpgpusim_entrypoint.cc 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                   66 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            2MB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
9953b051c386c35cdb2c47c6898b9da1  /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_cmh1FV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Xln9fu"
Running: cat _ptx_Xln9fu | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_C59iQ2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_C59iQ2 --output-file  /dev/null 2> _ptx_Xln9fuinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Xln9fu _ptx2_C59iQ2 _ptx_Xln9fuinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 558574
gpu_sim_insn = 103760320
gpu_ipc =     185.7593
gpu_tot_sim_cycle = 780724
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     132.9027
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 36312
gpu_stall_icnt2sh    = 201984
partiton_reqs_in_parallel = 12252316
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9350
partiton_level_parallism_total  =      15.6935
partiton_reqs_in_parallel_util = 12252316
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 557776
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9664
partiton_level_parallism_util_total  =      21.9664
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      19.2149 GB/Sec
L2_BW_total  =      13.7474 GB/Sec
gpu_total_sim_rate=43269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 13767
	L1I_total_cache_miss_rate = 0.0071
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29653
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1919857
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13767
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29653
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2438, 3144, 3155, 3142, 3155, 3002, 3011, 2439, 2518, 3148, 3154, 3145, 3154, 3148, 3149, 2522, 2266, 2827, 2838, 2822, 2838, 2827, 2840, 2264, 2263, 2825, 2839, 2830, 2836, 2823, 2836, 2264, 2260, 2834, 2831, 2833, 2834, 2822, 2832, 2259, 2263, 2830, 2835, 2827, 2839, 2821, 2836, 2263, 2259, 2830, 2834, 2819, 2835, 2824, 2838, 2264, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 104313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93569
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5858
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:170126	W0_Idle:207223	W0_Scoreboard:27654635	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 242889 
averagemflatency = 19399 
max_icnt2mem_latency = 242531 
max_icnt2sh_latency = 780723 
mrq_lat_table:22471 	1832 	2182 	4239 	5502 	5400 	3054 	1412 	1268 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72302 	29396 	2121 	121 	0 	0 	0 	0 	0 	0 	8932 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	74630 	23884 	3965 	982 	524 	162 	157 	0 	0 	0 	0 	0 	0 	0 	0 	8932 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19870 	39917 	24903 	1041 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	27136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	5 	1 	0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        53        61        32        28        63        67        54        47        52        52        61        60        67        66        54        64 
dram[1]:        54        61        37        32        64        67        58        53        46        52        61        61        65        69        53        46 
dram[2]:        58        61        35        35        64        64        55        46        47        51        59        62        65        68        53        61 
dram[3]:        53        62        35        40        63        68        52        46        50        54        60        61        67        68        57        52 
dram[4]:        54        60        40        31        65        68        59        58        50        57        60        62        68        68        55        51 
dram[5]:        56        63        35        32        65        66        61        63        51        54        63        66        68        67        54        63 
dram[6]:        54        65        37        36        64        69        57        58        46        55        63        63        67        68        54        49 
dram[7]:        60        66        35        46        65        68        58        59        48        54        64        66        68        68        53        66 
dram[8]:        54        64        35        52        64        67        59        40        53        54        64        65        67        68        60        63 
dram[9]:        54        60        40        31        65        68        57        55        49        57        64        64        65        69        59        49 
dram[10]:        55        62        30        56        63        66        52        56        50        52        62        65        67        69        53        63 
maximum service time to same row:
dram[0]:    251329    251550    495120    495094    495857    495829    496662    496730    486415    486416    243975    243989    243993    243983    243974    243973 
dram[1]:    251618    251618    495162    495183    495915    495896    497025    496968    486414    486415    243975    243976    243983    243991    243973    243978 
dram[2]:    251652    251739    495215    495172    495909    495846    496961    496898    486414    486415    243973    243974    243976    243979    243975    243975 
dram[3]:    251593    251567    495252    495257    495840    495830    501893    502364    486414    486415    243973    243978    243978    243976    243977    243974 
dram[4]:    251603    251791    495271    495278    495834    495894    497024    496964    486414    486415    243973    243975    243977    243979    243747    243215 
dram[5]:    251757    251741    495212    495171    495907    495831    496961    496896    486414    486415    243978    243975    243975    243973    242951    243025 
dram[6]:    251595    251567    495252    495279    495838    495827    501891    502394    486422    486419    243973    243975    243976    243974    243975    243976 
dram[7]:    251603    251767    495316    495317    495829    495858    496707    496737    486421    486419    243976    243976    243973    243978    243977    243975 
dram[8]:    251405    251591    495118    495099    495859    495830    496660    496730    486421    486426    243977    243973    243979    243978    243975    243976 
dram[9]:    251321    251564    495163    495186    496040    496078    501830    502296    486416    486415    243978    243978    243991    243993    243973    243974 
dram[10]:    251272    251343    495246    495235    495976    495857    496706    496735    486415    486419    243975    243975    243996    243985    243973    243974 
average row accesses per activate:
dram[0]: 12.619047 12.590909  6.850000  9.379311 18.866667 22.692308  9.321428 13.600000 11.888889 11.100000 24.000000 20.769230  9.700000  9.000000 22.916666 21.000000 
dram[1]: 13.894737 12.409091  8.935484 10.185185 20.214285 22.692308 12.000000 10.720000  9.590909 10.136364 23.727272 21.076923  9.062500 10.103448 17.062500 22.750000 
dram[2]: 12.476191 12.454545  8.147058  9.964286 22.000000 22.230770  9.846154 10.576923  8.346154  9.208333 23.636364 21.307692  9.125000  9.516129 23.083334 20.615385 
dram[3]: 11.391304 11.625000  8.718750 10.259259 21.846153 22.615385  8.500000 11.608696 10.285714 10.523809 22.083334 19.500000  9.093750 12.125000 22.833334 22.916666 
dram[4]: 11.347826 11.333333 10.370370  9.678572 21.923077 27.090910  9.142858 10.346154  9.083333 11.200000 21.666666 20.923077 10.777778  9.700000 21.076923 21.307692 
dram[5]: 12.571428 11.666667 10.692307 10.692307 19.533333 26.727272 10.076923 12.318182 10.650000  9.739130 24.090910 18.666666  8.676471 10.814815 18.400000 19.428572 
dram[6]:  9.777778 10.653846 10.807693 10.222222 21.846153 17.470589 11.173913 11.782609 11.833333 12.444445 20.692308 21.307692  8.818182 10.592592 21.230770 21.076923 
dram[7]: 12.045455 11.375000  9.892858 12.500000 19.266666 17.352942  9.807693 10.384615  8.680000 12.882353 20.384615 21.384615 10.285714 10.740741 21.307692 17.250000 
dram[8]: 10.520000 12.727273  8.029411 10.259259 20.285715 22.923077  9.285714  9.642858 12.000000 10.136364 24.545454 21.461538 10.428572  9.419354 17.187500 19.285715 
dram[9]:  8.516129  9.535714 10.370370 11.120000 21.538462 19.533333 11.260870 10.800000  9.681818 10.227273 24.000000 21.461538 11.520000 10.703704 15.166667 21.076923 
dram[10]: 10.640000 10.538462  7.750000 14.050000 18.799999 19.533333  9.730769  9.714286  9.000000 11.050000 24.000000 21.230770 10.357142 10.103448 21.307692 17.933332 
average row locality = 47387/3695 = 12.824628
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       120       133       130       128       139       151       122       133        86        94       134       140       147       144       131       129 
dram[1]:       120       129       133       131       139       151       125       129        83        95       130       143       146       149       129       129 
dram[2]:       118       130       133       135       142       145       118       137        89        93       129       146       148       151       133       124 
dram[3]:       118       135       135       133       140       150       117       129        88        93       134       142       147       147       130       131 
dram[4]:       117       128       136       127       141       154       118       131        90        96       129       141       147       147       129       132 
dram[5]:       120       136       134       134       149       150       124       133        85        96       134       149       151       148       131       127 
dram[6]:       120       133       137       132       140       153       119       133        85        96       138       146       147       142       131       129 
dram[7]:       121       129       133       131       145       151       117       132        89        91       134       147       144       146       132       131 
dram[8]:       119       136       129       133       140       154       122       132        88        95       139       148       148       148       130       125 
dram[9]:       120       123       136       134       136       149       121       132        85        97       133       148       144       145       128       129 
dram[10]:       122       130       135       137       138       149       115       134        88        93       133       145       146       149       132       125 
total reads: 22797
bank skew: 154/83 = 1.86
chip skew: 2101/2060 = 1.02
average mf latency per bank:
dram[0]:      29824     29397       497       540       470       486       527       543     53720     52909     78507     79472    124649    129312     71060     75147
dram[1]:      30812     27158       512       546       477       491       531       545     57953     57020     83121     81836    128404    130421     72459     72500
dram[2]:      28263     26181       503       539       469       500       519       537     57446     57557     84344     80965    125830    126270     71415     76549
dram[3]:      28268     25715       521       538       491       502       534       525     55494     57568     80025     82148    124610    127984     74845     78148
dram[4]:      27456     23697       507       537       478       501       511       541     57190     56807     84346     82445    128764    131321     75732     74955
dram[5]:      23475     22167       508       539       471       509       509       522     58531     56800     82775     80085    123763    127522     75206     79007
dram[6]:      24389     22399       496       527       485       505       544       525     56263     56781     82434     84459    124623    130214     76956     79343
dram[7]:      24295     22713       510       530       473       490       522       538     57470     58067     86423     84184    126760    125913     74928     75217
dram[8]:      26320     25613       511       538       487       494       531       530     57727     57035     81260     80384    120878    124230     71929     75986
dram[9]:      27134     24127       501       534       475       497       525       546     60803     60812     84938     83851    122554    125516     75106     75770
dram[10]:      24209     22635       499       580       476       497       526       541     62194     61942     86740     84782    123375    123827     71409     73575
maximum mf latency per bank:
dram[0]:     242889    242676       356       449       334       426       561       624    242416    242429    242481    242549    242860    242758    242765    242755
dram[1]:     242664    242770       458       494       360       424       685       512    242411    242416    242500    242569    242753    242705    242704    242812
dram[2]:     242714    242700       410       473       360       398       581       600    242400    242427    242488    242522    242763    242764    242730    242747
dram[3]:     242666    242713       502       476       397       457       578       397    242411    242423    242517    242574    242786    242678    242745    242769
dram[4]:     242884    242816       407       491       363       438       353       484    242401    242422    242646    242556    242779    242843    242741    242843
dram[5]:     242868    242774       435       432       359       451       474       448    242392    242396    242581    242535    242813    242635    242740    242759
dram[6]:     242756    242773       383       381       354       390       635       525    242376    242393    242555    242559    242747    242759    242797    242806
dram[7]:     242771    242665       378       503       354       386       408       535    242413    242403    242655    242501    242772    242712    242736    242732
dram[8]:     242803    242768       480       601       436       410       467       481    242383    242426    242532    242547    242744    242809    242740    242790
dram[9]:     242768    242786       427       587       324       461       525       500    242382    242399    242589    242509    242729    242709    242682    242807
dram[10]:     242708    242611       432       624       353       448       548       508    242433    242437    242519    242534    242756    242729    242714    242748
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023312 n_act=338 n_pre=322 n_req=4296 n_rd=8940 n_write=4277 bw_util=0.02549
n_activity=44582 dram_eff=0.5929
bk0: 580a 1032774i bk1: 576a 1032330i bk2: 576a 1032483i bk3: 576a 1032531i bk4: 576a 1032850i bk5: 576a 1032436i bk6: 556a 1032479i bk7: 556a 1032488i bk8: 512a 1033940i bk9: 512a 1033460i bk10: 520a 1032418i bk11: 520a 1032298i bk12: 576a 1031223i bk13: 576a 1030899i bk14: 576a 1031957i bk15: 576a 1031976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227349
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023338 n_act=330 n_pre=314 n_req=4297 n_rd=8944 n_write=4263 bw_util=0.02547
n_activity=45061 dram_eff=0.5862
bk0: 576a 1032624i bk1: 576a 1032268i bk2: 576a 1032541i bk3: 576a 1032266i bk4: 576a 1032717i bk5: 576a 1032478i bk6: 556a 1032569i bk7: 556a 1032329i bk8: 512a 1033801i bk9: 512a 1033557i bk10: 524a 1032556i bk11: 524a 1032310i bk12: 576a 1031125i bk13: 576a 1030929i bk14: 576a 1032283i bk15: 576a 1032209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023300 n_act=345 n_pre=329 n_req=4305 n_rd=8936 n_write=4279 bw_util=0.02548
n_activity=44783 dram_eff=0.5902
bk0: 576a 1032499i bk1: 576a 1031848i bk2: 576a 1032477i bk3: 576a 1032197i bk4: 576a 1032844i bk5: 576a 1032611i bk6: 552a 1032537i bk7: 552a 1032137i bk8: 512a 1033713i bk9: 512a 1033294i bk10: 524a 1032608i bk11: 524a 1032395i bk12: 576a 1031227i bk13: 576a 1030925i bk14: 576a 1032166i bk15: 576a 1031883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023309 n_act=333 n_pre=317 n_req=4303 n_rd=8936 n_write=4294 bw_util=0.02551
n_activity=45044 dram_eff=0.5874
bk0: 576a 1032248i bk1: 576a 1031879i bk2: 576a 1032298i bk3: 576a 1032321i bk4: 576a 1032765i bk5: 576a 1032363i bk6: 552a 1032669i bk7: 552a 1032296i bk8: 512a 1033937i bk9: 512a 1033633i bk10: 524a 1032678i bk11: 524a 1032346i bk12: 576a 1031278i bk13: 576a 1031057i bk14: 576a 1032219i bk15: 576a 1032010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023337 n_act=332 n_pre=316 n_req=4299 n_rd=8944 n_write=4260 bw_util=0.02546
n_activity=44880 dram_eff=0.5884
bk0: 576a 1032585i bk1: 576a 1032231i bk2: 576a 1032783i bk3: 576a 1032498i bk4: 576a 1032923i bk5: 576a 1032407i bk6: 552a 1032554i bk7: 552a 1032356i bk8: 512a 1033696i bk9: 512a 1033231i bk10: 524a 1033043i bk11: 524a 1032458i bk12: 576a 1031450i bk13: 576a 1030732i bk14: 580a 1032611i bk15: 580a 1032463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215829
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023256 n_act=330 n_pre=314 n_req=4337 n_rd=8944 n_write=4345 bw_util=0.02563
n_activity=44777 dram_eff=0.5936
bk0: 576a 1032447i bk1: 576a 1032125i bk2: 576a 1032562i bk3: 576a 1032331i bk4: 576a 1032567i bk5: 576a 1032493i bk6: 552a 1032544i bk7: 552a 1032388i bk8: 512a 1033910i bk9: 512a 1033150i bk10: 524a 1032555i bk11: 524a 1032071i bk12: 576a 1031009i bk13: 576a 1030857i bk14: 580a 1032207i bk15: 580a 1032089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225012
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023305 n_act=330 n_pre=314 n_req=4317 n_rd=8944 n_write=4296 bw_util=0.02553
n_activity=44945 dram_eff=0.5892
bk0: 576a 1032625i bk1: 576a 1032126i bk2: 576a 1032537i bk3: 576a 1032493i bk4: 576a 1032587i bk5: 576a 1032159i bk6: 552a 1032533i bk7: 552a 1032122i bk8: 512a 1033771i bk9: 512a 1033353i bk10: 524a 1032630i bk11: 524a 1032417i bk12: 576a 1031211i bk13: 576a 1031417i bk14: 580a 1032472i bk15: 580a 1032186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23354
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023318 n_act=332 n_pre=316 n_req=4309 n_rd=8944 n_write=4279 bw_util=0.0255
n_activity=45037 dram_eff=0.5872
bk0: 576a 1032778i bk1: 576a 1032432i bk2: 576a 1032478i bk3: 576a 1032560i bk4: 576a 1032766i bk5: 576a 1032251i bk6: 552a 1032618i bk7: 552a 1032322i bk8: 512a 1033546i bk9: 512a 1033642i bk10: 524a 1032583i bk11: 524a 1032209i bk12: 576a 1031274i bk13: 576a 1031087i bk14: 580a 1032209i bk15: 580a 1032132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023253 n_act=344 n_pre=328 n_req=4322 n_rd=8944 n_write=4320 bw_util=0.02558
n_activity=45165 dram_eff=0.5874
bk0: 576a 1032948i bk1: 576a 1032363i bk2: 576a 1032264i bk3: 576a 1032211i bk4: 576a 1032659i bk5: 576a 1032336i bk6: 552a 1032288i bk7: 552a 1032073i bk8: 512a 1033772i bk9: 512a 1033345i bk10: 524a 1032281i bk11: 524a 1031923i bk12: 576a 1031368i bk13: 576a 1030789i bk14: 580a 1032219i bk15: 580a 1032615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023337 n_act=338 n_pre=322 n_req=4296 n_rd=8944 n_write=4248 bw_util=0.02544
n_activity=44906 dram_eff=0.5875
bk0: 576a 1032844i bk1: 576a 1032458i bk2: 576a 1032776i bk3: 576a 1032543i bk4: 576a 1033069i bk5: 576a 1032594i bk6: 552a 1032474i bk7: 552a 1032366i bk8: 512a 1033958i bk9: 512a 1033487i bk10: 524a 1032530i bk11: 524a 1032167i bk12: 576a 1031407i bk13: 576a 1031103i bk14: 580a 1032388i bk15: 580a 1032116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230529
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037189 n_nop=1023306 n_act=344 n_pre=328 n_req=4306 n_rd=8940 n_write=4271 bw_util=0.02547
n_activity=44969 dram_eff=0.5876
bk0: 576a 1032574i bk1: 576a 1032474i bk2: 576a 1032386i bk3: 576a 1032181i bk4: 576a 1032755i bk5: 576a 1032582i bk6: 552a 1032710i bk7: 552a 1032334i bk8: 512a 1033668i bk9: 512a 1033478i bk10: 524a 1032718i bk11: 524a 1032366i bk12: 576a 1031240i bk13: 576a 1030876i bk14: 580a 1032083i bk15: 576a 1032129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22037

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2239, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2326, Reservation_fails = 0
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2199, Reservation_fails = 0
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2324, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2200, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2359, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2201, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2362, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2205, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2359, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2235, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2372, Reservation_fails = 1
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2219, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2385, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2195, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2348, Reservation_fails = 0
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2227, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2387, Reservation_fails = 0
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2182, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2362, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2200, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2340, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 50226
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 351
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5895
	minimum = 6
	maximum = 804
Network latency average = 13.8919
	minimum = 6
	maximum = 779
Slowest packet = 5062
Flit latency average = 13.38
	minimum = 6
	maximum = 779
Slowest flit = 6277
Fragmentation average = 0.0266788
	minimum = 0
	maximum = 728
Injected packet rate average = 0.00405447
	minimum = 0.00335408 (at node 25)
	maximum = 0.004695 (at node 41)
Accepted packet rate average = 0.00405447
	minimum = 0.00335408 (at node 25)
	maximum = 0.004695 (at node 41)
Injected flit rate average = 0.0086668
	minimum = 0.00508707 (at node 25)
	maximum = 0.0131084 (at node 41)
Accepted flit rate average= 0.0086668
	minimum = 0.00676008 (at node 32)
	maximum = 0.0103433 (at node 12)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5895 (1 samples)
	minimum = 6 (1 samples)
	maximum = 804 (1 samples)
Network latency average = 13.8919 (1 samples)
	minimum = 6 (1 samples)
	maximum = 779 (1 samples)
Flit latency average = 13.38 (1 samples)
	minimum = 6 (1 samples)
	maximum = 779 (1 samples)
Fragmentation average = 0.0266788 (1 samples)
	minimum = 0 (1 samples)
	maximum = 728 (1 samples)
Injected packet rate average = 0.00405447 (1 samples)
	minimum = 0.00335408 (1 samples)
	maximum = 0.004695 (1 samples)
Accepted packet rate average = 0.00405447 (1 samples)
	minimum = 0.00335408 (1 samples)
	maximum = 0.004695 (1 samples)
Injected flit rate average = 0.0086668 (1 samples)
	minimum = 0.00508707 (1 samples)
	maximum = 0.0131084 (1 samples)
Accepted flit rate average = 0.0086668 (1 samples)
	minimum = 0.00676008 (1 samples)
	maximum = 0.0103433 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 58 sec (2398 sec)
gpgpu_simulation_rate = 43269 (inst/sec)
gpgpu_simulation_rate = 325 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3836 Tlb_hit: 3520 Tlb_miss: 316 Tlb_hit_rate: 0.917623
Shader1: Tlb_access: 4120 Tlb_hit: 3808 Tlb_miss: 312 Tlb_hit_rate: 0.924272
Shader2: Tlb_access: 4072 Tlb_hit: 3796 Tlb_miss: 276 Tlb_hit_rate: 0.932220
Shader3: Tlb_access: 4136 Tlb_hit: 3828 Tlb_miss: 308 Tlb_hit_rate: 0.925532
Shader4: Tlb_access: 3996 Tlb_hit: 3688 Tlb_miss: 308 Tlb_hit_rate: 0.922923
Shader5: Tlb_access: 4188 Tlb_hit: 3880 Tlb_miss: 308 Tlb_hit_rate: 0.926457
Shader6: Tlb_access: 3888 Tlb_hit: 3548 Tlb_miss: 340 Tlb_hit_rate: 0.912551
Shader7: Tlb_access: 4212 Tlb_hit: 3904 Tlb_miss: 308 Tlb_hit_rate: 0.926876
Shader8: Tlb_access: 4256 Tlb_hit: 3948 Tlb_miss: 308 Tlb_hit_rate: 0.927632
Shader9: Tlb_access: 4268 Tlb_hit: 3960 Tlb_miss: 308 Tlb_hit_rate: 0.927835
Shader10: Tlb_access: 3856 Tlb_hit: 3548 Tlb_miss: 308 Tlb_hit_rate: 0.920124
Shader11: Tlb_access: 4036 Tlb_hit: 3696 Tlb_miss: 340 Tlb_hit_rate: 0.915758
Shader12: Tlb_access: 4068 Tlb_hit: 3728 Tlb_miss: 340 Tlb_hit_rate: 0.916421
Shader13: Tlb_access: 4216 Tlb_hit: 3876 Tlb_miss: 340 Tlb_hit_rate: 0.919355
Shader14: Tlb_access: 3984 Tlb_hit: 3644 Tlb_miss: 340 Tlb_hit_rate: 0.914659
Shader15: Tlb_access: 4032 Tlb_hit: 3752 Tlb_miss: 280 Tlb_hit_rate: 0.930556
Shader16: Tlb_access: 4364 Tlb_hit: 4052 Tlb_miss: 312 Tlb_hit_rate: 0.928506
Shader17: Tlb_access: 4008 Tlb_hit: 3728 Tlb_miss: 280 Tlb_hit_rate: 0.930140
Shader18: Tlb_access: 3972 Tlb_hit: 3656 Tlb_miss: 316 Tlb_hit_rate: 0.920443
Shader19: Tlb_access: 3808 Tlb_hit: 3464 Tlb_miss: 344 Tlb_hit_rate: 0.909664
Shader20: Tlb_access: 3932 Tlb_hit: 3616 Tlb_miss: 316 Tlb_hit_rate: 0.919634
Shader21: Tlb_access: 3964 Tlb_hit: 3616 Tlb_miss: 348 Tlb_hit_rate: 0.912210
Shader22: Tlb_access: 3816 Tlb_hit: 3504 Tlb_miss: 312 Tlb_hit_rate: 0.918239
Shader23: Tlb_access: 3908 Tlb_hit: 3592 Tlb_miss: 316 Tlb_hit_rate: 0.919140
Shader24: Tlb_access: 4248 Tlb_hit: 3904 Tlb_miss: 344 Tlb_hit_rate: 0.919021
Shader25: Tlb_access: 3732 Tlb_hit: 3420 Tlb_miss: 312 Tlb_hit_rate: 0.916399
Shader26: Tlb_access: 3852 Tlb_hit: 3504 Tlb_miss: 348 Tlb_hit_rate: 0.909657
Shader27: Tlb_access: 4048 Tlb_hit: 3704 Tlb_miss: 344 Tlb_hit_rate: 0.915020
Tlb_tot_access: 112816 Tlb_tot_hit: 103884, Tlb_tot_miss: 8932, Tlb_tot_hit_rate: 0.920827
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader1: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader2: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader3: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader4: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader5: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader6: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader7: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader8: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader9: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader10: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader11: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader12: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader13: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader14: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader15: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader16: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader17: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader18: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader19: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader20: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader21: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader22: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader23: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader24: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader25: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader26: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader27: Tlb_validate: 2 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Tlb_tot_valiate: 56 Tlb_invalidate: 28, Tlb_tot_evict: 0, Tlb_tot_evict page: 28
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:316 Page_hit: 0 Page_miss: 316 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 316
Shader1: Page_table_access:312 Page_hit: 0 Page_miss: 312 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 312
Shader2: Page_table_access:276 Page_hit: 0 Page_miss: 276 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 276
Shader3: Page_table_access:308 Page_hit: 0 Page_miss: 308 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 308
Shader4: Page_table_access:308 Page_hit: 0 Page_miss: 308 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 307
Shader5: Page_table_access:308 Page_hit: 0 Page_miss: 308 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 308
Shader6: Page_table_access:340 Page_hit: 0 Page_miss: 340 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 340
Shader7: Page_table_access:308 Page_hit: 0 Page_miss: 308 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 307
Shader8: Page_table_access:308 Page_hit: 0 Page_miss: 308 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 308
Shader9: Page_table_access:308 Page_hit: 0 Page_miss: 308 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 308
Shader10: Page_table_access:308 Page_hit: 0 Page_miss: 308 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 308
Shader11: Page_table_access:340 Page_hit: 0 Page_miss: 340 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 340
Shader12: Page_table_access:340 Page_hit: 0 Page_miss: 340 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 340
Shader13: Page_table_access:340 Page_hit: 0 Page_miss: 340 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 340
Shader14: Page_table_access:340 Page_hit: 0 Page_miss: 340 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 340
Shader15: Page_table_access:280 Page_hit: 0 Page_miss: 280 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 280
Shader16: Page_table_access:312 Page_hit: 0 Page_miss: 312 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 312
Shader17: Page_table_access:280 Page_hit: 0 Page_miss: 280 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 280
Shader18: Page_table_access:316 Page_hit: 0 Page_miss: 316 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 316
Shader19: Page_table_access:344 Page_hit: 0 Page_miss: 344 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 344
Shader20: Page_table_access:316 Page_hit: 0 Page_miss: 316 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 316
Shader21: Page_table_access:348 Page_hit: 0 Page_miss: 348 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 348
Shader22: Page_table_access:312 Page_hit: 0 Page_miss: 312 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 312
Shader23: Page_table_access:316 Page_hit: 0 Page_miss: 316 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 316
Shader24: Page_table_access:344 Page_hit: 0 Page_miss: 344 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 344
Shader25: Page_table_access:312 Page_hit: 0 Page_miss: 312 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 312
Shader26: Page_table_access:348 Page_hit: 0 Page_miss: 348 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 348
Shader27: Page_table_access:344 Page_hit: 0 Page_miss: 344 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 344
Page_talbe_tot_access: 8932 Page_tot_hit: 0, Page_tot_miss 8932, Page_tot_hit_rate: 0.000000 Page_tot_fault: 2 Page_tot_pending: 8930
Total_memory_access_page_fault: 2, Average_latency: 587116.500000
========================================Page threshing statistics==============================
Page_validate: 2 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.749163
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   780724 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(377.160034)
F:   223816----T:   465896 	 St: c0000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   466257----T:   708337 	 St: c0200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   780724----T:   783329 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   780724----T:   788964 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   791569----T:   794174 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   791569----T:   799809 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   802414----T:   805019 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   802414----T:   818109 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   820714----T:   823319 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   820714----T:   851437 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   854042----T:   856647 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   854042----T:   914878 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   917483----T:   920088 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   917483----T:  1038572 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 558574(cycle), 377.160034(us)
Tot_kernel_exec_time_and_fault_time: 691864(cycle), 467.160034(us)
Tot_memcpy_h2d_time: 484160(cycle), 326.914246(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 484160(cycle), 326.914246(us)
Tot_devicesync_time: 260453(cycle), 175.862930(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 260453(cycle), 175.862930(us)
GPGPU-Sim: *** exit detected ***
