Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan 28 20:38:51 2026
| Host         : FSO-A running 64-bit major release  (build 9200)
| Command      : report_drc -file fec_gth_loopback_top_nogate_drc_opted.rpt -pb fec_gth_loopback_top_nogate_drc_opted.pb -rpx fec_gth_loopback_top_nogate_drc_opted.rpx
| Design       : fec_gth_loopback_top_nogate
| Device       : xczu15eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 0
+------+----------+-------------+--------+
| Rule | Severity | Description | Checks |
+------+----------+-------------+--------+
+------+----------+-------------+--------+

2. REPORT DETAILS
-----------------

