#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 17 18:46:15 2019
# Process ID: 364
# Current directory: C:/users/administrator/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3432
# Log file: C:/users/administrator/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/users/administrator/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.xpr
update_compile_order -fileset sources_1
close [ open C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/new/UART_SDRAM.v w ]
add_files C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/new/UART_SDRAM.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_400 -dir c:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_400} CONFIG.CLKOUT1_USED {true} CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.500} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {101.114} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_400]
generate_target {instantiation_template} [get_files c:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/ip/clk_400/clk_400.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/ip/clk_400/clk_400.xci]
generate_target all [get_files  c:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/ip/clk_400/clk_400.xci]
export_ip_user_files -of_objects [get_files c:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/ip/clk_400/clk_400.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/ip/clk_400/clk_400.xci] -directory C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.ip_user_files -ipstatic_source_dir C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.cache/compile_simlib/modelsim} {questa=C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.cache/compile_simlib/questa} {riviera=C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.cache/compile_simlib/riviera} {activehdl=C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {{C:/users/administrator/Documents/Tencent Files/1033690636/FileRecv/uart_txd.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_rxd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
file mkdir C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/new
close [ open C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/new/uart0.xdc w ]
add_files -fileset constrs_1 C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/new/uart0.xdc
set_property target_constrs_file C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.srcs/constrs_1/new/uart0.xdc [current_fileset -constrset]
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {O_para_data[7]} {O_para_data[6]} {O_para_data[5]} {O_para_data[4]} {O_para_data[3]} {O_para_data[2]} {O_para_data[1]} {O_para_data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I_rs232_rxd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I_rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I_rx_start]]
set_property IOSTANDARD LVCMOS33 [get_ports [list O_rx_done]]
place_ports O_rx_done A21
place_ports I_rx_start W4
place_ports I_rst_n Y9
place_ports I_rs232_rxd Y17
set_property package_pin "" [get_ports [list  I_clk]]
place_ports I_rs232_rxd Y19
place_ports I_clk Y18
startgroup
set_property package_pin "" [get_ports [list  O_rx_done]]
place_ports {O_para_data[0]} A21
endgroup
place_ports O_rx_done K17
place_ports {O_para_data[1]} E22
place_ports {O_para_data[2]} D22
place_ports {O_para_data[3]} E21
place_ports {O_para_data[4]} D21
place_ports {O_para_data[5]} G21
place_ports {O_para_data[6]} G22
place_ports {O_para_data[7]} F21
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/users/administrator/Downloads/simple_VGA-master/simple_VGA/project_1.runs/impl_1/uart_rxd.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
archive_project C:/Users/Administrator/Desktop/project_12_27.xpr.zip -temp_dir C:/users/administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-364-40628 -force -include_local_ip_cache -include_config_settings
