Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug  5 00:33:59 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xczu7ev-fbvb900-1-i
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8079
+----------+----------+------------------------------+------------+
| Rule     | Severity | Description                  | Violations |
+----------+----------+------------------------------+------------+
| DPIR-2   | Warning  | Asynchronous driver check    | 8064       |
| LUTAR-1  | Warning  | LUT drives async reset alert | 6          |
| SYNTH-12 | Warning  | DSP input not registered     | 1          |
| SYNTH-13 | Warning  | combinational multiplier     | 8          |
+----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#25 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#26 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#27 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#28 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#29 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#30 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#31 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#32 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#33 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#34 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#35 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#36 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#37 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#38 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#39 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#40 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#41 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#42 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#43 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#44 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#45 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#46 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#47 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#48 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out input pin FFT_TOP/M0_2/p_0_out/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#49 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#50 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#51 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#52 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#53 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#54 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#55 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#56 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#57 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#58 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#59 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#60 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#61 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#62 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#63 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#64 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#65 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#66 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#67 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#68 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#69 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#70 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#71 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#72 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#73 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#74 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#75 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#76 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#77 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#78 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#79 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#80 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#81 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#82 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#83 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#84 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#85 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#86 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#87 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#88 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#89 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#90 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#91 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#92 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#93 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#94 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#95 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#96 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__0 input pin FFT_TOP/M0_2/p_0_out__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#97 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#98 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#99 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#100 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#101 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#102 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#103 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#104 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#105 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#106 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#107 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#108 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#109 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#110 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#111 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#112 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#113 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#114 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#115 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#116 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#117 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#118 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#119 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#120 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#121 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#122 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#123 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#124 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#125 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#126 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#127 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#128 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#129 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#130 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#131 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#132 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#133 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#134 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#135 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#136 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#137 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#138 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#139 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#140 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#141 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#142 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#143 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#144 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__1 input pin FFT_TOP/M0_2/p_0_out__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#145 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#146 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#147 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#148 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#149 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#150 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#151 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#152 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#153 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#154 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#155 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#156 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#157 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#158 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#159 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#160 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#161 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#162 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#163 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#164 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#165 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#166 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#167 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#168 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#169 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#170 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#171 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#172 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#173 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#174 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#175 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#176 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#177 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#178 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#179 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#180 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#181 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#182 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#183 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#184 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#185 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#186 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#187 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#188 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#189 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#190 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#191 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#192 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__10 input pin FFT_TOP/M0_2/p_0_out__10/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#193 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#194 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#195 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#196 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#197 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#198 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#199 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#200 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#201 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#202 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#203 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#204 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#205 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#206 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#207 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#208 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#209 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#210 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#211 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#212 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#213 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#214 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#215 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#216 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#217 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#218 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#219 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#220 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#221 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#222 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#223 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#224 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#225 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#226 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#227 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#228 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#229 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#230 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#231 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#232 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#233 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#234 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#235 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#236 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#237 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#238 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#239 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#240 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__11 input pin FFT_TOP/M0_2/p_0_out__11/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#241 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#242 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#243 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#244 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#245 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#246 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#247 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#248 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#249 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#250 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#251 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#252 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#253 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#254 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#255 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#256 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#257 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#258 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#259 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#260 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#261 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#262 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#263 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#264 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#265 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#266 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#267 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#268 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#269 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#270 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#271 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#272 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#273 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#274 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#275 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#276 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#277 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#278 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#279 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#280 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#281 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#282 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#283 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#284 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#285 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#286 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#287 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#288 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__12 input pin FFT_TOP/M0_2/p_0_out__12/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#289 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#290 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#291 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#292 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#293 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#294 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#295 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#296 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#297 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#298 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#299 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#300 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#301 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#302 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#303 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#304 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#305 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#306 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#307 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#308 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#309 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#310 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#311 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#312 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#313 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#314 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#315 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#316 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#317 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#318 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#319 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#320 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#321 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#322 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#323 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#324 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#325 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#326 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#327 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#328 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#329 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#330 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#331 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#332 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#333 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#334 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#335 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#336 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__13 input pin FFT_TOP/M0_2/p_0_out__13/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#337 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#338 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#339 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#340 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#341 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#342 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#343 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#344 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#345 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#346 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#347 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#348 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#349 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#350 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#351 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#352 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#353 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#354 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#355 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#356 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#357 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#358 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#359 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#360 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#361 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#362 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#363 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#364 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#365 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#366 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#367 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#368 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#369 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#370 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#371 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#372 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#373 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#374 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#375 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#376 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#377 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#378 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#379 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#380 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#381 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#382 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#383 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#384 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__14 input pin FFT_TOP/M0_2/p_0_out__14/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#385 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#386 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#387 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#388 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#389 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#390 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#391 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#392 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#393 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#394 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#395 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#396 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#397 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#398 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#399 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#400 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#401 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#402 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#403 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#404 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#405 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#406 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#407 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#408 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#409 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#410 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#411 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#412 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#413 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#414 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#415 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#416 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#417 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#418 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#419 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#420 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#421 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#422 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#423 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#424 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#425 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#426 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#427 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#428 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#429 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#430 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#431 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#432 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__15 input pin FFT_TOP/M0_2/p_0_out__15/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#433 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#434 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#435 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#436 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#437 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#438 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#439 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#440 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#441 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#442 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#443 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#444 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#445 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#446 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#447 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#448 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#449 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#450 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#451 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#452 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#453 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#454 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#455 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#456 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#457 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#458 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#459 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#460 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#461 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#462 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#463 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#464 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#465 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#466 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#467 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#468 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#469 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#470 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#471 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#472 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#473 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#474 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#475 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#476 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#477 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#478 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#479 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#480 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__16 input pin FFT_TOP/M0_2/p_0_out__16/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#481 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#482 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#483 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#484 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#485 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#486 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#487 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#488 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#489 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#490 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#491 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#492 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#493 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#494 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#495 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#496 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#497 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#498 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#499 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#500 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#501 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#502 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#503 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#504 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#505 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#506 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#507 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#508 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#509 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#510 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#511 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#512 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#513 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#514 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#515 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#516 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#517 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#518 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#519 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#520 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#521 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#522 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#523 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#524 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#525 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#526 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#527 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#528 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__17 input pin FFT_TOP/M0_2/p_0_out__17/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#529 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#530 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#531 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#532 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#533 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#534 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#535 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#536 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#537 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#538 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#539 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#540 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#541 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#542 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#543 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#544 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#545 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#546 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#547 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#548 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#549 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#550 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#551 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#552 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#553 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#554 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#555 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#556 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#557 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#558 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#559 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#560 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#561 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#562 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#563 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#564 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#565 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#566 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#567 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#568 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#569 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#570 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#571 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#572 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#573 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#574 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#575 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#576 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__18 input pin FFT_TOP/M0_2/p_0_out__18/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#577 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#578 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#579 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#580 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#581 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#582 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#583 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#584 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#585 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#586 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#587 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#588 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#589 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#590 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#591 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#592 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#593 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#594 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#595 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#596 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#597 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#598 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#599 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#600 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#601 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#602 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#603 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#604 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#605 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#606 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#607 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#608 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#609 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#610 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#611 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#612 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#613 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#614 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#615 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#616 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#617 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#618 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#619 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#620 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#621 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#622 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#623 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#624 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__19 input pin FFT_TOP/M0_2/p_0_out__19/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#625 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#626 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#627 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#628 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#629 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#630 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#631 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#632 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#633 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#634 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#635 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#636 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#637 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#638 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#639 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#640 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#641 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#642 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#643 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#644 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#645 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#646 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#647 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#648 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#649 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#650 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#651 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#652 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#653 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#654 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#655 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#656 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#657 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#658 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#659 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#660 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#661 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#662 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#663 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#664 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#665 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#666 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#667 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#668 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#669 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#670 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#671 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#672 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__2 input pin FFT_TOP/M0_2/p_0_out__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#673 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#674 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#675 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#676 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#677 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#678 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#679 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#680 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#681 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#682 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#683 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#684 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#685 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#686 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#687 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#688 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#689 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#690 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#691 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#692 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#693 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#694 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#695 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#696 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#697 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#698 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#699 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#700 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#701 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#702 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#703 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#704 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#705 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#706 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#707 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#708 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#709 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#710 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#711 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#712 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#713 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#714 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#715 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#716 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#717 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#718 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#719 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#720 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__20 input pin FFT_TOP/M0_2/p_0_out__20/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#721 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#722 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#723 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#724 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#725 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#726 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#727 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#728 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#729 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#730 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#731 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#732 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#733 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#734 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#735 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#736 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#737 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#738 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#739 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#740 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#741 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#742 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#743 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#744 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#745 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#746 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#747 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#748 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#749 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#750 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#751 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#752 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#753 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#754 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#755 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#756 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#757 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#758 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#759 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#760 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#761 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#762 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#763 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#764 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#765 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#766 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#767 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#768 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__21 input pin FFT_TOP/M0_2/p_0_out__21/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#769 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#770 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#771 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#772 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#773 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#774 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#775 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#776 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#777 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#778 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#779 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#780 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#781 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#782 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#783 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#784 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#785 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#786 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#787 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#788 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#789 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#790 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#791 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#792 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#793 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#794 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#795 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#796 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#797 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#798 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#799 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#800 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#801 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#802 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#803 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#804 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#805 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#806 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#807 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#808 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#809 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#810 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#811 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#812 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#813 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#814 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#815 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#816 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__22 input pin FFT_TOP/M0_2/p_0_out__22/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#817 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#818 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#819 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#820 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#821 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#822 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#823 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#824 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#825 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#826 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#827 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#828 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#829 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#830 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#831 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#832 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#833 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#834 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#835 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#836 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#837 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#838 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#839 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#840 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#841 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#842 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#843 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#844 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#845 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#846 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#847 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#848 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#849 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#850 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#851 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#852 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#853 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#854 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#855 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#856 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#857 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#858 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#859 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#860 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#861 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#862 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#863 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#864 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__23 input pin FFT_TOP/M0_2/p_0_out__23/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#865 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#866 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#867 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#868 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#869 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#870 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#871 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#872 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#873 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#874 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#875 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#876 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#877 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#878 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#879 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#880 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#881 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#882 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#883 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#884 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#885 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#886 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#887 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#888 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#889 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#890 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#891 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#892 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#893 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#894 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#895 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#896 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#897 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#898 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#899 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#900 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#901 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#902 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#903 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#904 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#905 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#906 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#907 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#908 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#909 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#910 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#911 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#912 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__24 input pin FFT_TOP/M0_2/p_0_out__24/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#913 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#914 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#915 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#916 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#917 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#918 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#919 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#920 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#921 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#922 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#923 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#924 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#925 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#926 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#927 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#928 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#929 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#930 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#931 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#932 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#933 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#934 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#935 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#936 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#937 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#938 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#939 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#940 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#941 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#942 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#943 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#944 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#945 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#946 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#947 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#948 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#949 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#950 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#951 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#952 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#953 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#954 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#955 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#956 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#957 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#958 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#959 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#960 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__25 input pin FFT_TOP/M0_2/p_0_out__25/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#961 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#962 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#963 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#964 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#965 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#966 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#967 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#968 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#969 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#970 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#971 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#972 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#973 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#974 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#975 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#976 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#977 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#978 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#979 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#980 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#981 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#982 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#983 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#984 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#985 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#986 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#987 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#988 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#989 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#990 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#991 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#992 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#993 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#994 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#995 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#996 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#997 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#998 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#999 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1000 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1001 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1002 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1003 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1004 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1005 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1006 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1007 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1008 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__26 input pin FFT_TOP/M0_2/p_0_out__26/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1009 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1010 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1011 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1012 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1013 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1014 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1015 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1016 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1017 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1018 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1019 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1020 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1021 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1022 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1023 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1024 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1025 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1026 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1027 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1028 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1029 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1030 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1031 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1032 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1033 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1034 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1035 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1036 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1037 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1038 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1039 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1040 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1041 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1042 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1043 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1044 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1045 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1046 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1047 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1048 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1049 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1050 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1051 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1052 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1053 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1054 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1055 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1056 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__27 input pin FFT_TOP/M0_2/p_0_out__27/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1057 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1058 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1059 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1060 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1061 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1062 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1063 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1064 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1065 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1066 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1067 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1068 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1069 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1070 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1071 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1072 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1073 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1074 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1075 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1076 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1077 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1078 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1079 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1080 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1081 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1082 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1083 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1084 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1085 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1086 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1087 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1088 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1089 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1090 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1091 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1092 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1093 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1094 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1095 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1096 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1097 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1098 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1099 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1100 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1101 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1102 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1103 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1104 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__28 input pin FFT_TOP/M0_2/p_0_out__28/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1105 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1106 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1107 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1108 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1109 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1110 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1111 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1112 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1113 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1114 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1115 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1116 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1117 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1118 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1119 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1120 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1121 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1122 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1123 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1124 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1125 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1126 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1127 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1128 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1129 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1130 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1131 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1132 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1133 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1134 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1135 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1136 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1137 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1138 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1139 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1140 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1141 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1142 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1143 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1144 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1145 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1146 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1147 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1148 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1149 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1150 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1151 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1152 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__29 input pin FFT_TOP/M0_2/p_0_out__29/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1153 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1154 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1155 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1156 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1157 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1158 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1159 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1160 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1161 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1162 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1163 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1164 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1165 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1166 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1167 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1168 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1169 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1170 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1171 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1172 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1173 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1174 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1175 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1176 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1177 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1178 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1179 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1180 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1181 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1182 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1183 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1184 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1185 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1186 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1187 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1188 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1189 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1190 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1191 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1192 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1193 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1194 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1195 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1196 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1197 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1198 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1199 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1200 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__3 input pin FFT_TOP/M0_2/p_0_out__3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1201 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1202 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1203 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1204 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1205 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1206 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1207 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1208 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1209 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1210 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1211 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1212 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1213 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1214 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1215 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1216 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1217 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1218 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1219 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1220 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1221 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1222 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1223 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1224 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1225 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1226 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1227 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1228 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1229 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1230 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1231 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1232 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1233 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1234 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1235 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1236 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1237 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1238 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1239 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1240 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1241 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1242 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1243 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1244 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1245 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1246 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1247 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1248 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__30 input pin FFT_TOP/M0_2/p_0_out__30/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1249 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1250 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1251 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1252 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1253 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1254 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1255 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1256 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1257 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1258 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1259 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1260 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1261 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1262 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1263 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1264 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1265 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1266 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1267 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1268 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1269 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1270 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1271 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1272 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1273 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1274 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1275 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1276 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1277 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1278 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1279 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1280 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1281 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1282 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1283 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1284 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1285 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1286 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1287 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1288 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1289 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1290 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1291 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1292 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1293 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1294 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1295 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1296 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__31 input pin FFT_TOP/M0_2/p_0_out__31/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1297 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1298 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1299 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1300 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1301 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1302 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1303 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1304 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1305 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1306 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1307 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1308 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1309 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1310 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1311 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1312 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1313 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1314 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1315 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1316 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1317 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1318 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1319 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1320 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1321 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1322 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1323 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1324 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1325 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1326 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1327 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1328 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1329 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1330 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1331 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1332 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1333 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1334 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1335 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1336 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1337 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1338 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1339 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1340 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1341 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1342 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1343 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1344 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__32 input pin FFT_TOP/M0_2/p_0_out__32/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1345 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1346 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1347 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1348 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1349 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1350 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1351 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1352 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1353 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1354 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1355 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1356 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1357 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1358 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1359 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1360 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1361 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1362 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1363 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1364 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1365 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1366 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1367 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1368 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1369 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1370 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1371 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1372 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1373 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1374 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1375 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1376 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1377 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1378 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1379 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1380 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1381 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1382 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1383 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1384 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1385 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1386 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1387 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1388 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1389 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1390 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1391 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1392 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__33 input pin FFT_TOP/M0_2/p_0_out__33/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1393 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1394 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1395 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1396 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1397 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1398 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1399 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1400 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1401 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1402 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1403 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1404 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1405 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1406 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1407 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1408 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1409 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1410 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1411 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1412 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1413 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1414 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1415 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1416 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1417 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1418 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1419 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1420 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1421 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1422 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1423 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1424 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1425 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1426 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1427 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1428 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1429 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1430 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1431 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1432 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1433 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1434 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1435 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1436 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1437 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1438 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1439 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1440 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__34 input pin FFT_TOP/M0_2/p_0_out__34/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1441 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1442 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1443 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1444 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1445 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1446 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1447 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1448 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1449 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1450 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1451 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1452 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1453 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1454 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1455 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1456 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1457 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1458 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1459 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1460 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1461 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1462 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1463 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1464 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1465 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1466 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1467 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1468 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1469 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1470 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1471 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1472 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1473 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1474 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1475 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1476 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1477 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1478 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1479 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1480 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1481 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1482 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1483 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1484 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1485 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1486 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1487 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1488 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__35 input pin FFT_TOP/M0_2/p_0_out__35/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1489 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1490 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1491 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1492 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1493 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1494 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1495 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1496 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1497 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1498 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1499 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1500 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1501 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1502 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1503 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1504 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1505 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1506 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1507 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1508 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1509 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1510 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1511 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1512 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1513 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1514 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1515 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1516 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1517 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1518 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1519 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1520 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1521 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1522 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1523 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1524 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1525 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1526 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1527 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1528 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1529 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1530 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1531 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1532 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1533 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1534 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1535 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1536 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__36 input pin FFT_TOP/M0_2/p_0_out__36/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1537 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1538 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1539 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1540 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1541 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1542 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1543 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1544 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1545 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1546 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1547 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1548 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1549 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1550 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1551 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1552 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1553 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1554 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1555 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1556 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1557 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1558 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1559 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1560 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1561 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1562 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1563 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1564 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1565 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1566 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1567 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1568 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1569 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1570 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1571 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1572 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1573 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1574 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1575 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1576 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1577 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1578 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1579 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1580 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1581 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1582 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1583 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1584 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__37 input pin FFT_TOP/M0_2/p_0_out__37/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1585 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1586 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1587 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1588 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1589 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1590 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1591 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1592 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1593 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1594 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1595 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1596 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1597 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1598 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1599 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1600 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1601 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1602 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1603 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1604 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1605 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1606 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1607 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1608 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1609 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1610 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1611 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1612 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1613 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1614 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1615 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1616 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1617 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1618 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1619 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1620 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1621 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1622 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1623 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1624 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1625 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1626 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1627 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1628 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1629 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1630 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1631 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1632 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__38 input pin FFT_TOP/M0_2/p_0_out__38/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1633 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1634 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1635 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1636 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1637 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1638 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1639 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1640 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1641 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1642 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1643 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1644 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1645 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1646 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1647 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1648 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1649 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1650 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1651 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1652 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1653 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1654 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1655 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1656 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1657 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1658 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1659 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1660 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1661 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1662 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1663 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1664 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1665 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1666 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1667 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1668 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1669 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1670 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1671 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1672 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1673 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1674 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1675 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1676 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1677 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1678 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1679 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1680 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__39 input pin FFT_TOP/M0_2/p_0_out__39/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1681 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1682 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1683 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1684 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1685 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1686 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1687 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1688 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1689 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1690 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1691 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1692 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1693 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1694 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1695 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1696 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1697 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1698 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1699 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1700 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1701 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1702 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1703 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1704 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1705 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1706 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1707 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1708 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1709 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1710 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1711 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1712 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1713 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1714 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1715 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1716 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1717 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1718 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1719 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1720 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1721 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1722 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1723 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1724 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1725 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1726 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1727 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1728 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__4 input pin FFT_TOP/M0_2/p_0_out__4/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1729 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1730 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1731 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1732 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1733 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1734 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1735 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1736 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1737 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1738 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1739 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1740 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1741 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1742 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1743 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1744 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1745 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1746 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1747 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1748 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1749 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1750 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1751 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1752 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1753 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1754 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1755 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1756 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1757 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1758 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1759 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1760 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1761 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1762 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1763 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1764 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1765 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1766 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1767 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1768 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1769 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1770 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1771 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1772 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1773 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1774 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1775 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1776 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__40 input pin FFT_TOP/M0_2/p_0_out__40/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1777 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1778 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1779 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1780 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1781 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1782 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1783 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1784 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1785 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1786 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1787 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1788 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1789 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1790 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1791 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1792 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1793 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1794 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1795 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1796 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1797 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1798 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1799 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1800 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1801 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1802 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1803 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1804 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1805 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1806 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1807 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1808 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1809 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1810 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1811 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1812 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1813 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1814 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1815 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1816 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1817 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1818 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1819 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1820 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1821 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1822 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1823 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1824 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__41 input pin FFT_TOP/M0_2/p_0_out__41/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1825 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1826 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1827 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1828 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1829 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1830 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1831 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1832 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1833 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1834 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1835 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1836 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1837 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1838 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1839 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1840 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1841 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1842 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1843 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1844 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1845 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1846 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1847 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1848 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1849 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1850 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1851 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1852 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1853 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1854 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1855 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1856 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1857 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1858 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1859 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1860 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1861 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1862 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1863 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1864 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1865 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1866 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1867 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1868 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1869 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1870 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1871 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1872 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__42 input pin FFT_TOP/M0_2/p_0_out__42/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1873 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1874 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1875 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1876 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1877 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1878 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1879 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1880 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1881 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1882 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1883 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1884 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1885 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1886 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1887 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1888 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1889 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1890 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1891 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1892 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1893 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1894 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1895 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1896 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1897 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1898 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1899 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1900 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1901 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1902 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1903 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1904 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1905 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1906 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1907 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1908 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1909 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1910 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1911 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1912 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1913 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1914 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1915 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1916 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1917 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1918 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1919 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1920 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__43 input pin FFT_TOP/M0_2/p_0_out__43/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1921 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1922 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1923 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1924 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1925 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1926 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1927 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1928 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1929 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1930 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1931 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1932 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1933 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1934 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1935 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1936 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1937 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1938 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1939 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1940 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1941 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1942 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1943 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1944 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1945 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1946 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1947 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1948 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1949 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1950 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1951 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1952 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1953 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1954 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1955 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1956 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1957 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1958 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1959 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1960 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1961 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1962 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1963 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1964 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1965 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1966 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1967 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1968 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__44 input pin FFT_TOP/M0_2/p_0_out__44/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1969 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1970 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1971 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1972 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1973 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1974 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1975 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1976 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1977 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1978 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1979 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1980 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1981 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1982 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1983 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1984 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1985 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1986 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1987 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1988 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1989 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1990 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1991 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1992 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1993 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1994 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1995 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1996 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1997 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1998 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#1999 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2000 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2001 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2002 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2003 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2004 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2005 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2006 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2007 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2008 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2009 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2010 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2011 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2012 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2013 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2014 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2015 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2016 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__45 input pin FFT_TOP/M0_2/p_0_out__45/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2017 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2018 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2019 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2020 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2021 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2022 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2023 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2024 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2025 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2026 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2027 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2028 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2029 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2030 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2031 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2032 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2033 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2034 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2035 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2036 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2037 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2038 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2039 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2040 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2041 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2042 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2043 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2044 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2045 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2046 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2047 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2048 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2049 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2050 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2051 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2052 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2053 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2054 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2055 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2056 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2057 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2058 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2059 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2060 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2061 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2062 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2063 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2064 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__46 input pin FFT_TOP/M0_2/p_0_out__46/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2065 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2066 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2067 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2068 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2069 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2070 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2071 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2072 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2073 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2074 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2075 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2076 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2077 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2078 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2079 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2080 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2081 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2082 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2083 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2084 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2085 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2086 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2087 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2088 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2089 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2090 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2091 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2092 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2093 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2094 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2095 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2096 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2097 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2098 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2099 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2100 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2101 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2102 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2103 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2104 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2105 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2106 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2107 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2108 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2109 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2110 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2111 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2112 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__47 input pin FFT_TOP/M0_2/p_0_out__47/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2113 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2114 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2115 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2116 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2117 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2118 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2119 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2120 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2121 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2122 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2123 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2124 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2125 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2126 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2127 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2128 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2129 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2130 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2131 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2132 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2133 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2134 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2135 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2136 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2137 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2138 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2139 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2140 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2141 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2142 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2143 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2144 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2145 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2146 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2147 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2148 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2149 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2150 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2151 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2152 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2153 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2154 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2155 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2156 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2157 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2158 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2159 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2160 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__48 input pin FFT_TOP/M0_2/p_0_out__48/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2161 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2162 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2163 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2164 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2165 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2166 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2167 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2168 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2169 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2170 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2171 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2172 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2173 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2174 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2175 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2176 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2177 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2178 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2179 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2180 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2181 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2182 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2183 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2184 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2185 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2186 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2187 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2188 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2189 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2190 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2191 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2192 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2193 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2194 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2195 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2196 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2197 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2198 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2199 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2200 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2201 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2202 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2203 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2204 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2205 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2206 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2207 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2208 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__49 input pin FFT_TOP/M0_2/p_0_out__49/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2209 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2210 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2211 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2212 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2213 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2214 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2215 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2216 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2217 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2218 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2219 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2220 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2221 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2222 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2223 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2224 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2225 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2226 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2227 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2228 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2229 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2230 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2231 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2232 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2233 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2234 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2235 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2236 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2237 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2238 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2239 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2240 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2241 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2242 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2243 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2244 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2245 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2246 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2247 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2248 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2249 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2250 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2251 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2252 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2253 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2254 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2255 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2256 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__5 input pin FFT_TOP/M0_2/p_0_out__5/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2257 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2258 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2259 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2260 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2261 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2262 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2263 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2264 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2265 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2266 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2267 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2268 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2269 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2270 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2271 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2272 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2273 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2274 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2275 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2276 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2277 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2278 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2279 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2280 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2281 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2282 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2283 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2284 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2285 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2286 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2287 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2288 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2289 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2290 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2291 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2292 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2293 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2294 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2295 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2296 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2297 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2298 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2299 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2300 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2301 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2302 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2303 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2304 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__50 input pin FFT_TOP/M0_2/p_0_out__50/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2305 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2306 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2307 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2308 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2309 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2310 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2311 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2312 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2313 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2314 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2315 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2316 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2317 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2318 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2319 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2320 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2321 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2322 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2323 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2324 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2325 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2326 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2327 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2328 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2329 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2330 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2331 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2332 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2333 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2334 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2335 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2336 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2337 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2338 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2339 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2340 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2341 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2342 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2343 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2344 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2345 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2346 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2347 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2348 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2349 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2350 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2351 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2352 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__51 input pin FFT_TOP/M0_2/p_0_out__51/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2353 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2354 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2355 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2356 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2357 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2358 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2359 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2360 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2361 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2362 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2363 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2364 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2365 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2366 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2367 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2368 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2369 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2370 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2371 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2372 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2373 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2374 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2375 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2376 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2377 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2378 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2379 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2380 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2381 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2382 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2383 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2384 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2385 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2386 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2387 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2388 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2389 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2390 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2391 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2392 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2393 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2394 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2395 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2396 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2397 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2398 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2399 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2400 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__52 input pin FFT_TOP/M0_2/p_0_out__52/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2401 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2402 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2403 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2404 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2405 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2406 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2407 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2408 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2409 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2410 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2411 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2412 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2413 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2414 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2415 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2416 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2417 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2418 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2419 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2420 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2421 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2422 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2423 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2424 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2425 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2426 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2427 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2428 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2429 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2430 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2431 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2432 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2433 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2434 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2435 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2436 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2437 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2438 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2439 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2440 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2441 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2442 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2443 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2444 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2445 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2446 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2447 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2448 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__53 input pin FFT_TOP/M0_2/p_0_out__53/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2449 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2450 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2451 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2452 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2453 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2454 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2455 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2456 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2457 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2458 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2459 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2460 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2461 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2462 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2463 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2464 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2465 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2466 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2467 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2468 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2469 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2470 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2471 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2472 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2473 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2474 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2475 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2476 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2477 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2478 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2479 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2480 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2481 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2482 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2483 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2484 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2485 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2486 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2487 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2488 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2489 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2490 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2491 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2492 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2493 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2494 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2495 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2496 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__54 input pin FFT_TOP/M0_2/p_0_out__54/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2497 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2498 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2499 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2500 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2501 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2502 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2503 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2504 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2505 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2506 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2507 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2508 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2509 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2510 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2511 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2512 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2513 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2514 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2515 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2516 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2517 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2518 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2519 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2520 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2521 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2522 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2523 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2524 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2525 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2526 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2527 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2528 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2529 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2530 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2531 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2532 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2533 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2534 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2535 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2536 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2537 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2538 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2539 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2540 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2541 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2542 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2543 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2544 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__55 input pin FFT_TOP/M0_2/p_0_out__55/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2545 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2546 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2547 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2548 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2549 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2550 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2551 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2552 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2553 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2554 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2555 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2556 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2557 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2558 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2559 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2560 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2561 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2562 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2563 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2564 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2565 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2566 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2567 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2568 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2569 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2570 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2571 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2572 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2573 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2574 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2575 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2576 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2577 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2578 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2579 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2580 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2581 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2582 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2583 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2584 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2585 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2586 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2587 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2588 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2589 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2590 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2591 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2592 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__56 input pin FFT_TOP/M0_2/p_0_out__56/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2593 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2594 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2595 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2596 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2597 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2598 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2599 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2600 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2601 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2602 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2603 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2604 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2605 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2606 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2607 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2608 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2609 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2610 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2611 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2612 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2613 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2614 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2615 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2616 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2617 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2618 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2619 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2620 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2621 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2622 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2623 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2624 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2625 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2626 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2627 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2628 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2629 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2630 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2631 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2632 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2633 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2634 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2635 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2636 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2637 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2638 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2639 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2640 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__57 input pin FFT_TOP/M0_2/p_0_out__57/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2641 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2642 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2643 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2644 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2645 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2646 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2647 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2648 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2649 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2650 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2651 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2652 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2653 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2654 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2655 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2656 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2657 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2658 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2659 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2660 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2661 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2662 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2663 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2664 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2665 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2666 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2667 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2668 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2669 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2670 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2671 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2672 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2673 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2674 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2675 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2676 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2677 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2678 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2679 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2680 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2681 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2682 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2683 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2684 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2685 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2686 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2687 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2688 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__58 input pin FFT_TOP/M0_2/p_0_out__58/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2689 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2690 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2691 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2692 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2693 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2694 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2695 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2696 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2697 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2698 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2699 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2700 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2701 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2702 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2703 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2704 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2705 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2706 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2707 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2708 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2709 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2710 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2711 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2712 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2713 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2714 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2715 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2716 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2717 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2718 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2719 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2720 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2721 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2722 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2723 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2724 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2725 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2726 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2727 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2728 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2729 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2730 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2731 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2732 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2733 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2734 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2735 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2736 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__59 input pin FFT_TOP/M0_2/p_0_out__59/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2737 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2738 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2739 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2740 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2741 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2742 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2743 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2744 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2745 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2746 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2747 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2748 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2749 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2750 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2751 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2752 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2753 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2754 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2755 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2756 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2757 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2758 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2759 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2760 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2761 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2762 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2763 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2764 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2765 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2766 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2767 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2768 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2769 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2770 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2771 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2772 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2773 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2774 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2775 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2776 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2777 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2778 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2779 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2780 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2781 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2782 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2783 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2784 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__6 input pin FFT_TOP/M0_2/p_0_out__6/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2785 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2786 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2787 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2788 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2789 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2790 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2791 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2792 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2793 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2794 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2795 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2796 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2797 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2798 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2799 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2800 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2801 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2802 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2803 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2804 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2805 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2806 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2807 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2808 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2809 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2810 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2811 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2812 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2813 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2814 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2815 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2816 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2817 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2818 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2819 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2820 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2821 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2822 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2823 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2824 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2825 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2826 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2827 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2828 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2829 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2830 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2831 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2832 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__60 input pin FFT_TOP/M0_2/p_0_out__60/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2833 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2834 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2835 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2836 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2837 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2838 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2839 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2840 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2841 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2842 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2843 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2844 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2845 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2846 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2847 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2848 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2849 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2850 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2851 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2852 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2853 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2854 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2855 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2856 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2857 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2858 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2859 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2860 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2861 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2862 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2863 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2864 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2865 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2866 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2867 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2868 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2869 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2870 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2871 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2872 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2873 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2874 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2875 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2876 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2877 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2878 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2879 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2880 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__61 input pin FFT_TOP/M0_2/p_0_out__61/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2881 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2882 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2883 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2884 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2885 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2886 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2887 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2888 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2889 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2890 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2891 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2892 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2893 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2894 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2895 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2896 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2897 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2898 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2899 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2900 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2901 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2902 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2903 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2904 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2905 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2906 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2907 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2908 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2909 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2910 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2911 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2912 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2913 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2914 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2915 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2916 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2917 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2918 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2919 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2920 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2921 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2922 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2923 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2924 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2925 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2926 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2927 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2928 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__62 input pin FFT_TOP/M0_2/p_0_out__62/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2929 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2930 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2931 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2932 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2933 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2934 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2935 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2936 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2937 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2938 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2939 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2940 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2941 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2942 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2943 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2944 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2945 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2946 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2947 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2948 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2949 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2950 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2951 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2952 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2953 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2954 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2955 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2956 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2957 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2958 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2959 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2960 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2961 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2962 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2963 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2964 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2965 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2966 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2967 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2968 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2969 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2970 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2971 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2972 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2973 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2974 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2975 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2976 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__63 input pin FFT_TOP/M0_2/p_0_out__63/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2977 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2978 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2979 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2980 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2981 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2982 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2983 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2984 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2985 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2986 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2987 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2988 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2989 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2990 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2991 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2992 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2993 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2994 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2995 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2996 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2997 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2998 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2999 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3000 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3001 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3002 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3003 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3004 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3005 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3006 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3007 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3008 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3009 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3010 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3011 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3012 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3013 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3014 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3015 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3016 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3017 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3018 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3019 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3020 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3021 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3022 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3023 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3024 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__64 input pin FFT_TOP/M0_2/p_0_out__64/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3025 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3026 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3027 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3028 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3029 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3030 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3031 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3032 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3033 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3034 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3035 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3036 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3037 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3038 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3039 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3040 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3041 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3042 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3043 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3044 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3045 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3046 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3047 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3048 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3049 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3050 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3051 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3052 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3053 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3054 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3055 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3056 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3057 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3058 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3059 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3060 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3061 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3062 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3063 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3064 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3065 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3066 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3067 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3068 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3069 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3070 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3071 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3072 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__65 input pin FFT_TOP/M0_2/p_0_out__65/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3073 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3074 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3075 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3076 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3077 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3078 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3079 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3080 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3081 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3082 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3083 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3084 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3085 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3086 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3087 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3088 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3089 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3090 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3091 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3092 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3093 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3094 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3095 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3096 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3097 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3098 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3099 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3100 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3101 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3102 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3103 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3104 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3105 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3106 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3107 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3108 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3109 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3110 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3111 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3112 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3113 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3114 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3115 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3116 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3117 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3118 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3119 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3120 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__66 input pin FFT_TOP/M0_2/p_0_out__66/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3121 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3122 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3123 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3124 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3125 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3126 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3127 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3128 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3129 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3130 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3131 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3132 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3133 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3134 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3135 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3136 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3137 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3138 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3139 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3140 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3141 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3142 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3143 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3144 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3145 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3146 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3147 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3148 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3149 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3150 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3151 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3152 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3153 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3154 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3155 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3156 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3157 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3158 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3159 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3160 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3161 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3162 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3163 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3164 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3165 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3166 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3167 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3168 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__67 input pin FFT_TOP/M0_2/p_0_out__67/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3169 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3170 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3171 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3172 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3173 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3174 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3175 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3176 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3177 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3178 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3179 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3180 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3181 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3182 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3183 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3184 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3185 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3186 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3187 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3188 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3189 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3190 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3191 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3192 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3193 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3194 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3195 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3196 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3197 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3198 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3199 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3200 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3201 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3202 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3203 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3204 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3205 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3206 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3207 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3208 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3209 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3210 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3211 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3212 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3213 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3214 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3215 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3216 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__68 input pin FFT_TOP/M0_2/p_0_out__68/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3217 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3218 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3219 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3220 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3221 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3222 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3223 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3224 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3225 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3226 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3227 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3228 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3229 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3230 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3231 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3232 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3233 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3234 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3235 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3236 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3237 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3238 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3239 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3240 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3241 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3242 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3243 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3244 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3245 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3246 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3247 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3248 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3249 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3250 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3251 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3252 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3253 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3254 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3255 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3256 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3257 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3258 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3259 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3260 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3261 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3262 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3263 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3264 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__69 input pin FFT_TOP/M0_2/p_0_out__69/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3265 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3266 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3267 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3268 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3269 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3270 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3271 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3272 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3273 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3274 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3275 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3276 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3277 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3278 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3279 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3280 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3281 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3282 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3283 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3284 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3285 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3286 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3287 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3288 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3289 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3290 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3291 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3292 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3293 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3294 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3295 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3296 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3297 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3298 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3299 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3300 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3301 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3302 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3303 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3304 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3305 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3306 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3307 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3308 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3309 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3310 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3311 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3312 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__7 input pin FFT_TOP/M0_2/p_0_out__7/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3313 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3314 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3315 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3316 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3317 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3318 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3319 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3320 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3321 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3322 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3323 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3324 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3325 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3326 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3327 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3328 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3329 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3330 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3331 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3332 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3333 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3334 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3335 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3336 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3337 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3338 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3339 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3340 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3341 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3342 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3343 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3344 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3345 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3346 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3347 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3348 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3349 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3350 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3351 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3352 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3353 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3354 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3355 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3356 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3357 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3358 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3359 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3360 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__70 input pin FFT_TOP/M0_2/p_0_out__70/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3361 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3362 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3363 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3364 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3365 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3366 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3367 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3368 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3369 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3370 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3371 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3372 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3373 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3374 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3375 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3376 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3377 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3378 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3379 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3380 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3381 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3382 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3383 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3384 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3385 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3386 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3387 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3388 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3389 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3390 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3391 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3392 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3393 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3394 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3395 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3396 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3397 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3398 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3399 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3400 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3401 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3402 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3403 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3404 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3405 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3406 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3407 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3408 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__71 input pin FFT_TOP/M0_2/p_0_out__71/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3409 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3410 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3411 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3412 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3413 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3414 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3415 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3416 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3417 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3418 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3419 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3420 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3421 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3422 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3423 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3424 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3425 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3426 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3427 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3428 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3429 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3430 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3431 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3432 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3433 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3434 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3435 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3436 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3437 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3438 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3439 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3440 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3441 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3442 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3443 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3444 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3445 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3446 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3447 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3448 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3449 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3450 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3451 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3452 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3453 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3454 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3455 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3456 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__72 input pin FFT_TOP/M0_2/p_0_out__72/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3457 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3458 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3459 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3460 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3461 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3462 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3463 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3464 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3465 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3466 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3467 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3468 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3469 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3470 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3471 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3472 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3473 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3474 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3475 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3476 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3477 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3478 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3479 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3480 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3481 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3482 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3483 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3484 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3485 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3486 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3487 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3488 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3489 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3490 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3491 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3492 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3493 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3494 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3495 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3496 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3497 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3498 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3499 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3500 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3501 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3502 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3503 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3504 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__73 input pin FFT_TOP/M0_2/p_0_out__73/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3505 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3506 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3507 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3508 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3509 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3510 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3511 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3512 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3513 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3514 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3515 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3516 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3517 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3518 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3519 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3520 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3521 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3522 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3523 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3524 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3525 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3526 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3527 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3528 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3529 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3530 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3531 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3532 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3533 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3534 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3535 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3536 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3537 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3538 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3539 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3540 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3541 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3542 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3543 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3544 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3545 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3546 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3547 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3548 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3549 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3550 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3551 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3552 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__74 input pin FFT_TOP/M0_2/p_0_out__74/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3553 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3554 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3555 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3556 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3557 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3558 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3559 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3560 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3561 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3562 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3563 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3564 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3565 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3566 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3567 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3568 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3569 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3570 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3571 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3572 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3573 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3574 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3575 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3576 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3577 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3578 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3579 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3580 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3581 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3582 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3583 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3584 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3585 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3586 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3587 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3588 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3589 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3590 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3591 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3592 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3593 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3594 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3595 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3596 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3597 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3598 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3599 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3600 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__75 input pin FFT_TOP/M0_2/p_0_out__75/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3601 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3602 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3603 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3604 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3605 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3606 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3607 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3608 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3609 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3610 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3611 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3612 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3613 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3614 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3615 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3616 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3617 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3618 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3619 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3620 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3621 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3622 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3623 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3624 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3625 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3626 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3627 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3628 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3629 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3630 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3631 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3632 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3633 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3634 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3635 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3636 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3637 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3638 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3639 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3640 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3641 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3642 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3643 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3644 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3645 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3646 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3647 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3648 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__76 input pin FFT_TOP/M0_2/p_0_out__76/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3649 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3650 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3651 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3652 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3653 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3654 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3655 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3656 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3657 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3658 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3659 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3660 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3661 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3662 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3663 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3664 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3665 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3666 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3667 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3668 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3669 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3670 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3671 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3672 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3673 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3674 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3675 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3676 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3677 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3678 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3679 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3680 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3681 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3682 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3683 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3684 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3685 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3686 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3687 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3688 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3689 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3690 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3691 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3692 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3693 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3694 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3695 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3696 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__77 input pin FFT_TOP/M0_2/p_0_out__77/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3697 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3698 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3699 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3700 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3701 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3702 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3703 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3704 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3705 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3706 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3707 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3708 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3709 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3710 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3711 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3712 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3713 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3714 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3715 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3716 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3717 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3718 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3719 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3720 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3721 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3722 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3723 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3724 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3725 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3726 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3727 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3728 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3729 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3730 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3731 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3732 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3733 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3734 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3735 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3736 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3737 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3738 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3739 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3740 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3741 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3742 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3743 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3744 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__78 input pin FFT_TOP/M0_2/p_0_out__78/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3745 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3746 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3747 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3748 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3749 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3750 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3751 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3752 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3753 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3754 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3755 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3756 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3757 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3758 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3759 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3760 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3761 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3762 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3763 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3764 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3765 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3766 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3767 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3768 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3769 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3770 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3771 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3772 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3773 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3774 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3775 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3776 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3777 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3778 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3779 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3780 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3781 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3782 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3783 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3784 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3785 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3786 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3787 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3788 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3789 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3790 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3791 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3792 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__79 input pin FFT_TOP/M0_2/p_0_out__79/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3793 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3794 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3795 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3796 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3797 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3798 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3799 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3800 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3801 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3802 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3803 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3804 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3805 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3806 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3807 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3808 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3809 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3810 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3811 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3812 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3813 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3814 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3815 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3816 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3817 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3818 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3819 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3820 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3821 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3822 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3823 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3824 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3825 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3826 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3827 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3828 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3829 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3830 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3831 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3832 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3833 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3834 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3835 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3836 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3837 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3838 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3839 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3840 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__8 input pin FFT_TOP/M0_2/p_0_out__8/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3841 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3842 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3843 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3844 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3845 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3846 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3847 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3848 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3849 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3850 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3851 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3852 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3853 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3854 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3855 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3856 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3857 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3858 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3859 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3860 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3861 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3862 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3863 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3864 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3865 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3866 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3867 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3868 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3869 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3870 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3871 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3872 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3873 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3874 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3875 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3876 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3877 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3878 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3879 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3880 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3881 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3882 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3883 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3884 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3885 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3886 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3887 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3888 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__80 input pin FFT_TOP/M0_2/p_0_out__80/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3889 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3890 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3891 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3892 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3893 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3894 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3895 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3896 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3897 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3898 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3899 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3900 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3901 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3902 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3903 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3904 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3905 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3906 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3907 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3908 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3909 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3910 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3911 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3912 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3913 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3914 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3915 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3916 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3917 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3918 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3919 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3920 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3921 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3922 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3923 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3924 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3925 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3926 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3927 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3928 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3929 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3930 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3931 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3932 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3933 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3934 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3935 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3936 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__81 input pin FFT_TOP/M0_2/p_0_out__81/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3937 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3938 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3939 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3940 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3941 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3942 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3943 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3944 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3945 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3946 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3947 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3948 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3949 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3950 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3951 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3952 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3953 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3954 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3955 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3956 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3957 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3958 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3959 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3960 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3961 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3962 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3963 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3964 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3965 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3966 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3967 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3968 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3969 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3970 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3971 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3972 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3973 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3974 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3975 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3976 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3977 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3978 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3979 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3980 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3981 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3982 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3983 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3984 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__82 input pin FFT_TOP/M0_2/p_0_out__82/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3985 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3986 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3987 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3988 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3989 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3990 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3991 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3992 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3993 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3994 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3995 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3996 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3997 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3998 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3999 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4000 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4001 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4002 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4003 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4004 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4005 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4006 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4007 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4008 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4009 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4010 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4011 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4012 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4013 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4014 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4015 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4016 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4017 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4018 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4019 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4020 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4021 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4022 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4023 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4024 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4025 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4026 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4027 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4028 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4029 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4030 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4031 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4032 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__83 input pin FFT_TOP/M0_2/p_0_out__83/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4033 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4034 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4035 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4036 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4037 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4038 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4039 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4040 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4041 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4042 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4043 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4044 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4045 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4046 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4047 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4048 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4049 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4050 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4051 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4052 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4053 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4054 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4055 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4056 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4057 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4058 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4059 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4060 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4061 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4062 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4063 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4064 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4065 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4066 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4067 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4068 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4069 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4070 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4071 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4072 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4073 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4074 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4075 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4076 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4077 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4078 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4079 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4080 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__84 input pin FFT_TOP/M0_2/p_0_out__84/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4081 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4082 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4083 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4084 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4085 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4086 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4087 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4088 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4089 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4090 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4091 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4092 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4093 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4094 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4095 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4096 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4097 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4098 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4099 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4100 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4101 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4102 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4103 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4104 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4105 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4106 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4107 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4108 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4109 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4110 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4111 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4112 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4113 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4114 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4115 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4116 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4117 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4118 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4119 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4120 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4121 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4122 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4123 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4124 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4125 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4126 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4127 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4128 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__85 input pin FFT_TOP/M0_2/p_0_out__85/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4129 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4130 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4131 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4132 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4133 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4134 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4135 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4136 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4137 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4138 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4139 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4140 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4141 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4142 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4143 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4144 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4145 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4146 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4147 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4148 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4149 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4150 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4151 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4152 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4153 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4154 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4155 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4156 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4157 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4158 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4159 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4160 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4161 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4162 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4163 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4164 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4165 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4166 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4167 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4168 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4169 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4170 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4171 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4172 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4173 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4174 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4175 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4176 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__86 input pin FFT_TOP/M0_2/p_0_out__86/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4177 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4178 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4179 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4180 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4181 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4182 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4183 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4184 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4185 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4186 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4187 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4188 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4189 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4190 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4191 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4192 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4193 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4194 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4195 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4196 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4197 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4198 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4199 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4200 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4201 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4202 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4203 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4204 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4205 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4206 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4207 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4208 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4209 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4210 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4211 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4212 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4213 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4214 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4215 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4216 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4217 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4218 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4219 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4220 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4221 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4222 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4223 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4224 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__87 input pin FFT_TOP/M0_2/p_0_out__87/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4225 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4226 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4227 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4228 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4229 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4230 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4231 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4232 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4233 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4234 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4235 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4236 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4237 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4238 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4239 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4240 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4241 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4242 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4243 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4244 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4245 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4246 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4247 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4248 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4249 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4250 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4251 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4252 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4253 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4254 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4255 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4256 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4257 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4258 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4259 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4260 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4261 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4262 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4263 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4264 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4265 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4266 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4267 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4268 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4269 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4270 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4271 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4272 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__88 input pin FFT_TOP/M0_2/p_0_out__88/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4273 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4274 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4275 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4276 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4277 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4278 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4279 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4280 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4281 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4282 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4283 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4284 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4285 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4286 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4287 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4288 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4289 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4290 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4291 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4292 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4293 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4294 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4295 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4296 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4297 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4298 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4299 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4300 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4301 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4302 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4303 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4304 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4305 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4306 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4307 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4308 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4309 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4310 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4311 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4312 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4313 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4314 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4315 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4316 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4317 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4318 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4319 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4320 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__89 input pin FFT_TOP/M0_2/p_0_out__89/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4321 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4322 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4323 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4324 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4325 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4326 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4327 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4328 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4329 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4330 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4331 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4332 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4333 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4334 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4335 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4336 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4337 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4338 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4339 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4340 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4341 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4342 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4343 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4344 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4345 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4346 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4347 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4348 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4349 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4350 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4351 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4352 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4353 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4354 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4355 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4356 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4357 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4358 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4359 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4360 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4361 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4362 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4363 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4364 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4365 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4366 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4367 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4368 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__9 input pin FFT_TOP/M0_2/p_0_out__9/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4369 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4370 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4371 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4372 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4373 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4374 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4375 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4376 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4377 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4378 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4379 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4380 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4381 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4382 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4383 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4384 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4385 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4386 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4387 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4388 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4389 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4390 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4391 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4392 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4393 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4394 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4395 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4396 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4397 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4398 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4399 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4400 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4401 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4402 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4403 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4404 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4405 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4406 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4407 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4408 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4409 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4410 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4411 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4412 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4413 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4414 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4415 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4416 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__90 input pin FFT_TOP/M0_2/p_0_out__90/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4417 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4418 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4419 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4420 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4421 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4422 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4423 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4424 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4425 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4426 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4427 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4428 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4429 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4430 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4431 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4432 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4433 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4434 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4435 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4436 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4437 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4438 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4439 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4440 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4441 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4442 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4443 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4444 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4445 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4446 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4447 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4448 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4449 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4450 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4451 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4452 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4453 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4454 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4455 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4456 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4457 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4458 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4459 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4460 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4461 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4462 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4463 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4464 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__91 input pin FFT_TOP/M0_2/p_0_out__91/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4465 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4466 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4467 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4468 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4469 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4470 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4471 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4472 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4473 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4474 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4475 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4476 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4477 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4478 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4479 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4480 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4481 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4482 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4483 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4484 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4485 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4486 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4487 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4488 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4489 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4490 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4491 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4492 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4493 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4494 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4495 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4496 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4497 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4498 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4499 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4500 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4501 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4502 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4503 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4504 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4505 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4506 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4507 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4508 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4509 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4510 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4511 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4512 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__92 input pin FFT_TOP/M0_2/p_0_out__92/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4513 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4514 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4515 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4516 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4517 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4518 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4519 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4520 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4521 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4522 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4523 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4524 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4525 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4526 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4527 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4528 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4529 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4530 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4531 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4532 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4533 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4534 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4535 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4536 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4537 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4538 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4539 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4540 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4541 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4542 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4543 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4544 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4545 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4546 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4547 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4548 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4549 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4550 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4551 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4552 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4553 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4554 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4555 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4556 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4557 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4558 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4559 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4560 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__93 input pin FFT_TOP/M0_2/p_0_out__93/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4561 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4562 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4563 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4564 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4565 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4566 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4567 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4568 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4569 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4570 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4571 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4572 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4573 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4574 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4575 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4576 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4577 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4578 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4579 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4580 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4581 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4582 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4583 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4584 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4585 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4586 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4587 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4588 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4589 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4590 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4591 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4592 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4593 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4594 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4595 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4596 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4597 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4598 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4599 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4600 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4601 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4602 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4603 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4604 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4605 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4606 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4607 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4608 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_0_out__94 input pin FFT_TOP/M0_2/p_0_out__94/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4609 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4610 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4611 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4612 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4613 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4614 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4615 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4616 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4617 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4618 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4619 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4620 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4621 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4622 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4623 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4624 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4625 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4626 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4627 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4628 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4629 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4630 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4631 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4632 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4633 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4634 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4635 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4636 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4637 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4638 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4639 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4640 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4641 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4642 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4643 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4644 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4645 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4646 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4647 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4648 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4649 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4650 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4651 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4652 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4653 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4654 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4655 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4656 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out input pin FFT_TOP/M0_2/p_1_out/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4657 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4658 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4659 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4660 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4661 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4662 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4663 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4664 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4665 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4666 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4667 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4668 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4669 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4670 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4671 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4672 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4673 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4674 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4675 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4676 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4677 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4678 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4679 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4680 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4681 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4682 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4683 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4684 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4685 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4686 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4687 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4688 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4689 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4690 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4691 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4692 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4693 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4694 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4695 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4696 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4697 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4698 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4699 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4700 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4701 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4702 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4703 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4704 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__0 input pin FFT_TOP/M0_2/p_1_out__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4705 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4706 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4707 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4708 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4709 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4710 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4711 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4712 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4713 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4714 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4715 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4716 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4717 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4718 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4719 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4720 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4721 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4722 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4723 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4724 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4725 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4726 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4727 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4728 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4729 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4730 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4731 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4732 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4733 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4734 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4735 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4736 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4737 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4738 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4739 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4740 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4741 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4742 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4743 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4744 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4745 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4746 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4747 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4748 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4749 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4750 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4751 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4752 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__1 input pin FFT_TOP/M0_2/p_1_out__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4753 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4754 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4755 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4756 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4757 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4758 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4759 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4760 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4761 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4762 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4763 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4764 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4765 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4766 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4767 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4768 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4769 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4770 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4771 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4772 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4773 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4774 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4775 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4776 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4777 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4778 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4779 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4780 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4781 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4782 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4783 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4784 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4785 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4786 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4787 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4788 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4789 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4790 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4791 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4792 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4793 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4794 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4795 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4796 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4797 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4798 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4799 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4800 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__10 input pin FFT_TOP/M0_2/p_1_out__10/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4801 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4802 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4803 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4804 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4805 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4806 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4807 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4808 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4809 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4810 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4811 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4812 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4813 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4814 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4815 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4816 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4817 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4818 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4819 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4820 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4821 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4822 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4823 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4824 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4825 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4826 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4827 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4828 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4829 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4830 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4831 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4832 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4833 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4834 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4835 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4836 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4837 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4838 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4839 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4840 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4841 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4842 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4843 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4844 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4845 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4846 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4847 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4848 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__11 input pin FFT_TOP/M0_2/p_1_out__11/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4849 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4850 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4851 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4852 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4853 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4854 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4855 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4856 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4857 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4858 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4859 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4860 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4861 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4862 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4863 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4864 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4865 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4866 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4867 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4868 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4869 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4870 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4871 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4872 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4873 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4874 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4875 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4876 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4877 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4878 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4879 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4880 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4881 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4882 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4883 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4884 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4885 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4886 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4887 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4888 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4889 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4890 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4891 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4892 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4893 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4894 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4895 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4896 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__12 input pin FFT_TOP/M0_2/p_1_out__12/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4897 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4898 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4899 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4900 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4901 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4902 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4903 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4904 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4905 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4906 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4907 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4908 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4909 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4910 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4911 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4912 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4913 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4914 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4915 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4916 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4917 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4918 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4919 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4920 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4921 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4922 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4923 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4924 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4925 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4926 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4927 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4928 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4929 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4930 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4931 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4932 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4933 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4934 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4935 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4936 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4937 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4938 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4939 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4940 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4941 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4942 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4943 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4944 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__13 input pin FFT_TOP/M0_2/p_1_out__13/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4945 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4946 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4947 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4948 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4949 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4950 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4951 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4952 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4953 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4954 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4955 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4956 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4957 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4958 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4959 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4960 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4961 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4962 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4963 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4964 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4965 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4966 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4967 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4968 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4969 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4970 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4971 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4972 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4973 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4974 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4975 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4976 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4977 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4978 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4979 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4980 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4981 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4982 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4983 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4984 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4985 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4986 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4987 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4988 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4989 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4990 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4991 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4992 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__14 input pin FFT_TOP/M0_2/p_1_out__14/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4993 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4994 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4995 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4996 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4997 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4998 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4999 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5000 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5001 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5002 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5003 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5004 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5005 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5006 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5007 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5008 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5009 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5010 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5011 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5012 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5013 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5014 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5015 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5016 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5017 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5018 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5019 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5020 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5021 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5022 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5023 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5024 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5025 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5026 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5027 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5028 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5029 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5030 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5031 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5032 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5033 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5034 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5035 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5036 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5037 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5038 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5039 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5040 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__15 input pin FFT_TOP/M0_2/p_1_out__15/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5041 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5042 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5043 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5044 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5045 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5046 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5047 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5048 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5049 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5050 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5051 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5052 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5053 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5054 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5055 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5056 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5057 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5058 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5059 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5060 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5061 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5062 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5063 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5064 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5065 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5066 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5067 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5068 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5069 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5070 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5071 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5072 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5073 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5074 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5075 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5076 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5077 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5078 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5079 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5080 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5081 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5082 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5083 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5084 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5085 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5086 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5087 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5088 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__16 input pin FFT_TOP/M0_2/p_1_out__16/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5089 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5090 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5091 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5092 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5093 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5094 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5095 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5096 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5097 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5098 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5099 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5100 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5101 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5102 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5103 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5104 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5105 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5106 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5107 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5108 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5109 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5110 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5111 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5112 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5113 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5114 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5115 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5116 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5117 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5118 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5119 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5120 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5121 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5122 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5123 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5124 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5125 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5126 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5127 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5128 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5129 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5130 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5131 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5132 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5133 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5134 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5135 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5136 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__17 input pin FFT_TOP/M0_2/p_1_out__17/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5137 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5138 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5139 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5140 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5141 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5142 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5143 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5144 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5145 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5146 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5147 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5148 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5149 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5150 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5151 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5152 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5153 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5154 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5155 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5156 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5157 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5158 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5159 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5160 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5161 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5162 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5163 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5164 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5165 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5166 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5167 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5168 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5169 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5170 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5171 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5172 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5173 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5174 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5175 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5176 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5177 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5178 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5179 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5180 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5181 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5182 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5183 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5184 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__18 input pin FFT_TOP/M0_2/p_1_out__18/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5185 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5186 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5187 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5188 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5189 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5190 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5191 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5192 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5193 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5194 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5195 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5196 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5197 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5198 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5199 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5200 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5201 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5202 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5203 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5204 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5205 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5206 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5207 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5208 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5209 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5210 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5211 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5212 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5213 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5214 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5215 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5216 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5217 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5218 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5219 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5220 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5221 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5222 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5223 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5224 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5225 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5226 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5227 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5228 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5229 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5230 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5231 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5232 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__19 input pin FFT_TOP/M0_2/p_1_out__19/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5233 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5234 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5235 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5236 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5237 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5238 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5239 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5240 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5241 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5242 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5243 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5244 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5245 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5246 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5247 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5248 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5249 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5250 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5251 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5252 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5253 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5254 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5255 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5256 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5257 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5258 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5259 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5260 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5261 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5262 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5263 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5264 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5265 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5266 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5267 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5268 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5269 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5270 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5271 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5272 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5273 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5274 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5275 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5276 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5277 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5278 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5279 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5280 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__2 input pin FFT_TOP/M0_2/p_1_out__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5281 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5282 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5283 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5284 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5285 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5286 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5287 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5288 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5289 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5290 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5291 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5292 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5293 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5294 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5295 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5296 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5297 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5298 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5299 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5300 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5301 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5302 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5303 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5304 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5305 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5306 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5307 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5308 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5309 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5310 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5311 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5312 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5313 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5314 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5315 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5316 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5317 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5318 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5319 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5320 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5321 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5322 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5323 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5324 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5325 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5326 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5327 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5328 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__20 input pin FFT_TOP/M0_2/p_1_out__20/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5329 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5330 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5331 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5332 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5333 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5334 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5335 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5336 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5337 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5338 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5339 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5340 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5341 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5342 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5343 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5344 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5345 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5346 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5347 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5348 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5349 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5350 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5351 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5352 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5353 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5354 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5355 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5356 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5357 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5358 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5359 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5360 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5361 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5362 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5363 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5364 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5365 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5366 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5367 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5368 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5369 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5370 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5371 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5372 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5373 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5374 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5375 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5376 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__21 input pin FFT_TOP/M0_2/p_1_out__21/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5377 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5378 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5379 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5380 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5381 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5382 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5383 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5384 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5385 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5386 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5387 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5388 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5389 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5390 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5391 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5392 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5393 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5394 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5395 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5396 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5397 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5398 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5399 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5400 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5401 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5402 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5403 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5404 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5405 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5406 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5407 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5408 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5409 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5410 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5411 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5412 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5413 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5414 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5415 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5416 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5417 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5418 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5419 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5420 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5421 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5422 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5423 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5424 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__22 input pin FFT_TOP/M0_2/p_1_out__22/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5425 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5426 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5427 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5428 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5429 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5430 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5431 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5432 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5433 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5434 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5435 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5436 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5437 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5438 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5439 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5440 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5441 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5442 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5443 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5444 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5445 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5446 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5447 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5448 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5449 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5450 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5451 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5452 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5453 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5454 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5455 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5456 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5457 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5458 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5459 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5460 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5461 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5462 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5463 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5464 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5465 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5466 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5467 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5468 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5469 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5470 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5471 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5472 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__23 input pin FFT_TOP/M0_2/p_1_out__23/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5473 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5474 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5475 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5476 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5477 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5478 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5479 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5480 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5481 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5482 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5483 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5484 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5485 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5486 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5487 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5488 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5489 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5490 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5491 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5492 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5493 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5494 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5495 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5496 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5497 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5498 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5499 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5500 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5501 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5502 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5503 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5504 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5505 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5506 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5507 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5508 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5509 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5510 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5511 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5512 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5513 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5514 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5515 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5516 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5517 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5518 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5519 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5520 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__24 input pin FFT_TOP/M0_2/p_1_out__24/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5521 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5522 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5523 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5524 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5525 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5526 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5527 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5528 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5529 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5530 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5531 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5532 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5533 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5534 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5535 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5536 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5537 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5538 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5539 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5540 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5541 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5542 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5543 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5544 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5545 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5546 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5547 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5548 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5549 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5550 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5551 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5552 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5553 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5554 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5555 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5556 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5557 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5558 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5559 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5560 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5561 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5562 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5563 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5564 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5565 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5566 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5567 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5568 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__25 input pin FFT_TOP/M0_2/p_1_out__25/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5569 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5570 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5571 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5572 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5573 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5574 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5575 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5576 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5577 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5578 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5579 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5580 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5581 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5582 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5583 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5584 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5585 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5586 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5587 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5588 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5589 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5590 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5591 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5592 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5593 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5594 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5595 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5596 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5597 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5598 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5599 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5600 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5601 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5602 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5603 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5604 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5605 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5606 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5607 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5608 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5609 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5610 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5611 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5612 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5613 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5614 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5615 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5616 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__26 input pin FFT_TOP/M0_2/p_1_out__26/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5617 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5618 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5619 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5620 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5621 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5622 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5623 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5624 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5625 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5626 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5627 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5628 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5629 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5630 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5631 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5632 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5633 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5634 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5635 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5636 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5637 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5638 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5639 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5640 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5641 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5642 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5643 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5644 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5645 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5646 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5647 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5648 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5649 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5650 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5651 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5652 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5653 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5654 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5655 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5656 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5657 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5658 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5659 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5660 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5661 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5662 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5663 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5664 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__27 input pin FFT_TOP/M0_2/p_1_out__27/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5665 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5666 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5667 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5668 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5669 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5670 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5671 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5672 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5673 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5674 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5675 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5676 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5677 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5678 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5679 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5680 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5681 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5682 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5683 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5684 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5685 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5686 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5687 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5688 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5689 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5690 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5691 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5692 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5693 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5694 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5695 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5696 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5697 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5698 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5699 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5700 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5701 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5702 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5703 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5704 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5705 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5706 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5707 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5708 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5709 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5710 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5711 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5712 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__28 input pin FFT_TOP/M0_2/p_1_out__28/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5713 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5714 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5715 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5716 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5717 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5718 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5719 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5720 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5721 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5722 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5723 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5724 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5725 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5726 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5727 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5728 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5729 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5730 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5731 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5732 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5733 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5734 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5735 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5736 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5737 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5738 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5739 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5740 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5741 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5742 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5743 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5744 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5745 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5746 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5747 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5748 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5749 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5750 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5751 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5752 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5753 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5754 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5755 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5756 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5757 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5758 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5759 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5760 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__29 input pin FFT_TOP/M0_2/p_1_out__29/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5761 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5762 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5763 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5764 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5765 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5766 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5767 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5768 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5769 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5770 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5771 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5772 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5773 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5774 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5775 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5776 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5777 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5778 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5779 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5780 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5781 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5782 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5783 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5784 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5785 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5786 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5787 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5788 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5789 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5790 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5791 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5792 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5793 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5794 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5795 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5796 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5797 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5798 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5799 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5800 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5801 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5802 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5803 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5804 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5805 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5806 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5807 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5808 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__3 input pin FFT_TOP/M0_2/p_1_out__3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5809 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5810 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5811 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5812 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5813 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5814 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5815 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5816 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5817 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5818 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5819 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5820 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5821 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5822 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5823 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5824 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5825 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5826 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5827 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5828 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5829 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5830 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5831 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5832 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5833 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5834 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5835 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5836 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5837 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5838 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5839 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5840 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5841 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5842 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5843 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5844 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5845 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5846 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5847 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5848 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5849 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5850 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5851 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5852 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5853 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5854 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5855 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5856 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__30 input pin FFT_TOP/M0_2/p_1_out__30/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5857 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5858 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5859 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5860 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5861 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5862 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5863 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5864 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5865 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5866 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5867 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5868 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5869 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5870 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5871 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5872 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5873 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5874 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5875 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5876 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5877 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5878 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5879 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5880 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5881 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5882 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5883 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5884 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5885 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5886 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5887 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5888 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5889 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5890 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5891 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5892 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5893 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5894 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5895 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5896 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5897 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5898 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5899 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5900 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5901 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5902 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5903 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5904 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__4 input pin FFT_TOP/M0_2/p_1_out__4/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5905 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5906 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5907 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5908 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5909 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5910 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5911 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5912 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5913 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5914 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5915 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5916 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5917 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5918 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5919 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5920 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5921 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5922 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5923 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5924 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5925 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5926 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5927 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5928 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5929 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5930 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5931 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5932 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5933 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5934 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5935 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5936 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5937 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5938 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5939 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5940 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5941 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5942 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5943 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5944 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5945 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5946 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5947 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5948 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5949 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5950 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5951 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5952 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__5 input pin FFT_TOP/M0_2/p_1_out__5/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5953 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5954 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5955 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5956 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5957 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5958 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5959 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5960 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5961 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5962 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5963 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5964 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5965 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5966 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5967 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5968 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5969 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5970 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5971 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5972 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5973 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5974 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5975 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5976 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5977 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5978 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5979 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5980 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5981 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5982 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5983 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5984 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5985 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5986 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5987 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5988 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5989 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5990 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5991 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5992 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5993 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5994 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5995 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5996 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5997 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5998 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5999 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6000 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__6 input pin FFT_TOP/M0_2/p_1_out__6/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6001 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6002 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6003 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6004 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6005 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6006 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6007 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6008 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6009 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6010 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6011 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6012 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6013 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6014 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6015 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6016 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6017 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6018 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6019 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6020 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6021 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6022 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6023 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6024 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6025 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6026 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6027 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6028 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6029 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6030 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6031 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6032 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6033 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6034 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6035 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6036 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6037 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6038 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6039 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6040 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6041 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6042 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6043 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6044 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6045 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6046 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6047 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6048 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__7 input pin FFT_TOP/M0_2/p_1_out__7/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6049 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6050 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6051 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6052 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6053 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6054 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6055 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6056 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6057 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6058 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6059 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6060 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6061 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6062 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6063 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6064 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6065 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6066 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6067 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6068 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6069 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6070 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6071 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6072 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6073 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6074 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6075 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6076 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6077 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6078 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6079 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6080 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6081 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6082 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6083 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6084 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6085 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6086 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6087 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6088 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6089 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6090 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6091 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6092 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6093 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6094 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6095 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6096 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__8 input pin FFT_TOP/M0_2/p_1_out__8/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6097 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6098 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6099 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6100 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6101 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6102 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6103 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6104 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6105 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6106 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6107 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6108 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6109 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6110 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6111 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6112 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6113 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6114 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6115 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6116 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6117 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6118 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6119 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6120 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6121 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6122 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6123 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6124 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6125 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6126 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6127 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6128 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6129 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6130 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6131 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6132 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6133 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6134 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6135 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6136 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6137 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6138 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6139 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6140 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6141 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6142 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6143 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6144 Warning
Asynchronous driver check  
DSP FFT_TOP/M0_2/p_1_out__9 input pin FFT_TOP/M0_2/p_1_out__9/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6145 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6146 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6147 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6148 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6149 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6150 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6151 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6152 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6153 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6154 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6155 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6156 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6157 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6158 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6159 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6160 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6161 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6162 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6163 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6164 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6165 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6166 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6167 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6168 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6169 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6170 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6171 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6172 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6173 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6174 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out input pin FFT_TOP/M1_2/p_0_out/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6175 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6176 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6177 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6178 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6179 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6180 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6181 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6182 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6183 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6184 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6185 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6186 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6187 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6188 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6189 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6190 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6191 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6192 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6193 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6194 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6195 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6196 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6197 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6198 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6199 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6200 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6201 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6202 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6203 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6204 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__0 input pin FFT_TOP/M1_2/p_0_out__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6205 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6206 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6207 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6208 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6209 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6210 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6211 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6212 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6213 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6214 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6215 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6216 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6217 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6218 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6219 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6220 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6221 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6222 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6223 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6224 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6225 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6226 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6227 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6228 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6229 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6230 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6231 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6232 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6233 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6234 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__1 input pin FFT_TOP/M1_2/p_0_out__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6235 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6236 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6237 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6238 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6239 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6240 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6241 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6242 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6243 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6244 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6245 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6246 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6247 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6248 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6249 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6250 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6251 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6252 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6253 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6254 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6255 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6256 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6257 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6258 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6259 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6260 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6261 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6262 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6263 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6264 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__10 input pin FFT_TOP/M1_2/p_0_out__10/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6265 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6266 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6267 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6268 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6269 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6270 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6271 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6272 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6273 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6274 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6275 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6276 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6277 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6278 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6279 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6280 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6281 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6282 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6283 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6284 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6285 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6286 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6287 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6288 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6289 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6290 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6291 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6292 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6293 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6294 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__11 input pin FFT_TOP/M1_2/p_0_out__11/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6295 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6296 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6297 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6298 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6299 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6300 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6301 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6302 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6303 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6304 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6305 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6306 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6307 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6308 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6309 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6310 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6311 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6312 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6313 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6314 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6315 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6316 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6317 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6318 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6319 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6320 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6321 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6322 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6323 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6324 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__12 input pin FFT_TOP/M1_2/p_0_out__12/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6325 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6326 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6327 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6328 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6329 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6330 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6331 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6332 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6333 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6334 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6335 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6336 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6337 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6338 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6339 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6340 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6341 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6342 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6343 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6344 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6345 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6346 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6347 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6348 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6349 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6350 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6351 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6352 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6353 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6354 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__13 input pin FFT_TOP/M1_2/p_0_out__13/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6355 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6356 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6357 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6358 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6359 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6360 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6361 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6362 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6363 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6364 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6365 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6366 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6367 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6368 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6369 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6370 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6371 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6372 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6373 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6374 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6375 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6376 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6377 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6378 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6379 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6380 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6381 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6382 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6383 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6384 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__14 input pin FFT_TOP/M1_2/p_0_out__14/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6385 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6386 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6387 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6388 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6389 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6390 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6391 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6392 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6393 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6394 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6395 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6396 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6397 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6398 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6399 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6400 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6401 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6402 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6403 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6404 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6405 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6406 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6407 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6408 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6409 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6410 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6411 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6412 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6413 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6414 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__15 input pin FFT_TOP/M1_2/p_0_out__15/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6415 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6416 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6417 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6418 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6419 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6420 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6421 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6422 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6423 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6424 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6425 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6426 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6427 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6428 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6429 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6430 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6431 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6432 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6433 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6434 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6435 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6436 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6437 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6438 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6439 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6440 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6441 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6442 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6443 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6444 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__16 input pin FFT_TOP/M1_2/p_0_out__16/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6445 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6446 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6447 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6448 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6449 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6450 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6451 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6452 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6453 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6454 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6455 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6456 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6457 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6458 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6459 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6460 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6461 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6462 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6463 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6464 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6465 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6466 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6467 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6468 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6469 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6470 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6471 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6472 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6473 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6474 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__17 input pin FFT_TOP/M1_2/p_0_out__17/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6475 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6476 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6477 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6478 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6479 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6480 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6481 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6482 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6483 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6484 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6485 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6486 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6487 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6488 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6489 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6490 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6491 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6492 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6493 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6494 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6495 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6496 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6497 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6498 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6499 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6500 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6501 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6502 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6503 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6504 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__18 input pin FFT_TOP/M1_2/p_0_out__18/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6505 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6506 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6507 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6508 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6509 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6510 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6511 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6512 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6513 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6514 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6515 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6516 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6517 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6518 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6519 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6520 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6521 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6522 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6523 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6524 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6525 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6526 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6527 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6528 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6529 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6530 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6531 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6532 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6533 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6534 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__19 input pin FFT_TOP/M1_2/p_0_out__19/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6535 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6536 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6537 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6538 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6539 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6540 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6541 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6542 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6543 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6544 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6545 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6546 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6547 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6548 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6549 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6550 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6551 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6552 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6553 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6554 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6555 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6556 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6557 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6558 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6559 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6560 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6561 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6562 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6563 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6564 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__2 input pin FFT_TOP/M1_2/p_0_out__2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6565 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6566 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6567 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6568 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6569 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6570 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6571 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6572 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6573 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6574 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6575 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6576 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6577 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6578 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6579 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6580 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6581 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6582 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6583 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6584 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6585 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6586 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6587 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6588 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6589 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6590 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6591 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6592 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6593 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6594 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__20 input pin FFT_TOP/M1_2/p_0_out__20/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6595 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6596 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6597 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6598 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6599 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6600 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6601 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6602 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6603 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6604 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6605 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6606 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6607 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6608 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6609 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6610 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6611 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6612 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6613 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6614 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6615 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6616 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6617 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6618 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6619 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6620 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6621 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6622 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6623 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6624 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__21 input pin FFT_TOP/M1_2/p_0_out__21/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6625 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6626 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6627 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6628 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6629 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6630 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6631 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6632 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6633 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6634 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6635 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6636 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6637 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6638 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6639 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6640 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6641 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6642 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6643 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6644 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6645 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6646 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6647 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6648 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6649 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6650 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6651 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6652 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6653 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6654 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__22 input pin FFT_TOP/M1_2/p_0_out__22/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6655 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6656 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6657 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6658 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6659 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6660 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6661 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6662 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6663 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6664 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6665 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6666 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6667 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6668 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6669 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6670 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6671 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6672 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6673 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6674 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6675 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6676 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6677 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6678 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6679 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6680 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6681 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6682 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6683 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6684 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__23 input pin FFT_TOP/M1_2/p_0_out__23/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6685 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6686 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6687 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6688 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6689 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6690 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6691 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6692 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6693 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6694 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6695 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6696 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6697 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6698 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6699 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6700 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6701 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6702 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6703 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6704 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6705 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6706 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6707 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6708 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6709 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6710 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6711 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6712 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6713 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6714 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__24 input pin FFT_TOP/M1_2/p_0_out__24/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6715 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6716 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6717 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6718 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6719 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6720 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6721 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6722 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6723 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6724 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6725 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6726 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6727 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6728 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6729 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6730 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6731 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6732 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6733 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6734 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6735 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6736 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6737 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6738 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6739 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6740 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6741 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6742 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6743 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6744 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__25 input pin FFT_TOP/M1_2/p_0_out__25/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6745 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6746 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6747 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6748 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6749 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6750 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6751 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6752 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6753 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6754 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6755 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6756 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6757 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6758 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6759 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6760 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6761 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6762 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6763 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6764 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6765 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6766 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6767 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6768 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6769 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6770 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6771 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6772 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6773 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6774 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__26 input pin FFT_TOP/M1_2/p_0_out__26/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6775 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6776 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6777 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6778 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6779 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6780 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6781 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6782 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6783 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6784 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6785 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6786 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6787 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6788 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6789 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6790 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6791 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6792 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6793 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6794 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6795 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6796 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6797 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6798 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6799 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6800 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6801 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6802 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6803 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6804 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__27 input pin FFT_TOP/M1_2/p_0_out__27/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6805 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6806 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6807 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6808 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6809 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6810 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6811 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6812 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6813 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6814 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6815 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6816 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6817 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6818 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6819 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6820 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6821 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6822 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6823 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6824 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6825 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6826 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6827 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6828 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6829 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6830 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6831 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6832 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6833 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6834 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__28 input pin FFT_TOP/M1_2/p_0_out__28/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6835 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6836 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6837 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6838 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6839 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6840 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6841 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6842 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6843 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6844 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6845 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6846 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6847 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6848 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6849 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6850 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6851 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6852 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6853 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6854 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6855 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6856 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6857 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6858 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6859 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6860 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6861 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6862 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6863 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6864 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__29 input pin FFT_TOP/M1_2/p_0_out__29/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6865 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6866 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6867 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6868 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6869 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6870 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6871 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6872 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6873 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6874 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6875 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6876 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6877 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6878 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6879 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6880 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6881 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6882 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6883 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6884 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6885 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6886 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6887 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6888 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6889 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6890 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6891 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6892 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6893 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6894 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__3 input pin FFT_TOP/M1_2/p_0_out__3/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6895 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6896 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6897 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6898 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6899 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6900 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6901 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6902 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6903 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6904 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6905 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6906 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6907 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6908 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6909 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6910 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6911 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6912 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6913 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6914 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6915 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6916 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6917 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6918 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6919 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6920 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6921 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6922 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6923 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6924 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__30 input pin FFT_TOP/M1_2/p_0_out__30/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6925 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6926 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6927 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6928 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6929 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6930 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6931 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6932 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6933 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6934 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6935 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6936 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6937 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6938 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6939 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6940 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6941 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6942 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6943 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6944 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6945 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6946 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6947 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6948 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6949 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6950 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6951 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6952 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6953 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6954 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__4 input pin FFT_TOP/M1_2/p_0_out__4/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6955 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6956 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6957 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6958 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6959 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6960 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6961 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6962 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6963 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6964 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6965 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6966 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6967 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6968 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6969 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6970 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6971 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6972 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6973 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6974 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6975 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6976 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6977 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6978 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6979 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6980 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6981 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6982 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6983 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6984 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__5 input pin FFT_TOP/M1_2/p_0_out__5/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6985 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6986 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6987 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6988 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6989 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6990 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6991 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6992 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6993 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6994 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6995 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6996 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6997 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6998 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6999 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7000 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7001 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7002 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7003 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7004 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7005 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7006 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7007 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7008 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7009 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7010 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7011 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7012 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7013 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7014 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__6 input pin FFT_TOP/M1_2/p_0_out__6/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7015 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7016 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7017 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7018 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7019 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7020 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7021 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7022 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7023 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7024 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7025 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7026 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7027 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7028 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7029 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7030 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7031 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7032 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7033 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7034 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7035 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7036 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7037 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7038 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7039 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7040 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7041 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7042 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7043 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7044 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__7 input pin FFT_TOP/M1_2/p_0_out__7/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7045 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7046 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7047 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7048 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7049 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7050 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7051 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7052 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7053 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7054 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7055 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7056 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7057 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7058 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7059 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7060 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7061 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7062 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7063 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7064 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7065 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7066 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7067 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7068 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7069 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7070 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7071 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7072 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7073 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7074 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__8 input pin FFT_TOP/M1_2/p_0_out__8/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7075 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7076 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7077 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7078 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7079 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7080 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7081 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7082 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7083 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7084 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7085 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7086 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7087 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7088 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7089 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7090 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7091 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7092 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7093 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7094 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7095 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7096 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7097 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7098 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7099 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7100 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7101 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7102 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7103 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7104 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_0_out__9 input pin FFT_TOP/M1_2/p_0_out__9/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7105 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7106 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7107 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7108 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7109 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7110 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7111 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7112 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7113 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7114 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7115 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7116 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7117 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7118 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7119 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7120 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7121 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7122 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7123 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7124 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7125 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7126 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7127 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7128 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7129 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7130 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7131 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7132 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7133 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7134 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out input pin FFT_TOP/M1_2/p_1_out/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7135 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7136 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7137 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7138 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7139 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7140 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7141 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7142 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7143 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7144 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7145 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7146 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7147 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7148 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7149 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7150 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7151 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7152 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7153 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7154 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7155 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7156 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7157 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7158 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7159 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7160 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7161 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7162 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7163 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7164 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__0 input pin FFT_TOP/M1_2/p_1_out__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7165 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7166 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7167 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7168 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7169 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7170 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7171 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7172 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7173 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7174 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7175 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7176 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7177 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7178 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7179 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7180 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7181 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7182 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7183 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7184 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7185 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7186 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7187 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7188 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7189 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7190 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7191 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7192 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7193 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7194 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__1 input pin FFT_TOP/M1_2/p_1_out__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7195 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7196 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7197 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7198 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7199 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7200 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7201 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7202 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7203 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7204 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7205 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7206 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7207 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7208 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7209 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7210 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7211 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7212 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7213 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7214 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7215 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7216 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7217 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7218 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7219 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7220 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7221 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7222 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7223 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7224 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__10 input pin FFT_TOP/M1_2/p_1_out__10/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7225 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7226 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7227 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7228 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7229 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7230 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7231 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7232 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7233 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7234 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7235 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7236 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7237 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7238 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7239 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7240 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7241 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7242 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7243 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7244 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7245 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7246 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7247 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7248 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7249 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7250 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7251 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7252 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7253 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7254 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__11 input pin FFT_TOP/M1_2/p_1_out__11/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7255 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7256 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7257 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7258 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7259 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7260 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7261 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7262 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7263 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7264 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7265 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7266 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7267 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7268 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7269 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7270 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7271 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7272 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7273 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7274 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7275 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7276 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7277 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7278 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7279 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7280 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7281 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7282 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7283 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7284 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__12 input pin FFT_TOP/M1_2/p_1_out__12/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7285 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7286 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7287 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7288 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7289 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7290 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7291 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7292 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7293 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7294 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7295 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7296 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7297 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7298 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7299 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7300 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7301 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7302 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7303 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7304 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7305 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7306 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7307 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7308 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7309 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7310 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7311 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7312 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7313 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7314 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__13 input pin FFT_TOP/M1_2/p_1_out__13/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7315 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7316 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7317 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7318 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7319 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7320 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7321 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7322 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7323 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7324 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7325 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7326 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7327 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7328 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7329 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7330 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7331 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7332 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7333 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7334 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7335 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7336 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7337 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7338 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7339 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7340 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7341 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7342 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7343 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7344 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__14 input pin FFT_TOP/M1_2/p_1_out__14/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7345 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7346 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7347 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7348 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7349 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7350 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7351 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7352 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7353 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7354 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7355 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7356 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7357 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7358 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7359 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7360 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7361 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7362 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7363 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7364 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7365 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7366 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7367 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7368 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7369 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7370 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7371 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7372 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7373 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7374 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__15 input pin FFT_TOP/M1_2/p_1_out__15/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7375 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7376 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7377 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7378 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7379 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7380 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7381 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7382 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7383 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7384 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7385 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7386 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7387 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7388 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7389 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7390 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7391 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7392 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7393 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7394 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7395 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7396 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7397 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7398 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7399 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7400 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7401 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7402 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7403 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7404 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__16 input pin FFT_TOP/M1_2/p_1_out__16/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7405 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7406 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7407 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7408 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7409 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7410 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7411 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7412 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7413 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7414 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7415 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7416 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7417 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7418 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7419 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7420 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7421 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7422 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7423 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7424 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7425 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7426 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7427 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7428 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7429 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7430 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7431 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7432 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7433 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7434 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__17 input pin FFT_TOP/M1_2/p_1_out__17/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7435 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7436 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7437 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7438 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7439 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7440 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7441 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7442 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7443 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7444 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7445 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7446 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7447 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7448 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7449 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7450 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7451 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7452 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7453 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7454 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7455 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7456 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7457 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7458 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7459 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7460 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7461 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7462 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7463 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7464 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__18 input pin FFT_TOP/M1_2/p_1_out__18/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7465 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7466 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7467 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7468 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7469 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7470 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7471 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7472 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7473 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7474 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7475 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7476 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7477 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7478 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7479 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7480 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7481 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7482 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7483 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7484 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7485 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7486 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7487 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7488 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7489 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7490 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7491 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7492 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7493 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7494 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__19 input pin FFT_TOP/M1_2/p_1_out__19/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7495 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7496 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7497 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7498 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7499 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7500 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7501 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7502 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7503 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7504 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7505 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7506 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7507 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7508 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7509 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7510 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7511 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7512 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7513 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7514 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7515 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7516 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7517 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7518 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7519 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7520 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7521 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7522 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7523 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7524 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__2 input pin FFT_TOP/M1_2/p_1_out__2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7525 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7526 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7527 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7528 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7529 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7530 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7531 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7532 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7533 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7534 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7535 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7536 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7537 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7538 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7539 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7540 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7541 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7542 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7543 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7544 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7545 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7546 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7547 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7548 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7549 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7550 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7551 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7552 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7553 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7554 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__20 input pin FFT_TOP/M1_2/p_1_out__20/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7555 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7556 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7557 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7558 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7559 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7560 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7561 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7562 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7563 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7564 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7565 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7566 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7567 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7568 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7569 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7570 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7571 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7572 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7573 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7574 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7575 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7576 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7577 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7578 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7579 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7580 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7581 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7582 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7583 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7584 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__21 input pin FFT_TOP/M1_2/p_1_out__21/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7585 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7586 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7587 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7588 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7589 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7590 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7591 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7592 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7593 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7594 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7595 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7596 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7597 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7598 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7599 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7600 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7601 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7602 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7603 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7604 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7605 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7606 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7607 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7608 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7609 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7610 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7611 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7612 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7613 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7614 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__22 input pin FFT_TOP/M1_2/p_1_out__22/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7615 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7616 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7617 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7618 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7619 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7620 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7621 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7622 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7623 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7624 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7625 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7626 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7627 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7628 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7629 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7630 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7631 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7632 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7633 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7634 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7635 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7636 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7637 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7638 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7639 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7640 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7641 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7642 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7643 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7644 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__23 input pin FFT_TOP/M1_2/p_1_out__23/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7645 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7646 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7647 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7648 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7649 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7650 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7651 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7652 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7653 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7654 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7655 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7656 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7657 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7658 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7659 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7660 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7661 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7662 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7663 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7664 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7665 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7666 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7667 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7668 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7669 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7670 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7671 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7672 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7673 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7674 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__24 input pin FFT_TOP/M1_2/p_1_out__24/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7675 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7676 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7677 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7678 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7679 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7680 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7681 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7682 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7683 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7684 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7685 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7686 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7687 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7688 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7689 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7690 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7691 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7692 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7693 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7694 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7695 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7696 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7697 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7698 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7699 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7700 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7701 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7702 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7703 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7704 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__25 input pin FFT_TOP/M1_2/p_1_out__25/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7705 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7706 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7707 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7708 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7709 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7710 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7711 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7712 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7713 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7714 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7715 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7716 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7717 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7718 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7719 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7720 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7721 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7722 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7723 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7724 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7725 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7726 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7727 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7728 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7729 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7730 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7731 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7732 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7733 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7734 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__26 input pin FFT_TOP/M1_2/p_1_out__26/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7735 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7736 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7737 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7738 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7739 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7740 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7741 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7742 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7743 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7744 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7745 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7746 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7747 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7748 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7749 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7750 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7751 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7752 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7753 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7754 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7755 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7756 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7757 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7758 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7759 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7760 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7761 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7762 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7763 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7764 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__27 input pin FFT_TOP/M1_2/p_1_out__27/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7765 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7766 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7767 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7768 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7769 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7770 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7771 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7772 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7773 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7774 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7775 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7776 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7777 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7778 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7779 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7780 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7781 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7782 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7783 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7784 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7785 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7786 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7787 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7788 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7789 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7790 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7791 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7792 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7793 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7794 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__28 input pin FFT_TOP/M1_2/p_1_out__28/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7795 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7796 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7797 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7798 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7799 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7800 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7801 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7802 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7803 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7804 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7805 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7806 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7807 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7808 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7809 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7810 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7811 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7812 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7813 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7814 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7815 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7816 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7817 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7818 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7819 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7820 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7821 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7822 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7823 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7824 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__29 input pin FFT_TOP/M1_2/p_1_out__29/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7825 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7826 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7827 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7828 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7829 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7830 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7831 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7832 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7833 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7834 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7835 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7836 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7837 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7838 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7839 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7840 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7841 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7842 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7843 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7844 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7845 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7846 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7847 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7848 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7849 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7850 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7851 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7852 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7853 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7854 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__3 input pin FFT_TOP/M1_2/p_1_out__3/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7855 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7856 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7857 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7858 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7859 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7860 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7861 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7862 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7863 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7864 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7865 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7866 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7867 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7868 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7869 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7870 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7871 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7872 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7873 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7874 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7875 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7876 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7877 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7878 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7879 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7880 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7881 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7882 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7883 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7884 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__30 input pin FFT_TOP/M1_2/p_1_out__30/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7885 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7886 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7887 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7888 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7889 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7890 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7891 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7892 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7893 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7894 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7895 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7896 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7897 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7898 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7899 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7900 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7901 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7902 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7903 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7904 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7905 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7906 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7907 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7908 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7909 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7910 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7911 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7912 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7913 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7914 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__4 input pin FFT_TOP/M1_2/p_1_out__4/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7915 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7916 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7917 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7918 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7919 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7920 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7921 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7922 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7923 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7924 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7925 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7926 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7927 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7928 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7929 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7930 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7931 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7932 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7933 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7934 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7935 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7936 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7937 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7938 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7939 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7940 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7941 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7942 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7943 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7944 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__5 input pin FFT_TOP/M1_2/p_1_out__5/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7945 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7946 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7947 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7948 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7949 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7950 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7951 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7952 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7953 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7954 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7955 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7956 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7957 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7958 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7959 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7960 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7961 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7962 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7963 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7964 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7965 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7966 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7967 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7968 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7969 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7970 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7971 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7972 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7973 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7974 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__6 input pin FFT_TOP/M1_2/p_1_out__6/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7975 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7976 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7977 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7978 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7979 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7980 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7981 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7982 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7983 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7984 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7985 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7986 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7987 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7988 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7989 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7990 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7991 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7992 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7993 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7994 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7995 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7996 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7997 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7998 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7999 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8000 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8001 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8002 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8003 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8004 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__7 input pin FFT_TOP/M1_2/p_1_out__7/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8005 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8006 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8007 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8008 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8009 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8010 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8011 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8012 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8013 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8014 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8015 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8016 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8017 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8018 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8019 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8020 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8021 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8022 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8023 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8024 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8025 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8026 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8027 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8028 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8029 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8030 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8031 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8032 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8033 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8034 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__8 input pin FFT_TOP/M1_2/p_1_out__8/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8035 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8036 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8037 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8038 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8039 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8040 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8041 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8042 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8043 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8044 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8045 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8046 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8047 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8048 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8049 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8050 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8051 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8052 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8053 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8054 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8055 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8056 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8057 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8058 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8059 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8060 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8061 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8062 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8063 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8064 Warning
Asynchronous driver check  
DSP FFT_TOP/M1_2/p_1_out__9 input pin FFT_TOP/M1_2/p_1_out__9/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell COS_GEN/cnt1[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) COS_GEN/cnt1_reg[0]/CLR, COS_GEN/cnt1_reg[1]/CLR, COS_GEN/cnt1_reg[2]/CLR,
COS_GEN/cnt1_reg[3]/CLR, COS_GEN/cnt_reg[0]/CLR, COS_GEN/cnt_reg[1]/CLR,
COS_GEN/cnt_reg[2]/CLR, COS_GEN/cnt_reg[3]/CLR, COS_GEN/cnt_reg[4]/CLR,
COS_GEN/din_re_reg[0][0]/CLR, COS_GEN/din_re_reg[0][1]/CLR,
COS_GEN/din_re_reg[0][2]/CLR, COS_GEN/din_re_reg[0][3]/CLR,
COS_GEN/din_re_reg[0][4]/CLR, COS_GEN/din_re_reg[0][5]/CLR
 (the first 15 of 93 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance FFT_TOP/M1_2/p_1_out__10 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_0_out__31.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_0_out__32.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_0_out__33.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_0_out__34.
Related violations: <none>

SYNTH-13#5 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_0_out__80.
Related violations: <none>

SYNTH-13#6 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_0_out__81.
Related violations: <none>

SYNTH-13#7 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_1_out__16.
Related violations: <none>

SYNTH-13#8 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance FFT_TOP/M0_2/p_1_out__17.
Related violations: <none>


