Analysis & Synthesis report for NiosSegments
Fri Nov 01 13:00:15 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 19. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 20. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 22. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated
 27. Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 31. Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 32. Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux_003
 33. Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux_004
 34. Source assignments for nios_segments:inst10|altera_reset_controller:rst_controller
 35. Source assignments for nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a
 38. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b
 40. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 42. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram
 43. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 45. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 46. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 47. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 48. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy
 49. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_onchip_mem:onchip_mem
 50. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 52. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 53. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 54. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 55. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 56. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator
 57. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator
 58. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 59. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 60. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 61. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 64. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
 67. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent
 70. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent
 73. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router|nios_segments_mm_interconnect_0_router_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001|nios_segments_mm_interconnect_0_router_001_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_002|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_003|nios_segments_mm_interconnect_0_router_003_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_004|nios_segments_mm_interconnect_0_router_003_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_005|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_006|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 83. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 84. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 85. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 86. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 87. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 88. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 89. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 90. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 91. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 92. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 93. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 94. Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 95. Parameter Settings for User Entity Instance: nios_segments:inst10|altera_reset_controller:rst_controller
 96. Parameter Settings for User Entity Instance: nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Parameter Settings for User Entity Instance: nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod3
 99. Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Div2
100. Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod2
101. Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Div1
102. Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod1
103. Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Div0
104. Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod0
105. altsyncram Parameter Settings by Entity Instance
106. Port Connectivity Checks: "nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
107. Port Connectivity Checks: "nios_segments:inst10|altera_reset_controller:rst_controller"
108. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
109. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
110. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
111. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_003|nios_segments_mm_interconnect_0_router_003_default_decode:the_default_decode"
112. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_002|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode"
113. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001|nios_segments_mm_interconnect_0_router_001_default_decode:the_default_decode"
114. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router|nios_segments_mm_interconnect_0_router_default_decode:the_default_decode"
115. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo"
116. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent"
117. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo"
118. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent"
119. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
120. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
121. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
122. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
123. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
124. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
125. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
126. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
127. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator"
128. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator"
129. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
130. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
131. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
132. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
133. Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
134. Port Connectivity Checks: "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem"
135. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy"
136. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
137. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
138. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_pib:the_nios_segments_cpu_cpu_nios2_oci_pib"
139. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_fifo:the_nios_segments_cpu_cpu_nios2_oci_fifo|nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc"
140. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dtrace:the_nios_segments_cpu_cpu_nios2_oci_dtrace|nios_segments_cpu_cpu_nios2_oci_td_mode:nios_segments_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
141. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_itrace:the_nios_segments_cpu_cpu_nios2_oci_itrace"
142. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk"
143. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_xbrk:the_nios_segments_cpu_cpu_nios2_oci_xbrk"
144. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug"
145. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci"
146. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_test_bench:the_nios_segments_cpu_cpu_test_bench"
147. Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu"
148. Post-Synthesis Netlist Statistics for Top Partition
149. Elapsed Time Per Partition
150. Analysis & Synthesis Messages
151. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 01 13:00:15 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; NiosSegments                                    ;
; Top-level Entity Name              ; NiosSegments_top                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,389                                           ;
;     Total combinational functions  ; 4,189                                           ;
;     Dedicated logic registers      ; 874                                             ;
; Total registers                    ; 874                                             ;
; Total pins                         ; 66                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 810,240                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; NiosSegments_top   ; NiosSegments       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                              ; Library       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; NiosSegments_top.bdf                                                                                                                                      ; yes             ; User Block Diagram/Schematic File            ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/NiosSegments_top.bdf                                                                                ;               ;
; output_files/decoder.v                                                                                                                                    ; yes             ; User Verilog HDL File                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v                                                                              ;               ;
; output_files/divider.v                                                                                                                                    ; yes             ; User Verilog HDL File                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/divider.v                                                                              ;               ;
; output_files/uniter.v                                                                                                                                     ; yes             ; User Verilog HDL File                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/uniter.v                                                                               ;               ;
; output_files/DecToTwo.v                                                                                                                                   ; yes             ; User Verilog HDL File                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v                                                                             ;               ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/nios_segments.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/nios_segments.v                                                                 ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_avalon_sc_fifo.v                                              ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv                                          ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_burst_uncompressor.sv                                  ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_master_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_master_agent.sv                                        ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_master_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_master_translator.sv                                   ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_slave_agent.sv                                         ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_merlin_slave_translator.sv                                    ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_reset_controller.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_reset_controller.v                                            ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_reset_synchronizer.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/altera_reset_synchronizer.v                                          ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu.v                                                  ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v                                              ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_sysclk.v                           ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_tck.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_tck.v                              ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v                          ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_test_bench.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_test_bench.v                                   ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_irq_mapper.sv                                          ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v                                    ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter.v                  ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux.sv                         ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux_001.sv                     ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux.sv                           ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux_001.sv                       ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router.sv                            ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_001.sv                        ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_002.sv                        ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_003.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_003.sv                        ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_demux.sv                         ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux.sv                           ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux_001.sv                       ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.hex                                         ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.hex                                         ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.v                                           ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_segm.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_segm.v                                                 ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_switch.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_switch.v                                               ; nios_segments ;
; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_sysid.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/projects/niosloadnewprojectsegments/db/ip/nios_segments/submodules/nios_segments_sysid.v                                                ; nios_segments ;
; altsyncram.tdf                                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;               ;
; stratix_ram_block.inc                                                                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;               ;
; lpm_mux.inc                                                                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;               ;
; lpm_decode.inc                                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;               ;
; aglobal181.inc                                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                          ;               ;
; a_rdenreg.inc                                                                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;               ;
; altrom.inc                                                                                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;               ;
; altram.inc                                                                                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;               ;
; altdpram.inc                                                                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;               ;
; db/altsyncram_6mc1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_6mc1.tdf                                                                              ;               ;
; altera_std_synchronizer.v                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;               ;
; db/altsyncram_ac71.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_ac71.tdf                                                                              ;               ;
; sld_virtual_jtag_basic.v                                                                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;               ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                         ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;               ;
; db/altsyncram_ebh1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_ebh1.tdf                                                                              ;               ;
; db/decode_msa.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/decode_msa.tdf                                                                                   ;               ;
; db/mux_job.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/mux_job.tdf                                                                                      ;               ;
; sld_hub.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld    ;
; db/ip/slde58b47ee/alt_sld_fab.v                                                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/alt_sld_fab.v                                                                     ; alt_sld_fab   ;
; db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab   ;
; db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab   ;
; db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab   ;
; db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                        ; yes             ; Encrypted Auto-Found VHDL File               ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab   ;
; db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;               ;
; sld_rom_sr.vhd                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;               ;
; lpm_divide.tdf                                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                          ;               ;
; abs_divider.inc                                                                                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                         ;               ;
; sign_div_unsign.inc                                                                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                     ;               ;
; db/lpm_divide_kcm.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_kcm.tdf                                                                               ;               ;
; db/sign_div_unsign_9nh.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_9nh.tdf                                                                          ;               ;
; db/alt_u_div_6af.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_6af.tdf                                                                                ;               ;
; db/add_sub_7pc.tdf                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/add_sub_7pc.tdf                                                                                  ;               ;
; db/add_sub_8pc.tdf                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/add_sub_8pc.tdf                                                                                  ;               ;
; db/lpm_divide_dkm.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_dkm.tdf                                                                               ;               ;
; db/sign_div_unsign_6nh.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_6nh.tdf                                                                          ;               ;
; db/alt_u_div_v9f.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf                                                                                ;               ;
; db/lpm_divide_gcm.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_gcm.tdf                                                                               ;               ;
; db/sign_div_unsign_5nh.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_5nh.tdf                                                                          ;               ;
; db/alt_u_div_u9f.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_u9f.tdf                                                                                ;               ;
; db/lpm_divide_vim.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_vim.tdf                                                                               ;               ;
; db/sign_div_unsign_nlh.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_nlh.tdf                                                                          ;               ;
; db/alt_u_div_27f.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf                                                                                ;               ;
; db/lpm_divide_6bm.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_6bm.tdf                                                                               ;               ;
; db/sign_div_unsign_rlh.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_rlh.tdf                                                                          ;               ;
; db/alt_u_div_a7f.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_a7f.tdf                                                                                ;               ;
; db/lpm_divide_ihm.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_ihm.tdf                                                                               ;               ;
; db/sign_div_unsign_akh.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_akh.tdf                                                                          ;               ;
; db/alt_u_div_84f.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf                                                                                ;               ;
; db/lpm_divide_3bm.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_3bm.tdf                                                                               ;               ;
; db/sign_div_unsign_olh.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_olh.tdf                                                                          ;               ;
; db/alt_u_div_47f.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_47f.tdf                                                                                ;               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,389     ;
;                                             ;           ;
; Total combinational functions               ; 4189      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1416      ;
;     -- 3 input functions                    ; 1278      ;
;     -- <=2 input functions                  ; 1495      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3382      ;
;     -- arithmetic mode                      ; 807       ;
;                                             ;           ;
; Total registers                             ; 874       ;
;     -- Dedicated logic registers            ; 874       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
; Total memory bits                           ; 810240    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 974       ;
; Total fan-out                               ; 18862     ;
; Average fan-out                             ; 3.47      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                   ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; |NiosSegments_top                                                                                                                       ; 4189 (0)            ; 874 (0)                   ; 810240      ; 0            ; 0       ; 0         ; 66   ; 0            ; |NiosSegments_top                                                                                                                                                                                                                                                                                                                                                                             ; NiosSegments_top                              ; work          ;
;    |DecToTwo:inst20|                                                                                                                    ; 2636 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20                                                                                                                                                                                                                                                                                                                                                             ; DecToTwo                                      ; work          ;
;       |lpm_divide:Div0|                                                                                                                 ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                    ; work          ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_ihm                                ; work          ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_akh                           ; work          ;
;                |alt_u_div_84f:divider|                                                                                                  ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                                                             ; alt_u_div_84f                                 ; work          ;
;       |lpm_divide:Div1|                                                                                                                 ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                    ; work          ;
;          |lpm_divide_vim:auto_generated|                                                                                                ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_vim                                ; work          ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_nlh                           ; work          ;
;                |alt_u_div_27f:divider|                                                                                                  ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                                                             ; alt_u_div_27f                                 ; work          ;
;       |lpm_divide:Div2|                                                                                                                 ; 120 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                    ; work          ;
;          |lpm_divide_dkm:auto_generated|                                                                                                ; 120 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_dkm                                ; work          ;
;             |sign_div_unsign_6nh:divider|                                                                                               ; 120 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_6nh                           ; work          ;
;                |alt_u_div_v9f:divider|                                                                                                  ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider                                                                                                                                                                                                                                                             ; alt_u_div_v9f                                 ; work          ;
;       |lpm_divide:Mod0|                                                                                                                 ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                    ; work          ;
;          |lpm_divide_3bm:auto_generated|                                                                                                ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_3bm                                ; work          ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_olh                           ; work          ;
;                |alt_u_div_47f:divider|                                                                                                  ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                             ; alt_u_div_47f                                 ; work          ;
;       |lpm_divide:Mod1|                                                                                                                 ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                    ; work          ;
;          |lpm_divide_6bm:auto_generated|                                                                                                ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod1|lpm_divide_6bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_6bm                                ; work          ;
;             |sign_div_unsign_rlh:divider|                                                                                               ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_rlh                           ; work          ;
;                |alt_u_div_a7f:divider|                                                                                                  ; 568 (568)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                                                             ; alt_u_div_a7f                                 ; work          ;
;       |lpm_divide:Mod2|                                                                                                                 ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                    ; work          ;
;          |lpm_divide_gcm:auto_generated|                                                                                                ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod2|lpm_divide_gcm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_gcm                                ; work          ;
;             |sign_div_unsign_5nh:divider|                                                                                               ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_5nh                           ; work          ;
;                |alt_u_div_u9f:divider|                                                                                                  ; 703 (703)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u9f                                 ; work          ;
;       |lpm_divide:Mod3|                                                                                                                 ; 756 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                    ; work          ;
;          |lpm_divide_kcm:auto_generated|                                                                                                ; 756 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod3|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_kcm                                ; work          ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 756 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_9nh                           ; work          ;
;                |alt_u_div_6af:divider|                                                                                                  ; 756 (756)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|DecToTwo:inst20|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                                                             ; alt_u_div_6af                                 ; work          ;
;    |decoder:inst11|                                                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|decoder:inst11                                                                                                                                                                                                                                                                                                                                                              ; decoder                                       ; work          ;
;    |decoder:inst12|                                                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|decoder:inst12                                                                                                                                                                                                                                                                                                                                                              ; decoder                                       ; work          ;
;    |decoder:inst13|                                                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|decoder:inst13                                                                                                                                                                                                                                                                                                                                                              ; decoder                                       ; work          ;
;    |decoder:inst14|                                                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|decoder:inst14                                                                                                                                                                                                                                                                                                                                                              ; decoder                                       ; work          ;
;    |nios_segments:inst10|                                                                                                               ; 1375 (0)            ; 797 (0)                   ; 810240      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10                                                                                                                                                                                                                                                                                                                                                        ; nios_segments                                 ; nios_segments ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                       ; nios_segments ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                     ; nios_segments ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                     ; nios_segments ;
;       |nios_segments_cpu:cpu|                                                                                                           ; 982 (0)             ; 572 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu                                                                                                                                                                                                                                                                                                                                  ; nios_segments_cpu                             ; nios_segments ;
;          |nios_segments_cpu_cpu:cpu|                                                                                                    ; 982 (691)           ; 572 (305)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                        ; nios_segments_cpu_cpu                         ; nios_segments ;
;             |nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|                                                       ; 291 (37)            ; 267 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci                                                                                                                                                                                                                                    ; nios_segments_cpu_cpu_nios2_oci               ; nios_segments ;
;                |nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|                                ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper                                                                                                                                            ; nios_segments_cpu_cpu_debug_slave_wrapper     ; nios_segments ;
;                   |nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|                               ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk                                                      ; nios_segments_cpu_cpu_debug_slave_sysclk      ; nios_segments ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work          ;
;                   |nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|                                     ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck                                                            ; nios_segments_cpu_cpu_debug_slave_tck         ; nios_segments ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work          ;
;                   |sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy|                                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                        ; work          ;
;                |nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|                                      ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg                                                                                                                                                  ; nios_segments_cpu_cpu_nios2_avalon_reg        ; nios_segments ;
;                |nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break|                                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break                                                                                                                                                    ; nios_segments_cpu_cpu_nios2_oci_break         ; nios_segments ;
;                |nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|                                        ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug                                                                                                                                                    ; nios_segments_cpu_cpu_nios2_oci_debug         ; nios_segments ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                       ; work          ;
;                |nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|                                              ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem                                                                                                                                                          ; nios_segments_cpu_cpu_nios2_ocimem            ; nios_segments ;
;                   |nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram                                                                           ; nios_segments_cpu_cpu_ociram_sp_ram_module    ; nios_segments ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work          ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                               ; work          ;
;             |nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a                                                                                                                                                                                                                     ; nios_segments_cpu_cpu_register_bank_a_module  ; nios_segments ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                    ; work          ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                               ; work          ;
;             |nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b                                                                                                                                                                                                                     ; nios_segments_cpu_cpu_register_bank_b_module  ; nios_segments ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                    ; work          ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                               ; work          ;
;       |nios_segments_mm_interconnect_0:mm_interconnect_0|                                                                               ; 249 (0)             ; 143 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; nios_segments_mm_interconnect_0               ; nios_segments ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                         ; nios_segments ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                         ; nios_segments ;
;          |altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|                                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; nios_segments ;
;          |altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|                                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                         ; nios_segments ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                         ; nios_segments ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                    ; nios_segments ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                    ; nios_segments ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                           ; altera_merlin_master_translator               ; nios_segments ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                    ; altera_merlin_master_translator               ; nios_segments ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                     ; nios_segments ;
;          |altera_merlin_slave_agent:segm_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                     ; nios_segments ;
;          |altera_merlin_slave_agent:switch_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                     ; nios_segments ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                     ; nios_segments ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                ; nios_segments ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                ; nios_segments ;
;          |altera_merlin_slave_translator:segm_s1_translator|                                                                            ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; nios_segments ;
;          |altera_merlin_slave_translator:switch_s1_translator|                                                                          ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                ; nios_segments ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                ; nios_segments ;
;          |nios_segments_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; nios_segments_mm_interconnect_0_cmd_demux     ; nios_segments ;
;          |nios_segments_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; nios_segments_mm_interconnect_0_cmd_demux_001 ; nios_segments ;
;          |nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                          ; nios_segments_mm_interconnect_0_cmd_demux_001 ; nios_segments ;
;          |nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                          ; nios_segments_mm_interconnect_0_cmd_demux_001 ; nios_segments ;
;          |nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                      ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                              ; nios_segments_mm_interconnect_0_cmd_mux_001   ; nios_segments ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                      ; nios_segments ;
;          |nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                      ; 59 (55)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                              ; nios_segments_mm_interconnect_0_cmd_mux_001   ; nios_segments ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                      ; nios_segments ;
;          |nios_segments_mm_interconnect_0_router:router|                                                                                ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; nios_segments_mm_interconnect_0_router        ; nios_segments ;
;          |nios_segments_mm_interconnect_0_router_001:router_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; nios_segments_mm_interconnect_0_router_001    ; nios_segments ;
;          |nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; nios_segments_mm_interconnect_0_rsp_mux       ; nios_segments ;
;       |nios_segments_onchip_mem:onchip_mem|                                                                                             ; 69 (1)              ; 2 (0)                     ; 800000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                    ; nios_segments_onchip_mem                      ; nios_segments ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)              ; 2 (0)                     ; 800000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ; altsyncram                                    ; work          ;
;             |altsyncram_ebh1:auto_generated|                                                                                            ; 68 (0)              ; 2 (2)                     ; 800000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_ebh1                               ; work          ;
;                |decode_msa:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated|decode_msa:decode3                                                                                                                                                                                                                                        ; decode_msa                                    ; work          ;
;                |mux_job:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated|mux_job:mux2                                                                                                                                                                                                                                              ; mux_job                                       ; work          ;
;       |nios_segments_segm:segm|                                                                                                         ; 37 (37)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_segm:segm                                                                                                                                                                                                                                                                                                                                ; nios_segments_segm                            ; nios_segments ;
;       |nios_segments_switch:switch|                                                                                                     ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|nios_segments:inst10|nios_segments_switch:switch                                                                                                                                                                                                                                                                                                                            ; nios_segments_switch                          ; nios_segments ;
;    |sld_hub:auto_hub|                                                                                                                   ; 118 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                       ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 117 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                   ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 117 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                         ; alt_sld_fab                                   ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 117 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 116 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 116 (79)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                            ; sld_jtag_hub                                  ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                    ; sld_rom_sr                                    ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                  ; sld_shadow_jsm                                ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                         ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; nios_segments_onchip_mem.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File                                                          ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |NiosSegments_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                          ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10                                                                                                                                                                                                                                                ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu                                                                                                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu                                                                                                                                                                                                ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_irq_mapper:irq_mapper                                                                                                                                                                                                            ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                              ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                              ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                             ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                   ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                     ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                            ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                           ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router                                                                                                                                                ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001                                                                                                                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_002                                                                                                                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_003                                                                                                                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_004                                                                                                                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_005                                                                                                                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_006                                                                                                                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                  ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                              ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent                                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo                                                                                                                                                 ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator                                                                                                                                            ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                                                                    ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                               ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                          ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                     ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_onchip_mem:onchip_mem                                                                                                                                                                                                            ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_segm:segm                                                                                                                                                                                                                        ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_switch:switch                                                                                                                                                                                                                    ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A          ; |NiosSegments_top|nios_segments:inst10|nios_segments_sysid:sysid                                                                                                                                                                                                                      ; D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/nios_segments.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 19                                                                                                                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; decoder:inst14|decoder_out[6]                       ; decoder:inst14|Mux7 ; yes                    ;
; decoder:inst14|decoder_out[5]                       ; decoder:inst14|Mux7 ; yes                    ;
; decoder:inst14|decoder_out[4]                       ; decoder:inst14|Mux7 ; yes                    ;
; decoder:inst14|decoder_out[3]                       ; decoder:inst14|Mux7 ; yes                    ;
; decoder:inst14|decoder_out[2]                       ; decoder:inst14|Mux7 ; yes                    ;
; decoder:inst14|decoder_out[1]                       ; decoder:inst14|Mux7 ; yes                    ;
; decoder:inst14|decoder_out[0]                       ; decoder:inst14|Mux7 ; yes                    ;
; decoder:inst13|decoder_out[6]                       ; decoder:inst13|Mux7 ; yes                    ;
; decoder:inst13|decoder_out[5]                       ; decoder:inst13|Mux7 ; yes                    ;
; decoder:inst13|decoder_out[4]                       ; decoder:inst13|Mux7 ; yes                    ;
; decoder:inst13|decoder_out[3]                       ; decoder:inst13|Mux7 ; yes                    ;
; decoder:inst13|decoder_out[2]                       ; decoder:inst13|Mux7 ; yes                    ;
; decoder:inst13|decoder_out[1]                       ; decoder:inst13|Mux7 ; yes                    ;
; decoder:inst13|decoder_out[0]                       ; decoder:inst13|Mux7 ; yes                    ;
; decoder:inst12|decoder_out[6]                       ; decoder:inst12|Mux7 ; yes                    ;
; decoder:inst12|decoder_out[5]                       ; decoder:inst12|Mux7 ; yes                    ;
; decoder:inst12|decoder_out[4]                       ; decoder:inst12|Mux7 ; yes                    ;
; decoder:inst12|decoder_out[3]                       ; decoder:inst12|Mux7 ; yes                    ;
; decoder:inst12|decoder_out[2]                       ; decoder:inst12|Mux7 ; yes                    ;
; decoder:inst12|decoder_out[1]                       ; decoder:inst12|Mux7 ; yes                    ;
; decoder:inst12|decoder_out[0]                       ; decoder:inst12|Mux7 ; yes                    ;
; decoder:inst11|decoder_out[6]                       ; decoder:inst11|Mux7 ; yes                    ;
; decoder:inst11|decoder_out[5]                       ; decoder:inst11|Mux7 ; yes                    ;
; decoder:inst11|decoder_out[4]                       ; decoder:inst11|Mux7 ; yes                    ;
; decoder:inst11|decoder_out[3]                       ; decoder:inst11|Mux7 ; yes                    ;
; decoder:inst11|decoder_out[2]                       ; decoder:inst11|Mux7 ; yes                    ;
; decoder:inst11|decoder_out[1]                       ; decoder:inst11|Mux7 ; yes                    ;
; decoder:inst11|decoder_out[0]                       ; decoder:inst11|Mux7 ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,10..13,15..17,20,22,23,27]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_im:the_nios_segments_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_im:the_nios_segments_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_xbrk:the_nios_segments_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                   ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                              ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                              ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                            ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                            ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                            ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                            ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[19,28]                                                                                                                                                                 ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,2..9,14,21,24..26]                                                                                                                                                   ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                             ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                        ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                        ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                              ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                              ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                              ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                  ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                            ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                            ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                            ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                                                                                                    ; Merged with nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[18]                                                                                                                                                                    ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break|trigger_state                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break|trigbrktype                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize.001 ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 328                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                            ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                          ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                           ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break|trigbrktype                                                                                        ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break|trigger_state                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                          ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                            ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                              ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                            ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                              ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                            ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                              ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                          ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                            ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                          ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                            ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                          ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                            ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                ; Lost Fanouts              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                  ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                          ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                            ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                      ; Stuck at GND              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                             ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 874   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 154   ;
; Number of registers using Asynchronous Clear ; 541   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 321   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                        ; 16      ;
; nios_segments:inst10|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                 ; 1       ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                             ; 37      ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                     ; 4       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                              ; 1       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                              ; 4       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                 ; 2       ;
; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                   ; 2       ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                 ; 2       ;
; nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                 ; 2       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; 1       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                 ; 1       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; 1       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 1       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator|wait_latency_counter[0]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_alu_result[26]                                                                                                                                                                                                                                   ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|MonDReg[4]                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break|break_readreg[16]                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|sr[32] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|MonAReg[5]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|E_logic_result[3]                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NiosSegments_top|nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|W_rf_wr_data[16]                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NiosSegments_top|nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]          ;
+-------------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                  ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_onchip_mem:onchip_mem ;
+----------------+------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                  ;
+----------------+------------------------------+-------------------------------------------------------+
; INIT_FILE      ; nios_segments_onchip_mem.hex ; String                                                ;
+----------------+------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                        ;
+------------------------------------+------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                     ;
; WIDTH_A                            ; 32                           ; Signed Integer                                              ;
; WIDTHAD_A                          ; 15                           ; Signed Integer                                              ;
; NUMWORDS_A                         ; 25000                        ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                     ;
; WIDTH_B                            ; 1                            ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                     ;
; INIT_FILE                          ; nios_segments_onchip_mem.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 25000                        ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ebh1              ; Untyped                                                     ;
+------------------------------------+------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router|nios_segments_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001|nios_segments_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_002|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_003|nios_segments_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_004|nios_segments_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_005|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_006|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 14             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecToTwo:inst20|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 25000                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                             ;
+----------------+-------+----------+-----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                        ;
+----------------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_003|nios_segments_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_002|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001|nios_segments_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router|nios_segments_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_pib:the_nios_segments_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_fifo:the_nios_segments_cpu_cpu_nios2_oci_fifo|nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dtrace:the_nios_segments_cpu_cpu_nios2_oci_dtrace|nios_segments_cpu_cpu_nios2_oci_td_mode:nios_segments_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_itrace:the_nios_segments_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_xbrk:the_nios_segments_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_test_bench:the_nios_segments_cpu_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_segments:inst10|nios_segments_cpu:cpu" ;
+---------------------+--------+----------+------------------------------+
; Port                ; Type   ; Severity ; Details                      ;
+---------------------+--------+----------+------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected       ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected       ;
+---------------------+--------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 93                          ;
; cycloneiii_ff         ; 797                         ;
;     CLR               ; 278                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 70                          ;
;     ENA               ; 141                         ;
;     ENA CLR           ; 113                         ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 10                          ;
;     SLD               ; 10                          ;
;     plain             ; 119                         ;
; cycloneiii_lcell_comb ; 4073                        ;
;     arith             ; 799                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 745                         ;
;     normal            ; 3274                        ;
;         0 data inputs ; 112                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 1284                        ;
;         3 data inputs ; 509                         ;
;         4 data inputs ; 1358                        ;
; cycloneiii_ram_block  ; 224                         ;
;                       ;                             ;
; Max LUT depth         ; 78.00                       ;
; Average LUT depth     ; 43.86                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Nov 01 12:58:50 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NiosSegments -c NiosSegments
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12248): Elaborating Platform Designer system entity "nios_segments.qsys"
Info (12250): 2024.11.01.13:59:03 Progress: Loading NiosLoadNewProjectSegments/nios_segments.qsys
Info (12250): 2024.11.01.13:59:05 Progress: Reading input file
Info (12250): 2024.11.01.13:59:05 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2024.11.01.13:59:05 Progress: Parameterizing module clk_0
Info (12250): 2024.11.01.13:59:05 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2024.11.01.13:59:05 Progress: Parameterizing module cpu
Info (12250): 2024.11.01.13:59:06 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Info (12250): 2024.11.01.13:59:06 Progress: Parameterizing module onchip_mem
Info (12250): 2024.11.01.13:59:06 Progress: Adding segm [altera_avalon_pio 18.1]
Info (12250): 2024.11.01.13:59:06 Progress: Parameterizing module segm
Info (12250): 2024.11.01.13:59:06 Progress: Adding switch [altera_avalon_pio 18.1]
Info (12250): 2024.11.01.13:59:06 Progress: Parameterizing module switch
Info (12250): 2024.11.01.13:59:06 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2024.11.01.13:59:06 Progress: Parameterizing module sysid
Info (12250): 2024.11.01.13:59:06 Progress: Building connections
Info (12250): 2024.11.01.13:59:06 Progress: Parameterizing connections
Info (12250): 2024.11.01.13:59:06 Progress: Validating
Info (12250): 2024.11.01.13:59:07 Progress: Done reading input file
Info (12250): Nios_segments.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios_segments.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nios_segments.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Nios_segments: Generating nios_segments "nios_segments" for QUARTUS_SYNTH
Info (12250): Cpu: "nios_segments" instantiated altera_nios2_gen2 "cpu"
Info (12250): Onchip_mem: Starting RTL generation for module 'nios_segments_onchip_mem'
Info (12250): Onchip_mem:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_segments_onchip_mem --dir=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0002_onchip_mem_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0002_onchip_mem_gen//nios_segments_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_mem: Done RTL generation for module 'nios_segments_onchip_mem'
Info (12250): Onchip_mem: "nios_segments" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info (12250): Segm: Starting RTL generation for module 'nios_segments_segm'
Info (12250): Segm:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_segments_segm --dir=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0003_segm_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0003_segm_gen//nios_segments_segm_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Segm: Done RTL generation for module 'nios_segments_segm'
Info (12250): Segm: "nios_segments" instantiated altera_avalon_pio "segm"
Info (12250): Switch: Starting RTL generation for module 'nios_segments_switch'
Info (12250): Switch:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_segments_switch --dir=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0004_switch_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0004_switch_gen//nios_segments_switch_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Switch: Done RTL generation for module 'nios_segments_switch'
Info (12250): Switch: "nios_segments" instantiated altera_avalon_pio "switch"
Info (12250): Sysid: "nios_segments" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "nios_segments" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "nios_segments" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "nios_segments" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'nios_segments_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_segments_cpu_cpu --dir=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0008_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/PC/AppData/Local/Temp/alt0028_641112991202336722.dir/0008_cpu_gen//nios_segments_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2024.11.01 12:59:39 (*) Starting Nios II generation
Info (12250): Cpu: # 2024.11.01 12:59:39 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2024.11.01 12:59:40 (*)   Plaintext license not found.
Info (12250): Cpu: # 2024.11.01 12:59:40 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2024.11.01 12:59:40 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2024.11.01 12:59:40 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2024.11.01 12:59:41 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2024.11.01 12:59:41 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2024.11.01 12:59:42 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'nios_segments_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Sysid_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_control_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Sysid_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_control_slave_agent"
Info (12250): Sysid_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_control_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Nios_segments: Done "nios_segments" with 28 modules, 41 files
Info (12249): Finished elaborating Platform Designer system entity "nios_segments.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file niossegments_top.bdf
    Info (12023): Found entity 1: NiosSegments_top
Warning (12019): Can't analyze file -- file output_files/ecoder.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file output_files/decoder.v
    Info (12023): Found entity 1: decoder File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 4
Warning (12019): Can't analyze file -- file output_files/32To8SegDivider.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file output_files/divider.v
    Info (12023): Found entity 1: divider File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/divider.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file output_files/uniter.v
    Info (12023): Found entity 1: uniter File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/uniter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/dectotwo.v
    Info (12023): Found entity 1: DecToTwo File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/nios_segments.v
    Info (12023): Found entity 1: nios_segments File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_cpu.v
    Info (12023): Found entity 1: nios_segments_cpu File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v
    Info (12023): Found entity 1: nios_segments_cpu_cpu_register_bank_a_module File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: nios_segments_cpu_cpu_register_bank_b_module File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: nios_segments_cpu_cpu_nios2_oci_debug File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: nios_segments_cpu_cpu_nios2_oci_break File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: nios_segments_cpu_cpu_nios2_oci_xbrk File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: nios_segments_cpu_cpu_nios2_oci_dbrk File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: nios_segments_cpu_cpu_nios2_oci_itrace File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: nios_segments_cpu_cpu_nios2_oci_td_mode File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: nios_segments_cpu_cpu_nios2_oci_dtrace File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: nios_segments_cpu_cpu_nios2_oci_compute_input_tm_cnt File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: nios_segments_cpu_cpu_nios2_oci_fifo_cnt_inc File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: nios_segments_cpu_cpu_nios2_oci_fifo File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: nios_segments_cpu_cpu_nios2_oci_pib File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: nios_segments_cpu_cpu_nios2_oci_im File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: nios_segments_cpu_cpu_nios2_performance_monitors File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: nios_segments_cpu_cpu_nios2_avalon_reg File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: nios_segments_cpu_cpu_ociram_sp_ram_module File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: nios_segments_cpu_cpu_nios2_ocimem File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: nios_segments_cpu_cpu_nios2_oci File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: nios_segments_cpu_cpu File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_segments_cpu_cpu_debug_slave_sysclk File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_segments_cpu_cpu_debug_slave_tck File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_segments_cpu_cpu_debug_slave_wrapper File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: nios_segments_cpu_cpu_test_bench File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_irq_mapper.sv
    Info (12023): Found entity 1: nios_segments_irq_mapper File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_avalon_st_adapter File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_cmd_demux File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_cmd_demux_001 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_cmd_mux File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_cmd_mux_001 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_router_default_decode File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_segments_mm_interconnect_0_router File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios_segments_mm_interconnect_0_router_001 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_router_002_default_decode File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_segments_mm_interconnect_0_router_002 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_router_003_default_decode File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: nios_segments_mm_interconnect_0_router_003 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_rsp_demux File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_rsp_mux File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_segments_mm_interconnect_0_rsp_mux_001 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_onchip_mem.v
    Info (12023): Found entity 1: nios_segments_onchip_mem File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_segm.v
    Info (12023): Found entity 1: nios_segments_segm File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_switch.v
    Info (12023): Found entity 1: nios_segments_switch File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_switch.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_segments/submodules/nios_segments_sysid.v
    Info (12023): Found entity 1: nios_segments_sysid File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_sysid.v Line: 34
Info (12127): Elaborating entity "NiosSegments_top" for the top level hierarchy
Info (12128): Elaborating entity "uniter" for hierarchy "uniter:inst15"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:inst11"
Warning (10270): Verilog HDL Case Statement warning at decoder.v(11): incomplete case statement has no default case item File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at decoder.v(11): inferring latch(es) for variable "decoder_out", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[0]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[1]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[2]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[3]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[4]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[5]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[6]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (10041): Inferred latch for "decoder_out[7]" at decoder.v(11) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
Info (12128): Elaborating entity "divider" for hierarchy "divider:inst"
Info (12128): Elaborating entity "DecToTwo" for hierarchy "DecToTwo:inst20"
Warning (10230): Verilog HDL assignment warning at DecToTwo.v(16): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 16
Warning (10230): Verilog HDL assignment warning at DecToTwo.v(17): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 17
Warning (10230): Verilog HDL assignment warning at DecToTwo.v(18): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 18
Warning (10230): Verilog HDL assignment warning at DecToTwo.v(19): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 19
Warning (10030): Net "outTemp[31..16]" at DecToTwo.v(14) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 14
Info (12128): Elaborating entity "nios_segments" for hierarchy "nios_segments:inst10"
Info (12128): Elaborating entity "nios_segments_cpu" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 80
Info (12128): Elaborating entity "nios_segments_cpu_cpu" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu.v Line: 65
Info (12128): Elaborating entity "nios_segments_cpu_cpu_test_bench" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_test_bench:the_nios_segments_cpu_cpu_test_bench" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "nios_segments_cpu_cpu_register_bank_a_module" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_a_module:nios_segments_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nios_segments_cpu_cpu_register_bank_b_module" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_register_bank_b_module:nios_segments_cpu_cpu_register_bank_b" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_debug" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_debug:the_nios_segments_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_break" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_break:the_nios_segments_cpu_cpu_nios2_oci_break" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_xbrk" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_xbrk:the_nios_segments_cpu_cpu_nios2_oci_xbrk" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_dbrk" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dbrk:the_nios_segments_cpu_cpu_nios2_oci_dbrk" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_itrace" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_itrace:the_nios_segments_cpu_cpu_nios2_oci_itrace" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_dtrace" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dtrace:the_nios_segments_cpu_cpu_nios2_oci_dtrace" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_td_mode" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_dtrace:the_nios_segments_cpu_cpu_nios2_oci_dtrace|nios_segments_cpu_cpu_nios2_oci_td_mode:nios_segments_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_fifo" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_fifo:the_nios_segments_cpu_cpu_nios2_oci_fifo" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_fifo:the_nios_segments_cpu_cpu_nios2_oci_fifo|nios_segments_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_segments_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_fifo:the_nios_segments_cpu_cpu_nios2_oci_fifo|nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_segments_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_fifo:the_nios_segments_cpu_cpu_nios2_oci_fifo|nios_segments_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_segments_cpu_cpu_nios2_oci_fifo_cnt_inc" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_pib" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_pib:the_nios_segments_cpu_cpu_nios2_oci_pib" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_oci_im" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_oci_im:the_nios_segments_cpu_cpu_nios2_oci_im" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_avalon_reg" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_avalon_reg:the_nios_segments_cpu_cpu_nios2_avalon_reg" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "nios_segments_cpu_cpu_nios2_ocimem" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "nios_segments_cpu_cpu_ociram_sp_ram_module" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_nios2_ocimem:the_nios_segments_cpu_cpu_nios2_ocimem|nios_segments_cpu_cpu_ociram_sp_ram_module:nios_segments_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nios_segments_cpu_cpu_debug_slave_wrapper" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "nios_segments_cpu_cpu_debug_slave_tck" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_tck:the_nios_segments_cpu_cpu_debug_slave_tck" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "nios_segments_cpu_cpu_debug_slave_sysclk" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|nios_segments_cpu_cpu_debug_slave_sysclk:the_nios_segments_cpu_cpu_debug_slave_sysclk" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios_segments:inst10|nios_segments_cpu:cpu|nios_segments_cpu_cpu:cpu|nios_segments_cpu_cpu_nios2_oci:the_nios_segments_cpu_cpu_nios2_oci|nios_segments_cpu_cpu_debug_slave_wrapper:the_nios_segments_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_segments_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "nios_segments_onchip_mem" for hierarchy "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.v Line: 69
Info (12130): Elaborated megafunction instantiation "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.v Line: 69
Info (12133): Instantiated megafunction "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_onchip_mem.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios_segments_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ebh1.tdf
    Info (12023): Found entity 1: altsyncram_ebh1 File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_ebh1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ebh1" for hierarchy "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/decode_msa.tdf Line: 22
Info (12128): Elaborating entity "decode_msa" for hierarchy "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated|decode_msa:decode3" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_ebh1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/mux_job.tdf Line: 22
Info (12128): Elaborating entity "mux_job" for hierarchy "nios_segments:inst10|nios_segments_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ebh1:auto_generated|mux_job:mux2" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/altsyncram_ebh1.tdf Line: 44
Info (12128): Elaborating entity "nios_segments_segm" for hierarchy "nios_segments:inst10|nios_segments_segm:segm" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 105
Info (12128): Elaborating entity "nios_segments_switch" for hierarchy "nios_segments:inst10|nios_segments_switch:switch" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 113
Info (12128): Elaborating entity "nios_segments_sysid" for hierarchy "nios_segments:inst10|nios_segments_sysid:sysid" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 120
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 161
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 474
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 534
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 598
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 662
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 726
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 790
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 935
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1016
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1100
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1141
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1657
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router_default_decode" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router:router|nios_segments_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router_001" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1673
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router_001_default_decode" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_001:router_001|nios_segments_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router_002" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_002" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1689
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router_002_default_decode" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_002:router_002|nios_segments_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router_003" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_003" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1705
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_router_003_default_decode" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_router_003:router_003|nios_segments_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_cmd_demux" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1794
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_cmd_demux_001" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1817
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_cmd_mux" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1834
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_cmd_mux_001" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1857
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_rsp_demux" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 1931
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_rsp_mux" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 2052
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_rsp_mux_001" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 2075
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_avalon_st_adapter" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0.v Line: 2104
Info (12128): Elaborating entity "nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nios_segments:inst10|nios_segments_mm_interconnect_0:mm_interconnect_0|nios_segments_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_segments_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "nios_segments_irq_mapper" for hierarchy "nios_segments:inst10|nios_segments_irq_mapper:irq_mapper" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 167
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios_segments:inst10|altera_reset_controller:rst_controller" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/nios_segments.v Line: 230
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_segments:inst10|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.01.13:59:53 Progress: Loading slde58b47ee/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde58b47ee/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/slde58b47ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecToTwo:inst20|Mod3" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecToTwo:inst20|Div2" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecToTwo:inst20|Mod2" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecToTwo:inst20|Div1" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecToTwo:inst20|Mod1" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecToTwo:inst20|Div0" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecToTwo:inst20|Mod0" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 16
Info (12130): Elaborated megafunction instantiation "DecToTwo:inst20|lpm_divide:Mod3" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 19
Info (12133): Instantiated megafunction "DecToTwo:inst20|lpm_divide:Mod3" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_kcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "DecToTwo:inst20|lpm_divide:Div2" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 19
Info (12133): Instantiated megafunction "DecToTwo:inst20|lpm_divide:Div2" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_dkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v9f.tdf
    Info (12023): Found entity 1: alt_u_div_v9f File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "DecToTwo:inst20|lpm_divide:Mod2" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 18
Info (12133): Instantiated megafunction "DecToTwo:inst20|lpm_divide:Mod2" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_gcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_u9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "DecToTwo:inst20|lpm_divide:Div1" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 18
Info (12133): Instantiated megafunction "DecToTwo:inst20|lpm_divide:Div1" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_vim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "DecToTwo:inst20|lpm_divide:Mod1" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 17
Info (12133): Instantiated megafunction "DecToTwo:inst20|lpm_divide:Mod1" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_6bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "DecToTwo:inst20|lpm_divide:Div0" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 17
Info (12133): Instantiated megafunction "DecToTwo:inst20|lpm_divide:Div0" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_ihm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "DecToTwo:inst20|lpm_divide:Mod0" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 16
Info (12133): Instantiated megafunction "DecToTwo:inst20|lpm_divide:Mod0" with the following parameter: File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/DecToTwo.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/lpm_divide_3bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_47f.tdf Line: 26
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch decoder:inst14|decoder_out[6] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider|add_sub_12_result_int[11]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 46
Warning (13012): Latch decoder:inst14|decoder_out[5] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider|add_sub_12_result_int[11]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 46
Warning (13012): Latch decoder:inst14|decoder_out[4] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider|add_sub_12_result_int[11]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 46
Warning (13012): Latch decoder:inst14|decoder_out[3] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider|add_sub_12_result_int[11]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 46
Warning (13012): Latch decoder:inst14|decoder_out[2] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider|add_sub_12_result_int[11]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 46
Warning (13012): Latch decoder:inst14|decoder_out[1] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider|add_sub_11_result_int[11]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 41
Warning (13012): Latch decoder:inst14|decoder_out[0] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider|add_sub_12_result_int[11]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_v9f.tdf Line: 46
Warning (13012): Latch decoder:inst13|decoder_out[6] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 66
Warning (13012): Latch decoder:inst13|decoder_out[5] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 66
Warning (13012): Latch decoder:inst13|decoder_out[4] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 66
Warning (13012): Latch decoder:inst13|decoder_out[3] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 66
Warning (13012): Latch decoder:inst13|decoder_out[2] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 66
Warning (13012): Latch decoder:inst13|decoder_out[1] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_7_result_int[8]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 61
Warning (13012): Latch decoder:inst13|decoder_out[0] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_27f.tdf Line: 66
Warning (13012): Latch decoder:inst12|decoder_out[6] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 51
Warning (13012): Latch decoder:inst12|decoder_out[5] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 51
Warning (13012): Latch decoder:inst12|decoder_out[4] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 51
Warning (13012): Latch decoder:inst12|decoder_out[3] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 51
Warning (13012): Latch decoder:inst12|decoder_out[2] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 51
Warning (13012): Latch decoder:inst12|decoder_out[1] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 46
Warning (13012): Latch decoder:inst12|decoder_out[0] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecToTwo:inst20|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_84f.tdf Line: 51
Warning (13012): Latch decoder:inst11|decoder_out[6] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_segments:inst10|nios_segments_segm:segm|data_out[1] File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 58
Warning (13012): Latch decoder:inst11|decoder_out[5] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_segments:inst10|nios_segments_segm:segm|data_out[1] File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 58
Warning (13012): Latch decoder:inst11|decoder_out[4] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_segments:inst10|nios_segments_segm:segm|data_out[1] File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 58
Warning (13012): Latch decoder:inst11|decoder_out[3] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_segments:inst10|nios_segments_segm:segm|data_out[1] File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 58
Warning (13012): Latch decoder:inst11|decoder_out[2] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_segments:inst10|nios_segments_segm:segm|data_out[1] File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 58
Warning (13012): Latch decoder:inst11|decoder_out[1] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_segments:inst10|nios_segments_segm:segm|data_out[1] File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 58
Warning (13012): Latch decoder:inst11|decoder_out[0] has unsafe behavior File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/decoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_segments:inst10|nios_segments_segm:segm|data_out[1] File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/nios_segments_segm.v Line: 58
Info (13000): Registers with preset signals will power-up high File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/ip/nios_segments/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "segm[31]" is stuck at VCC
    Warning (13410): Pin "segm[23]" is stuck at VCC
    Warning (13410): Pin "segm[15]" is stuck at VCC
    Warning (13410): Pin "segm[7]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "DecToTwo:inst20|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_22_result_int[1]~26" File: D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/db/alt_u_div_6af.tdf Line: 101
Info (144001): Generated suppressed messages file D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/NiosSegments.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4716 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 4421 logic cells
    Info (21064): Implemented 224 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4950 megabytes
    Info: Processing ended: Fri Nov 01 13:00:15 2024
    Info: Elapsed time: 00:01:25
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA/18.1/Projects/NiosLoadNewProjectSegments/output_files/NiosSegments.map.smsg.


