module TopModule (
  input clk,
  input d,
  input ar,
  output logic q
);

  // Module body - leave empty or add minimal placeholder
  // For example:
  // always_ff @(posedge clk) begin
  //   q <= d; 
  // end

endmodule