# VLSI-DESIGN-Roadmap
A roadmap for learning VLSI design using verilog and HDL


VLSI-Roadmap
│
├── README.md
├── 0-Introduction/
│   └── overview.md
├── 1-Fundamentals/
│   ├── 1.1-Basic-Logic-Gates.md
│   └── 1.2-Logic-Families.md
├── 2-Beginner/
│   ├── 2.1-Digital-Electronics.md
│   ├── 2.2-Getting-Started-With-Verilog.md
│   ├── 2.3-Book-Recommendations.md
│   └── 2.4-Resources-for-Practice.md
├── 3-Intermediate/
│   ├── 3.1-Sequential-Circuits-in-Verilog.md
│   ├── 3.2-Advanced-Digital-Design.md
│   ├── 3.3-Book-Recommendations.md
│   └── 3.4-Resources-for-Practice.md
├── 4-Advanced/
│   ├── 4.1-Design-and-Verification.md
│   ├── 4.2-Synthesis-and-Optimization.md
│   ├── 4.3-Physical-Design-Basics.md
│   └── 4.4-Resources.md
└── Additional-Resources.md
