Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov  7 13:02:25 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file practico_stop_watch_timing_summary_routed.rpt -pb practico_stop_watch_timing_summary_routed.pb -rpx practico_stop_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : practico_stop_watch
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  116         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (260)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 116 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (260)
--------------------------------------------------
 There are 260 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  268          inf        0.000                      0                  268           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.928ns  (logic 4.545ns (38.101%)  route 7.384ns (61.899%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=17, routed)          2.134     2.652    state[1]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.776 r  AN_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.070     3.846    AN_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.848     4.818    AN_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.942 r  AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.674     5.616    AN_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.740 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.657     8.398    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    11.928 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.928    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.789ns  (logic 4.626ns (39.242%)  route 7.163ns (60.758%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=17, routed)          2.134     2.652    state[1]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.776 f  AN_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.043     3.819    AN_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  AN_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.842     4.785    AN_OBUF[6]_inst_i_12_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  AN_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.284     6.193    AN_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.317 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.177    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612    11.789 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.789    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.786ns  (logic 4.540ns (38.518%)  route 7.246ns (61.482%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=17, routed)          2.134     2.652    state[1]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.776 r  AN_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.070     3.846    AN_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.848     4.818    AN_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.942 f  AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     5.621    AN_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.745 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.515     8.260    AN_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.526    11.786 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.786    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.650ns  (logic 4.634ns (39.777%)  route 7.016ns (60.223%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=17, routed)          2.134     2.652    state[1]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.776 f  AN_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.043     3.819    AN_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.943 r  AN_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.842     4.785    AN_OBUF[6]_inst_i_12_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124     4.909 f  AN_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.283     6.192    AN_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.316 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713     8.030    AN_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.620    11.650 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.650    AN[4]
    T11                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.419ns  (logic 4.654ns (40.759%)  route 6.765ns (59.241%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=17, routed)          2.134     2.652    state[1]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.776 r  AN_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.070     3.846    AN_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.848     4.818    AN_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.942 r  AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.847     5.789    AN_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.913 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865     7.779    AN_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    11.419 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.419    AN[5]
    Y14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.413ns  (logic 4.652ns (40.756%)  route 6.762ns (59.244%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=17, routed)          2.134     2.652    state[1]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.776 r  AN_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.070     3.846    AN_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.848     4.818    AN_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.942 f  AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.852     5.794    AN_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.918 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.857     7.776    AN_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.638    11.413 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.413    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.152ns  (logic 4.601ns (41.260%)  route 6.551ns (58.740%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=17, routed)          2.134     2.652    state[1]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.776 r  AN_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.070     3.846    AN_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.970 r  AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.848     4.818    AN_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.942 r  AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     5.773    AN_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.565    AN_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587    11.152 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.152    AN[0]
    V12                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 4.050ns (66.936%)  route 2.001ns (33.064%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  tick_reg/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tick_reg/Q
                         net (fo=8, routed)           2.001     2.457    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     6.051 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.051    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_lap
                            (input port)
  Destination:            cnt_2s_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 1.599ns (29.065%)  route 3.903ns (70.935%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  clear_lap (IN)
                         net (fo=0)                   0.000     0.000    clear_lap
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  clear_lap_IBUF_inst/O
                         net (fo=4, routed)           3.088     4.563    clear_lap_IBUF
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.687 r  cnt_2s[0]_i_1/O
                         net (fo=28, routed)          0.814     5.502    cnt_2s[0]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  cnt_2s_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_lap
                            (input port)
  Destination:            cnt_2s_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 1.599ns (29.065%)  route 3.903ns (70.935%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  clear_lap (IN)
                         net (fo=0)                   0.000     0.000    clear_lap
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  clear_lap_IBUF_inst/O
                         net (fo=4, routed)           3.088     4.563    clear_lap_IBUF
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.687 r  cnt_2s[0]_i_1/O
                         net (fo=28, routed)          0.814     5.502    cnt_2s[0]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  cnt_2s_reg[17]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clear_lap_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lap_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  clear_lap_prev_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clear_lap_prev_reg/Q
                         net (fo=1, routed)           0.054     0.182    clear_lap_prev
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.099     0.281 r  lap_i_1/O
                         net (fo=1, routed)           0.000     0.281    lap_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  lap_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAVE_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.296%)  route 0.151ns (51.704%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  sec1_reg[7]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec1_reg[7]/Q
                         net (fo=6, routed)           0.151     0.292    sec1_reg_n_0_[7]
    SLICE_X38Y41         FDRE                                         r  SAVE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAVE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.776%)  route 0.154ns (52.224%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  sec1_reg[6]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec1_reg[6]/Q
                         net (fo=5, routed)           0.154     0.295    sec1_reg_n_0_[6]
    SLICE_X38Y41         FDRE                                         r  SAVE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  RST_reg/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  RST_reg/Q
                         net (fo=3, routed)           0.105     0.269    RST_reg_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    state[0]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAVE_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.164ns (51.873%)  route 0.152ns (48.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE                         0.000     0.000 r  sec1_reg[4]/C
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sec1_reg[4]/Q
                         net (fo=7, routed)           0.152     0.316    sec1_reg_n_0_[4]
    SLICE_X38Y41         FDRE                                         r  SAVE_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAVE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.148ns (46.494%)  route 0.170ns (53.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE                         0.000     0.000 r  SAVE_reg[4]/C
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  SAVE_reg[4]/Q
                         net (fo=2, routed)           0.170     0.318    SAVE[4]
    SLICE_X43Y41         FDRE                                         r  sec2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAVE_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.148ns (45.792%)  route 0.175ns (54.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE                         0.000     0.000 r  SAVE_reg[6]/C
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  SAVE_reg[6]/Q
                         net (fo=2, routed)           0.175     0.323    SAVE[6]
    SLICE_X43Y41         FDRE                                         r  sec2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAVE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.991%)  route 0.171ns (51.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE                         0.000     0.000 r  SAVE_reg[1]/C
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SAVE_reg[1]/Q
                         net (fo=2, routed)           0.171     0.335    SAVE[1]
    SLICE_X42Y41         FDRE                                         r  sec2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAVE_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.991%)  route 0.171ns (51.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE                         0.000     0.000 r  SAVE_reg[3]/C
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SAVE_reg[3]/Q
                         net (fo=2, routed)           0.171     0.335    SAVE[3]
    SLICE_X42Y41         FDRE                                         r  sec2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.612%)  route 0.155ns (45.388%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  sec1_reg[1]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec1_reg[1]/Q
                         net (fo=8, routed)           0.155     0.296    sec1_reg_n_0_[1]
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  sec1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.341    sec1[4]
    SLICE_X38Y40         FDRE                                         r  sec1_reg[4]/D
  -------------------------------------------------------------------    -------------------





