<<<<<<< Updated upstream
<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/PipelinedOtter/pipelined_otter.srcs/sources_1/new/FWD_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/RF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/mux_2bit_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2bit_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray/CalPoly/2023/CPE333/Lab2/tb/OTTER_tb.sv" into library xil_defaultlib
=======
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/PipelinedOtter/pipelined_otter.srcs/sources_1/new/FWD_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/PipelinedOtter/pipelined_otter.srcs/sources_1/new/HZD_DET.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HZD_DET
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/RF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/mux_2bit_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2bit_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/src/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Cal Poly/2023-2024/Spring/CPE333/Lab2/tb/OTTER_tb.sv" into library xil_defaultlib
>>>>>>> ab5ba988deae8f179456a57f52293199af0a5352
INFO: [VRFC 10-311] analyzing module OTTER_tb
=======
>>>>>>> Stashed changes
