{"vcs1":{"timestamp_begin":1750489051.754855365, "rt":1.02, "ut":0.46, "st":0.09}}
{"vcselab":{"timestamp_begin":1750489052.862423650, "rt":0.75, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1750489053.683603375, "rt":0.19, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750489051.376913648}
{"VCS_COMP_START_TIME": 1750489051.376913648}
{"VCS_COMP_END_TIME": 1750489056.595942866}
{"VCS_USER_OPTIONS": "-R -sverilog tb_top.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2567468}}
{"stitch_vcselab": {"peak_mem": 2567533}}
