INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/d_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sim_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sim_1/new/tb_factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_factorial
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sim_1/new/tb_factorial.v:78]
