Allegro Design Entry HDL 16.3-p003 (v16-3-85B) 10/27/2009


mpsdeclare
mpsdeclare
mpsdeclare
mpsdeclare
mpsdeclare
mpsdeclare
set ORTHOG_wire
set
set move_ORTHOG
set
set autoroute ON
set
set autoheavy ON
set
set attributes_dir "G:\Cadence\SPB_16.3/tools/fet/concept/attributes"
set
set dots_FILLED
set
set autodot ON
set
set logic_dot_radius 13
set
set body_dot_radius 13
set
set tap_body CTAP
set
set size 1.000
set
set LEFT
set
set capslock_ON
set
set inline_textedit ON
set
set user_editor "notepad"
set
set prop_display VALUE
set
set pinprop_vis OFF
set
set pin_size 0.805
set
set rotate ON
set
set autopath ON
set
set sticky_OFF
set
set rmb OFF
set
set autopan OFF
set
set image_color_wire default
set
set image_color_dot default
set
set image_color_body default
set
set image_color_arc default
set
set image_color_prop default
set
set image_color_occprop default
set
set image_color_note default
set
set image_background_color black
set
set color_wire yellow
set
set color_dot white
set
set color_body green
set
set color_arc yellow
set
set color_prop default
set
set occ_color default
set
set color_note default
set
set background_color black
set
set highlight_color "default"
set
set DECIMAL
set
set default_grid OFF
set
set default_grid DOTS
set
set default_body_grid OFF
set
set default_body_grid DOTS
set
set default_doc_grid OFF
set
set default_doc_grid DOTS
set
set check_on_write ON
set
set check_missing_pins ON
set
set check_shorted_pin ON
set
set check_unconn_wires ON
set
set check_voltage_on_hdl OFF
set
set check_parts_at_same_loc ON
set
set check_arcs_at_same_loc ON
set
set check_hidden_wires ON
set
set check_pins_at_origin ON
set
set check_pin_near_wire_endpt ON
set
set check_pin_wire_dist_thresh "DEFAULT"
set
set check_two_wires_at_pins ON
set
set check_signames ON
set
set check_signame_in_body ON
set
set check_body_place_holders ON
set
set check_prop_place_holders ON
set
set check_pack_sec_type_props ON
set
set check_nonsyncprops ON
set
set confirm_write OFF
set
set ascii
set
set delete_ascii OFF
set
set binary
set
set delete_binary OFF
set
set nodependency
set
set hdl_direct on
set
set click_to_type ON
set
set save_workspace ON
set
set addform ON
set
set editform ON
set
set libform ON
set
set catpath 
set
Unknown project directive : FATAL_MESSAGES
Unknown project directive : ERROR_MESSAGES
Unknown project directive : INFORMATIONAL_MESSAGES
Unknown project directive : WARNING_MESSAGES
set wplot_thin_width 1
set
set wplot_thick_width 10
set
set wplot_scale 100
set
set wplot_fit_to_page
set
set wplot_sheet
set
set multiformat_vectors ON
set
set ppt_optionset_path ""
set
set ppt_browser OFF
set
set lmb ON
set
set path_prefix "I"
set
set check_global_local_short ON
set
set max_drawings "50"
set
set modify_multiprop OFF
set
set check_power_props ON
set
set allow_power_pins ON
set
set powerprop_vis VALUE
set
set pathprop_invisible OFF
set
set allow_property_locking ON
set
set retver_replace OFF
set
set allow_comp_overlap OFF
set
set retain_location_on_copyall ON
set
set expand_before_global_navigate PROMPT
set
set check_page_synch ON
set
set dont_annotate_opt_value OFF
set
set generate_tdd_netlist OFF
set
set retain_prev_hilite OFF
set
set lock_for_same_user OFF
set
set sync_on_page_edit OFF
set
set generate_sch_metadata OFF
set
set hardloc_copy ON
set
set allow_page_locking ON
set
set thick_block_border OFF
set
set thick_vector_pin_width OFF
set
set show_pnn_signame OFF
set
set hide_hierarchy_pages OFF
set
WARNING(SPCOCN-1523): Invalid set option: <OFF>
set page_name_prop ""
set
set page_name_case PRESERVE
set
set preserve_zoom_info ON
set
set lock_file_perm 444
set
set custom_cdslib_search OFF
set
set replace_ptf_props OFF
set
set ign_quotes_mps_msg OFF
set
Unknown project directive : SHOW_UNCONNECTED_PINS
set honor_sch_custom_texts off
set
set hyperlinks on
set
WARNING(SPCOCN-1523): Invalid set option: <on>
set use_mono_as_symbol_color off
set
set preselect_flag off
set
set windowsmode_flag off
set
WARNING(SPCOCN-1523): Invalid set option: <off>
set delete_unattached_invisible_props ON
set
Unknown project directive : PLOTTER_FACILITY
set default_grid 0.050 5
set
set default_body_grid 0.050 2
set
set default_doc_grid 0.100 5
set
INFO(SPCOCN-1737): Reading .\cds.lib file.
nmapedit tubii
nmapedit
_!editincontext
INFO(SPCOCN-1446): New schematic TUBII.SCH.1.1 started as drawing #1.
library
library
library
library
library
library
library
library
library
library
library
library
library
library
library
library
library
get
INFO(SPCOCN-1445): Reading TUBII.SCH.1.1 into drawing #1.
backannotate
INFO(SPCOCN-1028): writing <tubii_lib>TUBII.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   TUBII(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.tubii:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading CAEN_CHAT.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>CAEN_CHAT.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   CAEN_CHAT(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.caen_chat:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading POWERS.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>POWERS.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   POWERS(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.powers:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading TUBII_TIME.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>TUBII_TIME.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   TUBII_TIME(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.tubii_time:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading TTL-TO-ECL-IN.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>TTL-TO-ECL-IN.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   TTL-TO-ECL-IN(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ttl-to-ecl-in:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading PROGDELAY.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>PROGDELAY.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   PROGDELAY(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.progdelay:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading DATAIN.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>DATAIN.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   DATAIN(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.datain:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading TTL_PROGDELAY.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>TTL_PROGDELAY.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   TTL_PROGDELAY(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ttl_progdelay:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading EXTTRIG.SCH.1.1 into drawing #1.
ERROR(SPCOCN-1911): Error on line 1354: Pin A<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i14@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1355: Pin B<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i14@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1356: Pin C<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i14@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1357: Pin D<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i14@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1358: Pin Y<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i14@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1359: Pin Y<0>* not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i14@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1375: Pin A<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i20@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1376: Pin B<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i20@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1377: Pin C<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i20@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1378: Pin D<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i20@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1379: Pin Y<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i20@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1380: Pin Y<0>* not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i20@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1382: Pin A<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i21@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1383: Pin B<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i21@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1384: Pin C<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i21@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1385: Pin D<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i21@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1386: Pin Y<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i21@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1387: Pin Y<0>* not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i21@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1396: Pin A<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i25@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1397: Pin B<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i25@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1398: Pin C<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i25@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1399: Pin D<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i25@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1400: Pin Y<0> not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i25@ecl.\100e101\(chips)
ERROR(SPCOCN-1911): Error on line 1401: Pin Y<0>* not found on instance @tubii_lib.tubii(sch_1):page1_i19@tubii_lib.exttrig(sch_1):page1_i25@ecl.\100e101\(chips)
INFO(SPCOCN-1028): writing <tubii_lib>EXTTRIG.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   EXTTRIG(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.exttrig:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading LATCHEXTTRIG.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>LATCHEXTTRIG.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   LATCHEXTTRIG(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.latchexttrig:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading NIM-ECL.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>NIM-ECL.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   NIM-ECL(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.nim-ecl:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading ECL-NIM.SCH.1.1 into drawing #1.
ERROR(SPCOCN-1911): Error on line 1945: Instance I4 of body MMBTH81 not found in drawing.
INFO(SPCOCN-1028): writing <tubii_lib>ECL-NIM.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   ECL-NIM(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ecl-nim:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading ECL-TTL.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>ECL-TTL.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   ECL-TTL(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ecl-ttl:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading TTL-ECL.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>TTL-ECL.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   TTL-ECL(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ttl-ecl:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading ECL-LVDS.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>ECL-LVDS.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   ECL-LVDS(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ecl-lvds:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading LVDS-ECL.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>LVDS-ECL.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   LVDS-ECL(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.lvds-ecl:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading PRESCALETRIG.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>PRESCALETRIG.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   PRESCALETRIG(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.prescaletrig:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading BURSTTRIG.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>BURSTTRIG.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   BURSTTRIG(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.bursttrig:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading TUBIIGT.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>TUBIIGT.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   TUBIIGT(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.tubiigt:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading ELLIE_COMMS.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>ELLIE_COMMS.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   ELLIE_COMMS(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ellie_comms:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading RIBBONDELAY.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>RIBBONDELAY.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   RIBBONDELAY(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.ribbondelay:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading ASYNCDELAY.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>ASYNCDELAY.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   ASYNCDELAY(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.asyncdelay:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading ASYNCDELAYBIG.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>ASYNCDELAYBIG.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   ASYNCDELAYBIG(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.asyncdelaybig:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading TUNCOMP.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>TUNCOMP.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   TUNCOMP(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.tuncomp:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1445): Reading FASTCOMP.SCH.1.1 into drawing #1.
INFO(SPCOCN-1028): writing <tubii_lib>FASTCOMP.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   FASTCOMP(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view tubii_lib.fastcomp:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
 25 Error(s) found during backannotation.
 Please see the error log: temp/backannotate.log
nmapedit
_!editincontext
INFO(SPCOCN-1445): Reading TUBII.SCH.1.1 into drawing #1.
exit
