#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Sep 03 23:22:10 2019
# Process ID: 21264
# Log file: C:/Users/ouoam/Documents/ISE/Adder/planAhead_run_2/planAhead.log
# Journal file: C:/Users/ouoam/Documents/ISE/Adder/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/ouoam/Documents/ISE/Adder/pa.fromHdl.tcl
# create_project -name Adder -dir "C:/Users/ouoam/Documents/ISE/Adder/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "HalfAdderPin.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ouoam/Documents/ISE/Adder/HalfAdderPin.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {HalfAdder.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top HalfAdder $srcset
# add_files [list {HalfAdderPin.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/ouoam/Documents/ISE/Adder/HalfAdder.vf" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/ouoam/Documents/ISE/Adder/HalfAdderPin.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED0_P82' [C:/Users/ouoam/Documents/ISE/Adder/HalfAdderPin.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED1_P81' [C:/Users/ouoam/Documents/ISE/Adder/HalfAdderPin.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW0_P112' [C:/Users/ouoam/Documents/ISE/Adder/HalfAdderPin.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW1_P111' [C:/Users/ouoam/Documents/ISE/Adder/HalfAdderPin.ucf:6]
Finished Parsing UCF File [C:/Users/ouoam/Documents/ISE/Adder/HalfAdderPin.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f14b9797
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 637.836 ; gain = 138.230
update_compile_order -fileset sim_1
startgroup
set_property package_pin P95 [get_ports LED0_P95]
endgroup
startgroup
set_property package_pin P94 [get_ports LED1_P94]
endgroup
set_property package_pin "" [get_ports [list  SW1_P62]]
startgroup
set_property package_pin P66 [get_ports SW0_P66]
endgroup
startgroup
set_property package_pin P62 [get_ports SW1_P62]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/ouoam/Documents/ISE/Adder\planAhead_pid21264.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Sep 03 23:24:14 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
