// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1580\sampleModel1580_2_sub\Mysubsystem_11.v
// Created: 2024-08-12 22:34:03
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_11
// Source Path: sampleModel1580_2_sub/Subsystem/Mysubsystem_11
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_11
          (In1,
           In2,
           In3,
           In4,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk91_out1;  // uint16
  wire [7:0] cfblk95_out1;  // uint8
  reg [15:0] cfblk47_out1;  // uint16
  reg [16:0] cfblk47_div_temp;  // ufix17
  reg [16:0] cfblk47_t_0_0;  // ufix17


  DotProduct u_cfblk91_inst (.in1(In4),  // uint8
                             .in2(In1),  // uint8
                             .out1(cfblk91_out1)  // uint16
                             );

  assign cfblk95_out1 = In3 - In2;



  always @(cfblk91_out1, cfblk95_out1) begin
    cfblk47_div_temp = 17'b00000000000000000;
    cfblk47_t_0_0 = 17'b00000000000000000;
    if (cfblk95_out1 == 8'b00000000) begin
      cfblk47_out1 = 16'b1111111111111111;
    end
    else begin
      cfblk47_t_0_0 = {1'b0, cfblk91_out1};
      cfblk47_div_temp = cfblk47_t_0_0 / cfblk95_out1;
      if (cfblk47_div_temp[16] != 1'b0) begin
        cfblk47_out1 = 16'b1111111111111111;
      end
      else begin
        cfblk47_out1 = cfblk47_div_temp[15:0];
      end
    end
  end



  assign Out1 = cfblk47_out1;

endmodule  // Mysubsystem_11

