<dec f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='176' type='48'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='173'>/// CopyFromReg - This node indicates that the input value is a virtual or
    /// physical register that is defined outside of the scope of this
    /// SelectionDAG.  The register is available from the RegisterSDNode object.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='719' u='r' c='_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='729' u='r' c='_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='1959' c='_ZN12_GLOBAL__N_111DAGCombiner16visitTokenFactorEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='6970' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner20visitShiftByConstantEPN4llvm6SDNodeEPNS1_14ConstantSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20441' c='_ZN12_GLOBAL__N_111DAGCombiner16GatherAllAliasesEPN4llvm6SDNodeENS1_7SDValueERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='341' u='r' c='_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='948' u='r' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1020' c='_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='62' c='_ZN4llvm16DAGTypeLegalizer17SoftenFloatResultEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='818' c='_ZN4llvm16DAGTypeLegalizer25CanSkipSoftenFloatOperandEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='831' c='_ZN4llvm16DAGTypeLegalizer25CanSkipSoftenFloatOperandEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='84' c='_ZN4llvm21ResourcePriorityQueue19numberRCValPredInSUEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='121' c='_ZN4llvm21ResourcePriorityQueue19numberRCValSuccInSUEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='444' c='_ZN4llvm21ResourcePriorityQueue16SUSchedulingCostEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='549' c='_ZN4llvm21ResourcePriorityQueue18initNumRegDefsLeftEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='428' u='r' c='_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='323' u='r' c='_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='711' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1275' u='r' c='_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2267' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2358' u='r' c='_ZL18hasOnlyLiveInOpersPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2429' u='r' c='_ZL14resetVRegCyclePN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2446' u='r' c='_ZL15hasVRegCycleUsePKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2997' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='122' u='r' c='_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='547' u='r' c='_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='5352' c='_ZL19getUnderlyingArgRegRKN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8770' u='r' c='_ZN4llvm19SelectionDAGBuilder15visitPatchpointENS_17ImmutableCallSiteEPKNS_10BasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9349' u='r' c='_ZN4llvm19SelectionDAGBuilder26CopyValueToVirtualRegisterEPKNS_5ValueEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9847' u='r' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9856' u='r' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='174' c='_ZNK4llvm6SDNode16getOperationNameEPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2777' c='_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/StatepointLowering.cpp' l='342' u='r' c='_ZL35lowerCallFromStatepointLoweringInfoRN4llvm19SelectionDAGBuilder22StatepointLoweringInfoERS0_RNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='93' u='r' c='_ZNK4llvm14TargetLowering20parametersInCSRMatchERKNS_19MachineRegisterInfoEPKjRKNS_15SmallVectorImplINS_11CCValAssignEEERKNS6_INS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='232' u='r' c='_ZN4llvm12_GLOBAL__N_1L7isDef32ERKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10102' u='r' c='_ZL24isCopyFromRegOfInlineAsmPKN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10109' u='r' c='_ZL24isCopyFromRegOfInlineAsmPKN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10117' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2274' u='r' c='_ZL19MatchingStackOffsetN4llvm7SDValueEjNS_3ISD10ArgFlagsTyERNS_16MachineFrameInfoEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5173' u='r' c='_ZL13ExpandBITCASTPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5182' u='r' c='_ZL13ExpandBITCASTPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp' l='559' u='r' c='_ZN12_GLOBAL__N_115BPFDAGToDAGISel15PreprocessTruncEPN4llvm6SDNodeERNS1_14ilist_iteratorINS1_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4197' u='r' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18isOffsetMultipleOfEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1311' u='r' c='_ZNK4llvm19SparcTargetLowering12LowerCall_64ERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='1923' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel23matchAddressRecursivelyEN4llvm7SDValueERNS_18X86ISelAddressModeEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4177' u='r' c='_ZL19MatchingStackOffsetN4llvm7SDValueEjNS_3ISD10ArgFlagsTyERNS_16MachineFrameInfoEPKNS_19MachineRegisterInfoEPKNS_12X86InstrInfoERKNS_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20774' u='r' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20774' u='r' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
