Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan 24 10:31:31 2025
| Host         : Pakin-Panawattanakul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Binary_7segment_timing_summary_routed.rpt -pb Binary_7segment_timing_summary_routed.pb -rpx Binary_7segment_timing_summary_routed.rpx -warn_on_violation
| Design       : Binary_7segment
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.918ns (54.798%)  route 3.232ns (45.202%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V13                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.411     2.369    in_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.152     2.521 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.820     4.342    d_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.808     7.149 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     7.149    d
    T11                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 3.917ns (55.295%)  route 3.167ns (44.705%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.634     2.589    in_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.154     2.743 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.533     4.276    f_OBUF
    T13                  OBUF (Prop_obuf_I_O)         2.809     7.085 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     7.085    f
    T13                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.050ns  (logic 3.893ns (55.217%)  route 3.157ns (44.783%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V13                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.419     2.377    in_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.152     2.529 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.739     4.267    a_OBUF
    R12                  OBUF (Prop_obuf_I_O)         2.783     7.050 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     7.050    a
    R12                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 3.680ns (52.696%)  route 3.303ns (47.304%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.634     2.589    in_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.713 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.669     4.382    e_OBUF
    R11                  OBUF (Prop_obuf_I_O)         2.601     6.983 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     6.983    e
    R11                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.979ns  (logic 3.688ns (52.840%)  route 3.291ns (47.160%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.629     2.583    in_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.707 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     4.370    g_OBUF
    T12                  OBUF (Prop_obuf_I_O)         2.609     6.979 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     6.979    g
    T12                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 3.691ns (52.915%)  route 3.284ns (47.085%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V13                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.419     2.377    in_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.124     2.501 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865     4.366    b_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.609     6.975 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     6.975    b
    V12                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 3.690ns (54.156%)  route 3.124ns (45.844%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V13                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.411     2.369    in_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.493 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     4.206    c_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.608     6.814 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     6.814    c
    U11                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.350ns (64.622%)  route 0.739ns (35.378%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V13                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  in_IBUF[0]_inst/O
                         net (fo=7, routed)           0.414     0.601    in_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.646 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.325     0.971    e_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.118     2.090 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.090    e
    R11                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.353ns (64.197%)  route 0.755ns (35.803%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.426     0.608    in_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.653 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     0.981    g_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.126     2.107 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.107    g
    T12                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.426ns (67.071%)  route 0.700ns (32.929%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V13                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  in_IBUF[0]_inst/O
                         net (fo=7, routed)           0.414     0.601    in_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.051     0.652 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.286     0.938    f_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.188     2.126 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.126    f
    T13                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.360ns (63.011%)  route 0.798ns (36.989%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  in_IBUF[1]_inst/O
                         net (fo=7, routed)           0.441     0.630    in_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.675 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.033    c_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.125     2.158 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.158    c
    U11                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.360ns (61.677%)  route 0.845ns (38.323%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  in_IBUF[1]_inst/O
                         net (fo=7, routed)           0.440     0.629    in_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.045     0.674 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     1.080    b_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.126     2.206 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.206    b
    V12                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.398ns (63.215%)  route 0.813ns (36.785%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  in_IBUF[1]_inst/O
                         net (fo=7, routed)           0.440     0.629    in_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.048     0.677 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.374     1.051    a_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.160     2.211 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     2.211    a
    R12                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.422ns (62.677%)  route 0.847ns (37.323%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  in_IBUF[1]_inst/O
                         net (fo=7, routed)           0.441     0.630    in_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.049     0.679 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.406     1.086    d_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.184     2.269 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.269    d
    T11                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------





