// Seed: 3466555725
module module_0 (
    input uwire id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    input supply0 id_4
);
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    input  tri   id_4,
    output wand  id_5,
    output wor   id_6
);
  tri   id_8 = id_0;
  uwire id_9 = id_4;
  tri0  id_10;
  assign id_10 = 1;
  wire id_11;
  wire id_12;
  module_0(
      id_4, id_3, id_8, id_4, id_0
  );
  assign id_2 = 1;
  wor id_13, id_14, id_15;
  assign id_15 = 1'b0;
  assign id_13 = 1;
  assign id_1  = id_3;
  wire id_16;
endmodule
