

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Thu Jan  5 05:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1002|     1002|  10.020 us|  10.020 us|  1002|  1002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |     1000|     1000|         1|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  16658|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|   32780|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   32780|  16714|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      30|     31|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mux_42_8192_1_1_U1  |mux_42_8192_1_1  |        0|   0|  0|  20|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0|  20|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln15_fu_142_p2                |         +|   0|  0|    13|          10|           1|
    |and_ln17_fu_216_p2                |       and|   0|  0|  4096|        8192|        8192|
    |ap_condition_202                  |       and|   0|  0|     2|           1|           1|
    |icmp_ln15_fu_136_p2               |      icmp|   0|  0|    11|          10|           6|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|     2|           1|           1|
    |new_IM_1_5_fu_232_p2              |        or|   0|  0|  4096|        8192|        8192|
    |shl_ln17_1_fu_226_p2              |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln17_fu_204_p2                |       shl|   0|  0|  2171|          32|        8192|
    |xor_ln17_fu_210_p2                |       xor|   0|  0|  4096|        8192|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0| 16658|       32822|       32779|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |IM_TDATA_blk_n        |   9|          2|    1|          2|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|   10|         20|
    |i_fu_76               |   9|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|   22|         44|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+------+----+------+-----------+
    |       Name       |  FF  | LUT| Bits | Const Bits|
    +------------------+------+----+------+-----------+
    |ap_CS_fsm         |     1|   0|     1|          0|
    |ap_done_reg       |     1|   0|     1|          0|
    |i_fu_76           |    10|   0|    10|          0|
    |new_IM_1_1_fu_84  |  8192|   0|  8192|          0|
    |new_IM_1_2_fu_88  |  8192|   0|  8192|          0|
    |new_IM_1_3_fu_92  |  8192|   0|  8192|          0|
    |new_IM_1_fu_80    |  8192|   0|  8192|          0|
    +------------------+------+----+------+-----------+
    |Total             | 32780|   0| 32780|          0|
    +------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                  |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst                  |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start                |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done                 |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle                 |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready                |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_15_1|  return value|
|IM_TVALID               |   in|     1|        axis|                        IM_V_data_V|       pointer|
|IM_TDATA                |   in|    32|        axis|                        IM_V_data_V|       pointer|
|IM_TREADY               |  out|     1|        axis|                        IM_V_dest_V|       pointer|
|IM_TDEST                |   in|     1|        axis|                        IM_V_dest_V|       pointer|
|IM_TKEEP                |   in|     4|        axis|                        IM_V_keep_V|       pointer|
|IM_TSTRB                |   in|     4|        axis|                        IM_V_strb_V|       pointer|
|IM_TUSER                |   in|     1|        axis|                        IM_V_user_V|       pointer|
|IM_TLAST                |   in|     1|        axis|                        IM_V_last_V|       pointer|
|IM_TID                  |   in|     1|        axis|                          IM_V_id_V|       pointer|
|new_IM_1_02_out         |  out|  8192|      ap_vld|                    new_IM_1_02_out|       pointer|
|new_IM_1_02_out_ap_vld  |  out|     1|      ap_vld|                    new_IM_1_02_out|       pointer|
|new_IM_0_01_out         |  out|  8192|      ap_vld|                    new_IM_0_01_out|       pointer|
|new_IM_0_01_out_ap_vld  |  out|     1|      ap_vld|                    new_IM_0_01_out|       pointer|
+------------------------+-----+------+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.27>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%new_IM_1 = alloca i32 1"   --->   Operation 5 'alloca' 'new_IM_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%new_IM_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'new_IM_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%new_IM_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'new_IM_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%new_IM_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'new_IM_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %IM_V_dest_V, i1 %IM_V_id_V, i1 %IM_V_last_V, i1 %IM_V_user_V, i4 %IM_V_strb_V, i4 %IM_V_keep_V, i32 %IM_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp_eq  i10 %i_2, i10 1000" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 14 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln15 = add i10 %i_2, i10 1" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 16 'add' 'add_ln15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc18.preheader.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%new_IM_1_load_1 = load i8192 %new_IM_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 18 'load' 'new_IM_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%new_IM_1_1_load_1 = load i8192 %new_IM_1_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 19 'load' 'new_IM_1_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%new_IM_1_2_load = load i8192 %new_IM_1_2" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 20 'load' 'new_IM_1_2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%new_IM_1_3_load = load i8192 %new_IM_1_3" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 21 'load' 'new_IM_1_3_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [AAHLS_Final_Project_deploy/HDC.cpp:16]   --->   Operation 22 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_34 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %IM_V_data_V, i4 %IM_V_keep_V, i4 %IM_V_strb_V, i1 %IM_V_user_V, i1 %IM_V_last_V, i1 %IM_V_id_V, i1 %IM_V_dest_V"   --->   Operation 23 'read' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%tmp_data_V = extractvalue i44 %empty_34"   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i10 %i_2" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 25 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln17, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %i_2, i32 8, i32 9" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%tmp_s = mux i8192 @_ssdm_op_Mux.ap_auto.4i8192.i2, i8192 %new_IM_1_load_1, i8192 %new_IM_1_1_load_1, i8192 %new_IM_1_2_load, i8192 %new_IM_1_3_load, i2 %trunc_ln" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 28 'mux' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i13 %shl_ln" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 29 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%shl_ln17 = shl i8192 4294967295, i8192 %zext_ln17" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 30 'shl' 'shl_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%xor_ln17 = xor i8192 %shl_ln17, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 31 'xor' 'xor_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%and_ln17 = and i8192 %tmp_s, i8192 %xor_ln17" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 32 'and' 'and_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%zext_ln17_1 = zext i32 %tmp_data_V" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 33 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node new_IM_1_5)   --->   "%shl_ln17_1 = shl i8192 %zext_ln17_1, i8192 %zext_ln17" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 34 'shl' 'shl_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (4.44ns) (out node of the LUT)   --->   "%new_IM_1_5 = or i8192 %and_ln17, i8192 %shl_ln17_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 35 'or' 'new_IM_1_5' <Predicate = (!icmp_ln15)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.95ns)   --->   "%switch_ln17 = switch i2 %trunc_ln, void %branch11, i2 0, void %for.inc.split.for.inc.split26_crit_edge, i2 1, void %for.inc.split.for.inc.split26_crit_edge7, i2 2, void %branch10" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 36 'switch' 'switch_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.95>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1_2" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 37 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 39 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 41 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 42 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln17 = store i8192 %new_IM_1_5, i8192 %new_IM_1_3" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 43 'store' 'store_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc.split26" [AAHLS_Final_Project_deploy/HDC.cpp:17]   --->   Operation 44 'br' 'br_ln17' <Predicate = (!icmp_ln15 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln15 = store i10 %add_ln15, i10 %i" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 45 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [AAHLS_Final_Project_deploy/HDC.cpp:15]   --->   Operation 46 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%new_IM_1_load = load i8192 %new_IM_1"   --->   Operation 47 'load' 'new_IM_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%new_IM_1_1_load = load i8192 %new_IM_1_1"   --->   Operation 48 'load' 'new_IM_1_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %new_IM_1_02_out, i8192 %new_IM_1_1_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %new_IM_0_01_out, i8192 %new_IM_1_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ new_IM_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ new_IM_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01]
new_IM_1          (alloca           ) [ 01]
new_IM_1_1        (alloca           ) [ 01]
new_IM_1_2        (alloca           ) [ 01]
new_IM_1_3        (alloca           ) [ 01]
specinterface_ln0 (specinterface    ) [ 00]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
i_2               (load             ) [ 00]
specpipeline_ln0  (specpipeline     ) [ 00]
icmp_ln15         (icmp             ) [ 01]
empty             (speclooptripcount) [ 00]
add_ln15          (add              ) [ 00]
br_ln15           (br               ) [ 00]
new_IM_1_load_1   (load             ) [ 00]
new_IM_1_1_load_1 (load             ) [ 00]
new_IM_1_2_load   (load             ) [ 00]
new_IM_1_3_load   (load             ) [ 00]
specloopname_ln16 (specloopname     ) [ 00]
empty_34          (read             ) [ 00]
tmp_data_V        (extractvalue     ) [ 00]
trunc_ln17        (trunc            ) [ 00]
shl_ln            (bitconcatenate   ) [ 00]
trunc_ln          (partselect       ) [ 01]
tmp_s             (mux              ) [ 00]
zext_ln17         (zext             ) [ 00]
shl_ln17          (shl              ) [ 00]
xor_ln17          (xor              ) [ 00]
and_ln17          (and              ) [ 00]
zext_ln17_1       (zext             ) [ 00]
shl_ln17_1        (shl              ) [ 00]
new_IM_1_5        (or               ) [ 00]
switch_ln17       (switch           ) [ 00]
store_ln17        (store            ) [ 00]
br_ln17           (br               ) [ 00]
store_ln17        (store            ) [ 00]
br_ln17           (br               ) [ 00]
store_ln17        (store            ) [ 00]
br_ln17           (br               ) [ 00]
store_ln17        (store            ) [ 00]
br_ln17           (br               ) [ 00]
store_ln15        (store            ) [ 00]
br_ln15           (br               ) [ 00]
new_IM_1_load     (load             ) [ 00]
new_IM_1_1_load   (load             ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
ret_ln0           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="new_IM_1_02_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_IM_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="new_IM_0_01_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_IM_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8192.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="new_IM_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_IM_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="new_IM_1_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_IM_1_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="new_IM_1_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_IM_1_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="new_IM_1_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_IM_1_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_34_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="44" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="1" slack="0"/>
<pin id="105" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8192" slack="0"/>
<pin id="117" dir="0" index="2" bw="8192" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8192" slack="0"/>
<pin id="124" dir="0" index="2" bw="8192" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_2_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln15_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln15_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="new_IM_1_load_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8192" slack="0"/>
<pin id="150" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_IM_1_load_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="new_IM_1_1_load_1_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8192" slack="0"/>
<pin id="153" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_IM_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="new_IM_1_2_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8192" slack="0"/>
<pin id="156" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_IM_1_2_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="new_IM_1_3_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8192" slack="0"/>
<pin id="159" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_IM_1_3_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_data_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="44" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln17_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8192" slack="0"/>
<pin id="188" dir="0" index="1" bw="8192" slack="0"/>
<pin id="189" dir="0" index="2" bw="8192" slack="0"/>
<pin id="190" dir="0" index="3" bw="8192" slack="0"/>
<pin id="191" dir="0" index="4" bw="8192" slack="0"/>
<pin id="192" dir="0" index="5" bw="2" slack="0"/>
<pin id="193" dir="1" index="6" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln17_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln17_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="33" slack="0"/>
<pin id="206" dir="0" index="1" bw="13" slack="0"/>
<pin id="207" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln17_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8192" slack="0"/>
<pin id="212" dir="0" index="1" bw="8192" slack="0"/>
<pin id="213" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and_ln17_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8192" slack="0"/>
<pin id="218" dir="0" index="1" bw="8192" slack="0"/>
<pin id="219" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln17_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shl_ln17_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="13" slack="0"/>
<pin id="229" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="new_IM_1_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8192" slack="0"/>
<pin id="234" dir="0" index="1" bw="8192" slack="0"/>
<pin id="235" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="new_IM_1_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln17_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8192" slack="0"/>
<pin id="240" dir="0" index="1" bw="8192" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln17_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8192" slack="0"/>
<pin id="245" dir="0" index="1" bw="8192" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln17_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8192" slack="0"/>
<pin id="250" dir="0" index="1" bw="8192" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln17_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8192" slack="0"/>
<pin id="255" dir="0" index="1" bw="8192" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln15_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="new_IM_1_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8192" slack="0"/>
<pin id="265" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_IM_1_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="new_IM_1_1_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8192" slack="0"/>
<pin id="269" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_IM_1_1_load/1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="278" class="1005" name="new_IM_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8192" slack="0"/>
<pin id="280" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="new_IM_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="new_IM_1_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8192" slack="0"/>
<pin id="287" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="new_IM_1_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="new_IM_1_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8192" slack="0"/>
<pin id="294" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="new_IM_1_2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="new_IM_1_3_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8192" slack="0"/>
<pin id="300" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="new_IM_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="163"><net_src comp="96" pin="8"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="133" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="133" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="148" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="151" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="154" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="198"><net_src comp="157" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="199"><net_src comp="176" pin="4"/><net_sink comp="186" pin=5"/></net>

<net id="203"><net_src comp="168" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="186" pin="6"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="160" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="200" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="216" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="232" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="232" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="232" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="142" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="274"><net_src comp="76" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="281"><net_src comp="80" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="288"><net_src comp="84" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="295"><net_src comp="88" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="301"><net_src comp="92" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="253" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IM_V_data_V | {}
	Port: IM_V_keep_V | {}
	Port: IM_V_strb_V | {}
	Port: IM_V_user_V | {}
	Port: IM_V_last_V | {}
	Port: IM_V_id_V | {}
	Port: IM_V_dest_V | {}
	Port: new_IM_1_02_out | {1 }
	Port: new_IM_0_01_out | {1 }
 - Input state : 
	Port: hdc_maxi_Pipeline_VITIS_LOOP_15_1 : IM_V_data_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_15_1 : IM_V_keep_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_15_1 : IM_V_strb_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_15_1 : IM_V_user_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_15_1 : IM_V_last_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_15_1 : IM_V_id_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_15_1 : IM_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		new_IM_1_load_1 : 1
		new_IM_1_1_load_1 : 1
		new_IM_1_2_load : 1
		new_IM_1_3_load : 1
		trunc_ln17 : 2
		shl_ln : 3
		trunc_ln : 2
		tmp_s : 3
		zext_ln17 : 4
		shl_ln17 : 5
		xor_ln17 : 6
		and_ln17 : 6
		zext_ln17_1 : 1
		shl_ln17_1 : 5
		new_IM_1_5 : 6
		switch_ln17 : 3
		store_ln17 : 6
		store_ln17 : 6
		store_ln17 : 6
		store_ln17 : 6
		store_ln15 : 3
		new_IM_1_load : 1
		new_IM_1_1_load : 1
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    xor   |     xor_ln17_fu_210    |    0    |   4096  |
|----------|------------------------|---------|---------|
|    and   |     and_ln17_fu_216    |    0    |   4096  |
|----------|------------------------|---------|---------|
|    or    |    new_IM_1_5_fu_232   |    0    |   4096  |
|----------|------------------------|---------|---------|
|    shl   |     shl_ln17_fu_204    |    0    |   104   |
|          |    shl_ln17_1_fu_226   |    0    |   100   |
|----------|------------------------|---------|---------|
|    mux   |      tmp_s_fu_186      |    0    |    20   |
|----------|------------------------|---------|---------|
|    add   |     add_ln15_fu_142    |    0    |    13   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln15_fu_136    |    0    |    11   |
|----------|------------------------|---------|---------|
|   read   |   empty_34_read_fu_96  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln0_write_fu_114 |    0    |    0    |
|          | write_ln0_write_fu_121 |    0    |    0    |
|----------|------------------------|---------|---------|
|extractvalue|    tmp_data_V_fu_160   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln17_fu_164   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_168     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     trunc_ln_fu_176    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln17_fu_200    |    0    |    0    |
|          |   zext_ln17_1_fu_222   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |  12536  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_271    |   10   |
|new_IM_1_1_reg_285|  8192  |
|new_IM_1_2_reg_292|  8192  |
|new_IM_1_3_reg_298|  8192  |
| new_IM_1_reg_278 |  8192  |
+------------------+--------+
|       Total      |  32778 |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  12536 |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  32778 |    -   |
+-----------+--------+--------+
|   Total   |  32778 |  12536 |
+-----------+--------+--------+
