<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LiveRegUnits.h source code [llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::LiveRegUnits "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='LiveRegUnits.h.html'>LiveRegUnits.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/LiveRegUnits.h - Register Unit Set ----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// A set of register units. It is intended for register liveness tracking.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_LIVEREGUNITS_H">LLVM_CODEGEN_LIVEREGUNITS_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_LIVEREGUNITS_H" data-ref="_M/LLVM_CODEGEN_LIVEREGUNITS_H">LLVM_CODEGEN_LIVEREGUNITS_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// A set of register units used to track register liveness.</i></td></tr>
<tr><th id="30">30</th><td><b>class</b> <dfn class="type def" id="llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</dfn> {</td></tr>
<tr><th id="31">31</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>public</b>:</td></tr>
<tr><th id="35">35</th><td>  <i class="doc">/// Constructs a new empty LiveRegUnits set.</i></td></tr>
<tr><th id="36">36</th><td>  <dfn class="decl def" id="_ZN4llvm12LiveRegUnitsC1Ev" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1Ev">LiveRegUnits</dfn>() = <b>default</b>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <i class="doc">/// Constructs and initialize an empty LiveRegUnits set.</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="decl def" id="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE">LiveRegUnits</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="3101TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3101TRI">TRI</dfn>) {</td></tr>
<tr><th id="40">40</th><td>    <a class="member" href="#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(<a class="local col1 ref" href="#3101TRI" title='TRI' data-ref="3101TRI">TRI</a>);</td></tr>
<tr><th id="41">41</th><td>  }</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i class="doc">/// For a machine instruction<span class="command"> \p</span> <span class="arg">MI,</span> adds all register units used in</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">UsedRegUnits</span> and defined or clobbered in<span class="command"> \p</span> <span class="arg">ModifiedRegUnits.</span> This is</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">  /// useful when walking over a range of instructions to track registers</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// used or defined seperately.</i></td></tr>
<tr><th id="47">47</th><td>  <em>static</em> <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3102MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3102MI">MI</dfn>,</td></tr>
<tr><th id="48">48</th><td>                                  <a class="type" href="#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col3 decl" id="3103ModifiedRegUnits" title='ModifiedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="3103ModifiedRegUnits">ModifiedRegUnits</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                  <a class="type" href="#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col4 decl" id="3104UsedRegUnits" title='UsedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="3104UsedRegUnits">UsedRegUnits</dfn>,</td></tr>
<tr><th id="50">50</th><td>                                  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="3105TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3105TRI">TRI</dfn>) {</td></tr>
<tr><th id="51">51</th><td>    <b>for</b> (<a class="type" href="MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col6 decl" id="3106O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="3106O">O</dfn><a class="ref" href="MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col2 ref" href="#3102MI" title='MI' data-ref="3102MI">MI</a>); <a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a>.<a class="ref" href="MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a>) {</td></tr>
<tr><th id="52">52</th><td>      <b>if</b> (<a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a><a class="ref" href="MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="53">53</th><td>        <a class="local col3 ref" href="#3103ModifiedRegUnits" title='ModifiedRegUnits' data-ref="3103ModifiedRegUnits">ModifiedRegUnits</a>.<a class="member" href="#_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj" title='llvm::LiveRegUnits::addRegsInMask' data-ref="_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj">addRegsInMask</a>(<a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a><a class="ref" href="MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="54">54</th><td>      <b>if</b> (!<a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a><a class="ref" href="MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="55">55</th><td>        <b>continue</b>;</td></tr>
<tr><th id="56">56</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="3107Reg" title='Reg' data-type='unsigned int' data-ref="3107Reg">Reg</dfn> = <a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a><a class="ref" href="MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="57">57</th><td>      <b>if</b> (!<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#3107Reg" title='Reg' data-ref="3107Reg">Reg</a>))</td></tr>
<tr><th id="58">58</th><td>        <b>continue</b>;</td></tr>
<tr><th id="59">59</th><td>      <b>if</b> (<a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a><a class="ref" href="MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="60">60</th><td>        <i>// Some architectures (e.g. AArch64 XZR/WZR) have registers that are</i></td></tr>
<tr><th id="61">61</th><td><i>        // constant and may be used as destinations to indicate the generated</i></td></tr>
<tr><th id="62">62</th><td><i>        // value is discarded. No need to track such case as a def.</i></td></tr>
<tr><th id="63">63</th><td>        <b>if</b> (!<a class="local col5 ref" href="#3105TRI" title='TRI' data-ref="3105TRI">TRI</a>-&gt;<a class="virtual ref" href="TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17isConstantPhysRegEj" title='llvm::TargetRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col7 ref" href="#3107Reg" title='Reg' data-ref="3107Reg">Reg</a>))</td></tr>
<tr><th id="64">64</th><td>          <a class="local col3 ref" href="#3103ModifiedRegUnits" title='ModifiedRegUnits' data-ref="3103ModifiedRegUnits">ModifiedRegUnits</a>.<a class="member" href="#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="local col7 ref" href="#3107Reg" title='Reg' data-ref="3107Reg">Reg</a>);</td></tr>
<tr><th id="65">65</th><td>      } <b>else</b> {</td></tr>
<tr><th id="66">66</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (O-&gt;isUse() &amp;&amp; &quot;Reg operand not a def and not a use&quot;) ? void (0) : __assert_fail (&quot;O-&gt;isUse() &amp;&amp; \&quot;Reg operand not a def and not a use\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveRegUnits.h&quot;, 66, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#3106O" title='O' data-ref="3106O">O</a><a class="ref" href="MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <q>"Reg operand not a def and not a use"</q>);</td></tr>
<tr><th id="67">67</th><td>        <a class="local col4 ref" href="#3104UsedRegUnits" title='UsedRegUnits' data-ref="3104UsedRegUnits">UsedRegUnits</a>.<a class="member" href="#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="local col7 ref" href="#3107Reg" title='Reg' data-ref="3107Reg">Reg</a>);</td></tr>
<tr><th id="68">68</th><td>      }</td></tr>
<tr><th id="69">69</th><td>    }</td></tr>
<tr><th id="70">70</th><td>    <b>return</b>;</td></tr>
<tr><th id="71">71</th><td>  }</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc">/// Initialize and clear the set.</i></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="3108TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3108TRI">TRI</dfn>) {</td></tr>
<tr><th id="75">75</th><td>    <b>this</b>-&gt;<a class="member" href="#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a> = &amp;<a class="local col8 ref" href="#3108TRI" title='TRI' data-ref="3108TRI">TRI</a>;</td></tr>
<tr><th id="76">76</th><td>    <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="77">77</th><td>    <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col8 ref" href="#3108TRI" title='TRI' data-ref="3108TRI">TRI</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>());</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i class="doc">/// Clears the set.</i></td></tr>
<tr><th id="81">81</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</dfn>() { <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>(); }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// Returns true if the set is empty.</i></td></tr>
<tr><th id="84">84</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12LiveRegUnits5emptyEv" title='llvm::LiveRegUnits::empty' data-ref="_ZNK4llvm12LiveRegUnits5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZNK4llvm9BitVector4noneEv" title='llvm::BitVector::none' data-ref="_ZNK4llvm9BitVector4noneEv">none</a>(); }</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i class="doc">/// Adds register units covered by physical register<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt">addReg</dfn>(<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="3109Reg" title='Reg' data-type='MCPhysReg' data-ref="3109Reg">Reg</dfn>) {</td></tr>
<tr><th id="88">88</th><td>    <b>for</b> (<a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col0 decl" id="3110Unit" title='Unit' data-type='llvm::MCRegUnitIterator' data-ref="3110Unit">Unit</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col9 ref" href="#3109Reg" title='Reg' data-ref="3109Reg">Reg</a>, <a class="member" href="#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>); <a class="local col0 ref" href="#3110Unit" title='Unit' data-ref="3110Unit">Unit</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col0 ref" href="#3110Unit" title='Unit' data-ref="3110Unit">Unit</a>)</td></tr>
<tr><th id="89">89</th><td>      <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col0 ref" href="#3110Unit" title='Unit' data-ref="3110Unit">Unit</a>);</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Adds register units covered by physical register<span class="command"> \p</span> <span class="arg">Reg</span> that are</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// part of the lanemask<span class="command"> \p</span> <span class="arg">Mask.</span></i></td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE" title='llvm::LiveRegUnits::addRegMasked' data-ref="_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE">addRegMasked</dfn>(<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="3111Reg" title='Reg' data-type='MCPhysReg' data-ref="3111Reg">Reg</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="3112Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="3112Mask">Mask</dfn>) {</td></tr>
<tr><th id="95">95</th><td>    <b>for</b> (<a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col3 decl" id="3113Unit" title='Unit' data-type='llvm::MCRegUnitMaskIterator' data-ref="3113Unit">Unit</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#3111Reg" title='Reg' data-ref="3111Reg">Reg</a>, <a class="member" href="#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>); <a class="local col3 ref" href="#3113Unit" title='Unit' data-ref="3113Unit">Unit</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col3 ref" href="#3113Unit" title='Unit' data-ref="3113Unit">Unit</a>) {</td></tr>
<tr><th id="96">96</th><td>      <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="3114UnitMask" title='UnitMask' data-type='llvm::LaneBitmask' data-ref="3114UnitMask">UnitMask</dfn> = <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a>(<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col3 ref" href="#3113Unit" title='Unit' data-ref="3113Unit">Unit</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="97">97</th><td>      <b>if</b> (<a class="local col4 ref" href="#3114UnitMask" title='UnitMask' data-ref="3114UnitMask">UnitMask</a>.<a class="ref" href="../MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() || (<a class="local col4 ref" href="#3114UnitMask" title='UnitMask' data-ref="3114UnitMask">UnitMask</a> <a class="ref" href="../MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#3112Mask" title='Mask' data-ref="3112Mask">Mask</a>).<a class="ref" href="../MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="98">98</th><td>        <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>((<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col3 ref" href="#3113Unit" title='Unit' data-ref="3113Unit">Unit</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="99">99</th><td>    }</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// Removes all register units covered by physical register<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits9removeRegEt" title='llvm::LiveRegUnits::removeReg' data-ref="_ZN4llvm12LiveRegUnits9removeRegEt">removeReg</dfn>(<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="3115Reg" title='Reg' data-type='MCPhysReg' data-ref="3115Reg">Reg</dfn>) {</td></tr>
<tr><th id="104">104</th><td>    <b>for</b> (<a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col6 decl" id="3116Unit" title='Unit' data-type='llvm::MCRegUnitIterator' data-ref="3116Unit">Unit</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col5 ref" href="#3115Reg" title='Reg' data-ref="3115Reg">Reg</a>, <a class="member" href="#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>); <a class="local col6 ref" href="#3116Unit" title='Unit' data-ref="3116Unit">Unit</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#3116Unit" title='Unit' data-ref="3116Unit">Unit</a>)</td></tr>
<tr><th id="105">105</th><td>      <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#3116Unit" title='Unit' data-ref="3116Unit">Unit</a>);</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i class="doc">/// Removes register units not preserved by the regmask<span class="command"> \p</span> <span class="arg">RegMask.</span></i></td></tr>
<tr><th id="109">109</th><td><i class="doc">  /// The regmask has the same format as the one in the RegMask machine operand.</i></td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LiveRegUnits22removeRegsNotPreservedEPKj" title='llvm::LiveRegUnits::removeRegsNotPreserved' data-ref="_ZN4llvm12LiveRegUnits22removeRegsNotPreservedEPKj">removeRegsNotPreserved</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col7 decl" id="3117RegMask" title='RegMask' data-type='const uint32_t *' data-ref="3117RegMask">RegMask</dfn>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i class="doc">/// Adds register units not preserved by the regmask<span class="command"> \p</span> <span class="arg">RegMask.</span></i></td></tr>
<tr><th id="113">113</th><td><i class="doc">  /// The regmask has the same format as the one in the RegMask machine operand.</i></td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj" title='llvm::LiveRegUnits::addRegsInMask' data-ref="_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj">addRegsInMask</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col8 decl" id="3118RegMask" title='RegMask' data-type='const uint32_t *' data-ref="3118RegMask">RegMask</dfn>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i class="doc">/// Returns true if no part of physical register<span class="command"> \p</span> <span class="arg">Reg</span> is live.</i></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</dfn>(<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="3119Reg" title='Reg' data-type='MCPhysReg' data-ref="3119Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>    <b>for</b> (<a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col0 decl" id="3120Unit" title='Unit' data-type='llvm::MCRegUnitIterator' data-ref="3120Unit">Unit</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col9 ref" href="#3119Reg" title='Reg' data-ref="3119Reg">Reg</a>, <a class="member" href="#llvm::LiveRegUnits::TRI" title='llvm::LiveRegUnits::TRI' data-ref="llvm::LiveRegUnits::TRI">TRI</a>); <a class="local col0 ref" href="#3120Unit" title='Unit' data-ref="3120Unit">Unit</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col0 ref" href="#3120Unit" title='Unit' data-ref="3120Unit">Unit</a>) {</td></tr>
<tr><th id="119">119</th><td>      <b>if</b> (<a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col0 ref" href="#3120Unit" title='Unit' data-ref="3120Unit">Unit</a>))</td></tr>
<tr><th id="120">120</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td>    }</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// Updates liveness when stepping backwards over the instruction<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// This removes all register units defined or clobbered in<span class="command"> \p</span> <span class="arg">MI</span> and then</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// adds the units used (as in use operands) in<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="128">128</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE" title='llvm::LiveRegUnits::stepBackward' data-ref="_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE">stepBackward</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3121MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3121MI">MI</dfn>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i class="doc">/// Adds all register units used, defined or clobbered in<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  /// This is useful when walking over a range of instruction to find registers</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// unused over the whole range.</i></td></tr>
<tr><th id="133">133</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3122MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3122MI">MI</dfn>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i class="doc">/// Adds registers living out of block<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// Live out registers are the union of the live-in registers of the successor</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  /// blocks and pristine registers. Live out registers of the end block are the</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// callee saved registers.</i></td></tr>
<tr><th id="139">139</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveOuts' data-ref="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3123MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3123MBB">MBB</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i class="doc">/// Adds registers living into block<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="142">142</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveIns' data-ref="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="3124MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3124MBB">MBB</dfn>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i class="doc">/// Adds all register units marked in the bitvector<span class="command"> \p</span> <span class="arg">RegUnits.</span></i></td></tr>
<tr><th id="145">145</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits8addUnitsERKNS_9BitVectorE" title='llvm::LiveRegUnits::addUnits' data-ref="_ZN4llvm12LiveRegUnits8addUnitsERKNS_9BitVectorE">addUnits</dfn>(<em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col5 decl" id="3125RegUnits" title='RegUnits' data-type='const llvm::BitVector &amp;' data-ref="3125RegUnits">RegUnits</dfn>) {</td></tr>
<tr><th id="146">146</th><td>    <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a> <a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col5 ref" href="#3125RegUnits" title='RegUnits' data-ref="3125RegUnits">RegUnits</a>;</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// Removes all register units marked in the bitvector<span class="command"> \p</span> <span class="arg">RegUnits.</span></i></td></tr>
<tr><th id="149">149</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LiveRegUnits11removeUnitsERKNS_9BitVectorE" title='llvm::LiveRegUnits::removeUnits' data-ref="_ZN4llvm12LiveRegUnits11removeUnitsERKNS_9BitVectorE">removeUnits</dfn>(<em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="3126RegUnits" title='RegUnits' data-type='const llvm::BitVector &amp;' data-ref="3126RegUnits">RegUnits</dfn>) {</td></tr>
<tr><th id="150">150</th><td>    <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector5resetERKS0_" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetERKS0_">reset</a>(<a class="local col6 ref" href="#3126RegUnits" title='RegUnits' data-ref="3126RegUnits">RegUnits</a>);</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td>  <i class="doc">/// Return the internal bitvector representation of the set.</i></td></tr>
<tr><th id="153">153</th><td>  <em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="decl def" id="_ZNK4llvm12LiveRegUnits12getBitVectorEv" title='llvm::LiveRegUnits::getBitVector' data-ref="_ZNK4llvm12LiveRegUnits12getBitVectorEv">getBitVector</dfn>() <em>const</em> {</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <a class="member" href="#llvm::LiveRegUnits::Units" title='llvm::LiveRegUnits::Units' data-ref="llvm::LiveRegUnits::Units">Units</a>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><b>private</b>:</td></tr>
<tr><th id="158">158</th><td>  <i class="doc">/// Adds pristine registers. Pristine registers are callee saved registers</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// that are unused in the function.</i></td></tr>
<tr><th id="160">160</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE" title='llvm::LiveRegUnits::addPristines' data-ref="_ZN4llvm12LiveRegUnits12addPristinesERKNS_15MachineFunctionE">addPristines</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="3127MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3127MF">MF</dfn>);</td></tr>
<tr><th id="161">161</th><td>};</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_CODEGEN_LIVEREGUNITS_H</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
