
fra222_lab10_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a78  0800a990  0800a990  0001a990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b408  0800b408  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b408  0800b408  0001b408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b410  0800b410  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b410  0800b410  0001b410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b414  0800b414  0001b414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b418  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200001e0  0800b5f8  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  0800b5f8  00020460  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000124b5  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002695  00000000  00000000  000326c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  00034d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc0  00000000  00000000  00035e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019039  00000000  00000000  00036dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011bb5  00000000  00000000  0004fe01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d826  00000000  00000000  000619b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ff1dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ac8  00000000  00000000  000ff230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a974 	.word	0x0800a974

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a974 	.word	0x0800a974

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_frsub>:
 8000c98:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c9c:	e002      	b.n	8000ca4 <__addsf3>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_fsub>:
 8000ca0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ca4 <__addsf3>:
 8000ca4:	0042      	lsls	r2, r0, #1
 8000ca6:	bf1f      	itttt	ne
 8000ca8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cac:	ea92 0f03 	teqne	r2, r3
 8000cb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb8:	d06a      	beq.n	8000d90 <__addsf3+0xec>
 8000cba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cc2:	bfc1      	itttt	gt
 8000cc4:	18d2      	addgt	r2, r2, r3
 8000cc6:	4041      	eorgt	r1, r0
 8000cc8:	4048      	eorgt	r0, r1
 8000cca:	4041      	eorgt	r1, r0
 8000ccc:	bfb8      	it	lt
 8000cce:	425b      	neglt	r3, r3
 8000cd0:	2b19      	cmp	r3, #25
 8000cd2:	bf88      	it	hi
 8000cd4:	4770      	bxhi	lr
 8000cd6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cde:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4240      	negne	r0, r0
 8000ce6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cea:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cee:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4249      	negne	r1, r1
 8000cf6:	ea92 0f03 	teq	r2, r3
 8000cfa:	d03f      	beq.n	8000d7c <__addsf3+0xd8>
 8000cfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000d00:	fa41 fc03 	asr.w	ip, r1, r3
 8000d04:	eb10 000c 	adds.w	r0, r0, ip
 8000d08:	f1c3 0320 	rsb	r3, r3, #32
 8000d0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d10:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__addsf3+0x78>
 8000d16:	4249      	negs	r1, r1
 8000d18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d1c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d20:	d313      	bcc.n	8000d4a <__addsf3+0xa6>
 8000d22:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d26:	d306      	bcc.n	8000d36 <__addsf3+0x92>
 8000d28:	0840      	lsrs	r0, r0, #1
 8000d2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d2e:	f102 0201 	add.w	r2, r2, #1
 8000d32:	2afe      	cmp	r2, #254	; 0xfe
 8000d34:	d251      	bcs.n	8000dda <__addsf3+0x136>
 8000d36:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d3e:	bf08      	it	eq
 8000d40:	f020 0001 	biceq.w	r0, r0, #1
 8000d44:	ea40 0003 	orr.w	r0, r0, r3
 8000d48:	4770      	bx	lr
 8000d4a:	0049      	lsls	r1, r1, #1
 8000d4c:	eb40 0000 	adc.w	r0, r0, r0
 8000d50:	3a01      	subs	r2, #1
 8000d52:	bf28      	it	cs
 8000d54:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d58:	d2ed      	bcs.n	8000d36 <__addsf3+0x92>
 8000d5a:	fab0 fc80 	clz	ip, r0
 8000d5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d62:	ebb2 020c 	subs.w	r2, r2, ip
 8000d66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d6a:	bfaa      	itet	ge
 8000d6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d70:	4252      	neglt	r2, r2
 8000d72:	4318      	orrge	r0, r3
 8000d74:	bfbc      	itt	lt
 8000d76:	40d0      	lsrlt	r0, r2
 8000d78:	4318      	orrlt	r0, r3
 8000d7a:	4770      	bx	lr
 8000d7c:	f092 0f00 	teq	r2, #0
 8000d80:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d84:	bf06      	itte	eq
 8000d86:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d8a:	3201      	addeq	r2, #1
 8000d8c:	3b01      	subne	r3, #1
 8000d8e:	e7b5      	b.n	8000cfc <__addsf3+0x58>
 8000d90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	bf18      	it	ne
 8000d9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d9e:	d021      	beq.n	8000de4 <__addsf3+0x140>
 8000da0:	ea92 0f03 	teq	r2, r3
 8000da4:	d004      	beq.n	8000db0 <__addsf3+0x10c>
 8000da6:	f092 0f00 	teq	r2, #0
 8000daa:	bf08      	it	eq
 8000dac:	4608      	moveq	r0, r1
 8000dae:	4770      	bx	lr
 8000db0:	ea90 0f01 	teq	r0, r1
 8000db4:	bf1c      	itt	ne
 8000db6:	2000      	movne	r0, #0
 8000db8:	4770      	bxne	lr
 8000dba:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dbe:	d104      	bne.n	8000dca <__addsf3+0x126>
 8000dc0:	0040      	lsls	r0, r0, #1
 8000dc2:	bf28      	it	cs
 8000dc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dc8:	4770      	bx	lr
 8000dca:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dce:	bf3c      	itt	cc
 8000dd0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dd4:	4770      	bxcc	lr
 8000dd6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dda:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de2:	4770      	bx	lr
 8000de4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000de8:	bf16      	itet	ne
 8000dea:	4608      	movne	r0, r1
 8000dec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df0:	4601      	movne	r1, r0
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	bf06      	itte	eq
 8000df6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dfa:	ea90 0f01 	teqeq	r0, r1
 8000dfe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e02:	4770      	bx	lr

08000e04 <__aeabi_ui2f>:
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	e004      	b.n	8000e14 <__aeabi_i2f+0x8>
 8000e0a:	bf00      	nop

08000e0c <__aeabi_i2f>:
 8000e0c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e10:	bf48      	it	mi
 8000e12:	4240      	negmi	r0, r0
 8000e14:	ea5f 0c00 	movs.w	ip, r0
 8000e18:	bf08      	it	eq
 8000e1a:	4770      	bxeq	lr
 8000e1c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e20:	4601      	mov	r1, r0
 8000e22:	f04f 0000 	mov.w	r0, #0
 8000e26:	e01c      	b.n	8000e62 <__aeabi_l2f+0x2a>

08000e28 <__aeabi_ul2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	e00a      	b.n	8000e4c <__aeabi_l2f+0x14>
 8000e36:	bf00      	nop

08000e38 <__aeabi_l2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e44:	d502      	bpl.n	8000e4c <__aeabi_l2f+0x14>
 8000e46:	4240      	negs	r0, r0
 8000e48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4c:	ea5f 0c01 	movs.w	ip, r1
 8000e50:	bf02      	ittt	eq
 8000e52:	4684      	moveq	ip, r0
 8000e54:	4601      	moveq	r1, r0
 8000e56:	2000      	moveq	r0, #0
 8000e58:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e5c:	bf08      	it	eq
 8000e5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e62:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e66:	fabc f28c 	clz	r2, ip
 8000e6a:	3a08      	subs	r2, #8
 8000e6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e70:	db10      	blt.n	8000e94 <__aeabi_l2f+0x5c>
 8000e72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e76:	4463      	add	r3, ip
 8000e78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7c:	f1c2 0220 	rsb	r2, r2, #32
 8000e80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e84:	fa20 f202 	lsr.w	r2, r0, r2
 8000e88:	eb43 0002 	adc.w	r0, r3, r2
 8000e8c:	bf08      	it	eq
 8000e8e:	f020 0001 	biceq.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	f102 0220 	add.w	r2, r2, #32
 8000e98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ea4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eb2:	4770      	bx	lr

08000eb4 <__aeabi_uldivmod>:
 8000eb4:	b953      	cbnz	r3, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb6:	b94a      	cbnz	r2, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	bf08      	it	eq
 8000ebc:	2800      	cmpeq	r0, #0
 8000ebe:	bf1c      	itt	ne
 8000ec0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ec4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ec8:	f000 b96e 	b.w	80011a8 <__aeabi_idiv0>
 8000ecc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ed0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ed4:	f000 f806 	bl	8000ee4 <__udivmoddi4>
 8000ed8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee0:	b004      	add	sp, #16
 8000ee2:	4770      	bx	lr

08000ee4 <__udivmoddi4>:
 8000ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ee8:	9d08      	ldr	r5, [sp, #32]
 8000eea:	4604      	mov	r4, r0
 8000eec:	468c      	mov	ip, r1
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f040 8083 	bne.w	8000ffa <__udivmoddi4+0x116>
 8000ef4:	428a      	cmp	r2, r1
 8000ef6:	4617      	mov	r7, r2
 8000ef8:	d947      	bls.n	8000f8a <__udivmoddi4+0xa6>
 8000efa:	fab2 f282 	clz	r2, r2
 8000efe:	b142      	cbz	r2, 8000f12 <__udivmoddi4+0x2e>
 8000f00:	f1c2 0020 	rsb	r0, r2, #32
 8000f04:	fa24 f000 	lsr.w	r0, r4, r0
 8000f08:	4091      	lsls	r1, r2
 8000f0a:	4097      	lsls	r7, r2
 8000f0c:	ea40 0c01 	orr.w	ip, r0, r1
 8000f10:	4094      	lsls	r4, r2
 8000f12:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000f16:	0c23      	lsrs	r3, r4, #16
 8000f18:	fbbc f6f8 	udiv	r6, ip, r8
 8000f1c:	fa1f fe87 	uxth.w	lr, r7
 8000f20:	fb08 c116 	mls	r1, r8, r6, ip
 8000f24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f28:	fb06 f10e 	mul.w	r1, r6, lr
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	d909      	bls.n	8000f44 <__udivmoddi4+0x60>
 8000f30:	18fb      	adds	r3, r7, r3
 8000f32:	f106 30ff 	add.w	r0, r6, #4294967295
 8000f36:	f080 8119 	bcs.w	800116c <__udivmoddi4+0x288>
 8000f3a:	4299      	cmp	r1, r3
 8000f3c:	f240 8116 	bls.w	800116c <__udivmoddi4+0x288>
 8000f40:	3e02      	subs	r6, #2
 8000f42:	443b      	add	r3, r7
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f58:	45a6      	cmp	lr, r4
 8000f5a:	d909      	bls.n	8000f70 <__udivmoddi4+0x8c>
 8000f5c:	193c      	adds	r4, r7, r4
 8000f5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f62:	f080 8105 	bcs.w	8001170 <__udivmoddi4+0x28c>
 8000f66:	45a6      	cmp	lr, r4
 8000f68:	f240 8102 	bls.w	8001170 <__udivmoddi4+0x28c>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	443c      	add	r4, r7
 8000f70:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f74:	eba4 040e 	sub.w	r4, r4, lr
 8000f78:	2600      	movs	r6, #0
 8000f7a:	b11d      	cbz	r5, 8000f84 <__udivmoddi4+0xa0>
 8000f7c:	40d4      	lsrs	r4, r2
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e9c5 4300 	strd	r4, r3, [r5]
 8000f84:	4631      	mov	r1, r6
 8000f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8a:	b902      	cbnz	r2, 8000f8e <__udivmoddi4+0xaa>
 8000f8c:	deff      	udf	#255	; 0xff
 8000f8e:	fab2 f282 	clz	r2, r2
 8000f92:	2a00      	cmp	r2, #0
 8000f94:	d150      	bne.n	8001038 <__udivmoddi4+0x154>
 8000f96:	1bcb      	subs	r3, r1, r7
 8000f98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9c:	fa1f f887 	uxth.w	r8, r7
 8000fa0:	2601      	movs	r6, #1
 8000fa2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000fa6:	0c21      	lsrs	r1, r4, #16
 8000fa8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000fac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb0:	fb08 f30c 	mul.w	r3, r8, ip
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d907      	bls.n	8000fc8 <__udivmoddi4+0xe4>
 8000fb8:	1879      	adds	r1, r7, r1
 8000fba:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000fbe:	d202      	bcs.n	8000fc6 <__udivmoddi4+0xe2>
 8000fc0:	428b      	cmp	r3, r1
 8000fc2:	f200 80e9 	bhi.w	8001198 <__udivmoddi4+0x2b4>
 8000fc6:	4684      	mov	ip, r0
 8000fc8:	1ac9      	subs	r1, r1, r3
 8000fca:	b2a3      	uxth	r3, r4
 8000fcc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fd0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fd4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000fd8:	fb08 f800 	mul.w	r8, r8, r0
 8000fdc:	45a0      	cmp	r8, r4
 8000fde:	d907      	bls.n	8000ff0 <__udivmoddi4+0x10c>
 8000fe0:	193c      	adds	r4, r7, r4
 8000fe2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fe6:	d202      	bcs.n	8000fee <__udivmoddi4+0x10a>
 8000fe8:	45a0      	cmp	r8, r4
 8000fea:	f200 80d9 	bhi.w	80011a0 <__udivmoddi4+0x2bc>
 8000fee:	4618      	mov	r0, r3
 8000ff0:	eba4 0408 	sub.w	r4, r4, r8
 8000ff4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ff8:	e7bf      	b.n	8000f7a <__udivmoddi4+0x96>
 8000ffa:	428b      	cmp	r3, r1
 8000ffc:	d909      	bls.n	8001012 <__udivmoddi4+0x12e>
 8000ffe:	2d00      	cmp	r5, #0
 8001000:	f000 80b1 	beq.w	8001166 <__udivmoddi4+0x282>
 8001004:	2600      	movs	r6, #0
 8001006:	e9c5 0100 	strd	r0, r1, [r5]
 800100a:	4630      	mov	r0, r6
 800100c:	4631      	mov	r1, r6
 800100e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001012:	fab3 f683 	clz	r6, r3
 8001016:	2e00      	cmp	r6, #0
 8001018:	d14a      	bne.n	80010b0 <__udivmoddi4+0x1cc>
 800101a:	428b      	cmp	r3, r1
 800101c:	d302      	bcc.n	8001024 <__udivmoddi4+0x140>
 800101e:	4282      	cmp	r2, r0
 8001020:	f200 80b8 	bhi.w	8001194 <__udivmoddi4+0x2b0>
 8001024:	1a84      	subs	r4, r0, r2
 8001026:	eb61 0103 	sbc.w	r1, r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	468c      	mov	ip, r1
 800102e:	2d00      	cmp	r5, #0
 8001030:	d0a8      	beq.n	8000f84 <__udivmoddi4+0xa0>
 8001032:	e9c5 4c00 	strd	r4, ip, [r5]
 8001036:	e7a5      	b.n	8000f84 <__udivmoddi4+0xa0>
 8001038:	f1c2 0320 	rsb	r3, r2, #32
 800103c:	fa20 f603 	lsr.w	r6, r0, r3
 8001040:	4097      	lsls	r7, r2
 8001042:	fa01 f002 	lsl.w	r0, r1, r2
 8001046:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800104a:	40d9      	lsrs	r1, r3
 800104c:	4330      	orrs	r0, r6
 800104e:	0c03      	lsrs	r3, r0, #16
 8001050:	fbb1 f6fe 	udiv	r6, r1, lr
 8001054:	fa1f f887 	uxth.w	r8, r7
 8001058:	fb0e 1116 	mls	r1, lr, r6, r1
 800105c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001060:	fb06 f108 	mul.w	r1, r6, r8
 8001064:	4299      	cmp	r1, r3
 8001066:	fa04 f402 	lsl.w	r4, r4, r2
 800106a:	d909      	bls.n	8001080 <__udivmoddi4+0x19c>
 800106c:	18fb      	adds	r3, r7, r3
 800106e:	f106 3cff 	add.w	ip, r6, #4294967295
 8001072:	f080 808d 	bcs.w	8001190 <__udivmoddi4+0x2ac>
 8001076:	4299      	cmp	r1, r3
 8001078:	f240 808a 	bls.w	8001190 <__udivmoddi4+0x2ac>
 800107c:	3e02      	subs	r6, #2
 800107e:	443b      	add	r3, r7
 8001080:	1a5b      	subs	r3, r3, r1
 8001082:	b281      	uxth	r1, r0
 8001084:	fbb3 f0fe 	udiv	r0, r3, lr
 8001088:	fb0e 3310 	mls	r3, lr, r0, r3
 800108c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001090:	fb00 f308 	mul.w	r3, r0, r8
 8001094:	428b      	cmp	r3, r1
 8001096:	d907      	bls.n	80010a8 <__udivmoddi4+0x1c4>
 8001098:	1879      	adds	r1, r7, r1
 800109a:	f100 3cff 	add.w	ip, r0, #4294967295
 800109e:	d273      	bcs.n	8001188 <__udivmoddi4+0x2a4>
 80010a0:	428b      	cmp	r3, r1
 80010a2:	d971      	bls.n	8001188 <__udivmoddi4+0x2a4>
 80010a4:	3802      	subs	r0, #2
 80010a6:	4439      	add	r1, r7
 80010a8:	1acb      	subs	r3, r1, r3
 80010aa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80010ae:	e778      	b.n	8000fa2 <__udivmoddi4+0xbe>
 80010b0:	f1c6 0c20 	rsb	ip, r6, #32
 80010b4:	fa03 f406 	lsl.w	r4, r3, r6
 80010b8:	fa22 f30c 	lsr.w	r3, r2, ip
 80010bc:	431c      	orrs	r4, r3
 80010be:	fa20 f70c 	lsr.w	r7, r0, ip
 80010c2:	fa01 f306 	lsl.w	r3, r1, r6
 80010c6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80010ca:	fa21 f10c 	lsr.w	r1, r1, ip
 80010ce:	431f      	orrs	r7, r3
 80010d0:	0c3b      	lsrs	r3, r7, #16
 80010d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010d6:	fa1f f884 	uxth.w	r8, r4
 80010da:	fb0e 1119 	mls	r1, lr, r9, r1
 80010de:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80010e2:	fb09 fa08 	mul.w	sl, r9, r8
 80010e6:	458a      	cmp	sl, r1
 80010e8:	fa02 f206 	lsl.w	r2, r2, r6
 80010ec:	fa00 f306 	lsl.w	r3, r0, r6
 80010f0:	d908      	bls.n	8001104 <__udivmoddi4+0x220>
 80010f2:	1861      	adds	r1, r4, r1
 80010f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80010f8:	d248      	bcs.n	800118c <__udivmoddi4+0x2a8>
 80010fa:	458a      	cmp	sl, r1
 80010fc:	d946      	bls.n	800118c <__udivmoddi4+0x2a8>
 80010fe:	f1a9 0902 	sub.w	r9, r9, #2
 8001102:	4421      	add	r1, r4
 8001104:	eba1 010a 	sub.w	r1, r1, sl
 8001108:	b2bf      	uxth	r7, r7
 800110a:	fbb1 f0fe 	udiv	r0, r1, lr
 800110e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001112:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001116:	fb00 f808 	mul.w	r8, r0, r8
 800111a:	45b8      	cmp	r8, r7
 800111c:	d907      	bls.n	800112e <__udivmoddi4+0x24a>
 800111e:	19e7      	adds	r7, r4, r7
 8001120:	f100 31ff 	add.w	r1, r0, #4294967295
 8001124:	d22e      	bcs.n	8001184 <__udivmoddi4+0x2a0>
 8001126:	45b8      	cmp	r8, r7
 8001128:	d92c      	bls.n	8001184 <__udivmoddi4+0x2a0>
 800112a:	3802      	subs	r0, #2
 800112c:	4427      	add	r7, r4
 800112e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001132:	eba7 0708 	sub.w	r7, r7, r8
 8001136:	fba0 8902 	umull	r8, r9, r0, r2
 800113a:	454f      	cmp	r7, r9
 800113c:	46c6      	mov	lr, r8
 800113e:	4649      	mov	r1, r9
 8001140:	d31a      	bcc.n	8001178 <__udivmoddi4+0x294>
 8001142:	d017      	beq.n	8001174 <__udivmoddi4+0x290>
 8001144:	b15d      	cbz	r5, 800115e <__udivmoddi4+0x27a>
 8001146:	ebb3 020e 	subs.w	r2, r3, lr
 800114a:	eb67 0701 	sbc.w	r7, r7, r1
 800114e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001152:	40f2      	lsrs	r2, r6
 8001154:	ea4c 0202 	orr.w	r2, ip, r2
 8001158:	40f7      	lsrs	r7, r6
 800115a:	e9c5 2700 	strd	r2, r7, [r5]
 800115e:	2600      	movs	r6, #0
 8001160:	4631      	mov	r1, r6
 8001162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001166:	462e      	mov	r6, r5
 8001168:	4628      	mov	r0, r5
 800116a:	e70b      	b.n	8000f84 <__udivmoddi4+0xa0>
 800116c:	4606      	mov	r6, r0
 800116e:	e6e9      	b.n	8000f44 <__udivmoddi4+0x60>
 8001170:	4618      	mov	r0, r3
 8001172:	e6fd      	b.n	8000f70 <__udivmoddi4+0x8c>
 8001174:	4543      	cmp	r3, r8
 8001176:	d2e5      	bcs.n	8001144 <__udivmoddi4+0x260>
 8001178:	ebb8 0e02 	subs.w	lr, r8, r2
 800117c:	eb69 0104 	sbc.w	r1, r9, r4
 8001180:	3801      	subs	r0, #1
 8001182:	e7df      	b.n	8001144 <__udivmoddi4+0x260>
 8001184:	4608      	mov	r0, r1
 8001186:	e7d2      	b.n	800112e <__udivmoddi4+0x24a>
 8001188:	4660      	mov	r0, ip
 800118a:	e78d      	b.n	80010a8 <__udivmoddi4+0x1c4>
 800118c:	4681      	mov	r9, r0
 800118e:	e7b9      	b.n	8001104 <__udivmoddi4+0x220>
 8001190:	4666      	mov	r6, ip
 8001192:	e775      	b.n	8001080 <__udivmoddi4+0x19c>
 8001194:	4630      	mov	r0, r6
 8001196:	e74a      	b.n	800102e <__udivmoddi4+0x14a>
 8001198:	f1ac 0c02 	sub.w	ip, ip, #2
 800119c:	4439      	add	r1, r7
 800119e:	e713      	b.n	8000fc8 <__udivmoddi4+0xe4>
 80011a0:	3802      	subs	r0, #2
 80011a2:	443c      	add	r4, r7
 80011a4:	e724      	b.n	8000ff0 <__udivmoddi4+0x10c>
 80011a6:	bf00      	nop

080011a8 <__aeabi_idiv0>:
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b5b0      	push	{r4, r5, r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b2:	f001 fd29 	bl	8002c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b6:	f000 f85f 	bl	8001278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ba:	f000 fa09 	bl	80015d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80011be:	f000 f9e7 	bl	8001590 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011c2:	f000 f9bb 	bl	800153c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80011c6:	f000 f911 	bl	80013ec <MX_SPI3_Init>
  MX_ADC1_Init();
 80011ca:	f000 f8bd 	bl	8001348 <MX_ADC1_Init>
  MX_TIM3_Init();
 80011ce:	f000 f945 	bl	800145c <MX_TIM3_Init>
  MX_TIM11_Init();
 80011d2:	f000 f98f 	bl	80014f4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim3);
 80011d6:	481f      	ldr	r0, [pc, #124]	; (8001254 <main+0xa8>)
 80011d8:	f004 fa10 	bl	80055fc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 80011dc:	481e      	ldr	r0, [pc, #120]	; (8001258 <main+0xac>)
 80011de:	f004 fa67 	bl	80056b0 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 80011e2:	2201      	movs	r2, #1
 80011e4:	491d      	ldr	r1, [pc, #116]	; (800125c <main+0xb0>)
 80011e6:	481e      	ldr	r0, [pc, #120]	; (8001260 <main+0xb4>)
 80011e8:	f001 ff04 	bl	8002ff4 <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011f2:	481c      	ldr	r0, [pc, #112]	; (8001264 <main+0xb8>)
 80011f4:	f003 f980 	bl	80044f8 <HAL_GPIO_WritePin>

	generatorInit(&ControlVar);
 80011f8:	481b      	ldr	r0, [pc, #108]	; (8001268 <main+0xbc>)
 80011fa:	f000 ff6f 	bl	80020dc <generatorInit>

	updateStatus();
 80011fe:	f000 fe5f 	bl	8001ec0 <updateStatus>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		//Read UART
		HAL_UART_Receive_IT(&huart2,  (uint8_t*)RxDataBuffer, 32);
 8001202:	2220      	movs	r2, #32
 8001204:	4919      	ldr	r1, [pc, #100]	; (800126c <main+0xc0>)
 8001206:	481a      	ldr	r0, [pc, #104]	; (8001270 <main+0xc4>)
 8001208:	f004 ff23 	bl	8006052 <HAL_UART_Receive_IT>

		int16_t inputchar = UARTRecieveIT();
 800120c:	f000 ff36 	bl	800207c <UARTRecieveIT>
 8001210:	4603      	mov	r3, r0
 8001212:	80fb      	strh	r3, [r7, #6]
		if (inputchar!=-1)
 8001214:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800121c:	d004      	beq.n	8001228 <main+0x7c>
		{
			updateUI(inputchar);
 800121e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fa74 	bl	8001710 <updateUI>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		static uint64_t timestamp = 0;
		if (micros() - timestamp > 100) // f 10kHz or T 100uS
 8001228:	f001 f9ea 	bl	8002600 <micros>
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <main+0xc8>)
 800122e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001232:	1a84      	subs	r4, r0, r2
 8001234:	eb61 0503 	sbc.w	r5, r1, r3
 8001238:	2d00      	cmp	r5, #0
 800123a:	bf08      	it	eq
 800123c:	2c65      	cmpeq	r4, #101	; 0x65
 800123e:	d3e0      	bcc.n	8001202 <main+0x56>
		{
			timestamp = micros();
 8001240:	f001 f9de 	bl	8002600 <micros>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	490a      	ldr	r1, [pc, #40]	; (8001274 <main+0xc8>)
 800124a:	e9c1 2300 	strd	r2, r3, [r1]
			generator();
 800124e:	f000 ff73 	bl	8002138 <generator>
	{
 8001252:	e7d6      	b.n	8001202 <main+0x56>
 8001254:	20000278 	.word	0x20000278
 8001258:	20000360 	.word	0x20000360
 800125c:	200001fc 	.word	0x200001fc
 8001260:	20000318 	.word	0x20000318
 8001264:	40020000 	.word	0x40020000
 8001268:	20000210 	.word	0x20000210
 800126c:	20000238 	.word	0x20000238
 8001270:	20000408 	.word	0x20000408
 8001274:	20000260 	.word	0x20000260

08001278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b094      	sub	sp, #80	; 0x50
 800127c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800127e:	f107 0320 	add.w	r3, r7, #32
 8001282:	2230      	movs	r2, #48	; 0x30
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f005 fcae 	bl	8006be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800128c:	f107 030c 	add.w	r3, r7, #12
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	4b27      	ldr	r3, [pc, #156]	; (8001340 <SystemClock_Config+0xc8>)
 80012a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a4:	4a26      	ldr	r2, [pc, #152]	; (8001340 <SystemClock_Config+0xc8>)
 80012a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012aa:	6413      	str	r3, [r2, #64]	; 0x40
 80012ac:	4b24      	ldr	r3, [pc, #144]	; (8001340 <SystemClock_Config+0xc8>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b8:	2300      	movs	r3, #0
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <SystemClock_Config+0xcc>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a20      	ldr	r2, [pc, #128]	; (8001344 <SystemClock_Config+0xcc>)
 80012c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <SystemClock_Config+0xcc>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012d4:	2302      	movs	r3, #2
 80012d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d8:	2301      	movs	r3, #1
 80012da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012dc:	2310      	movs	r3, #16
 80012de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e0:	2302      	movs	r3, #2
 80012e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012e4:	2300      	movs	r3, #0
 80012e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012e8:	2308      	movs	r3, #8
 80012ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80012ec:	2364      	movs	r3, #100	; 0x64
 80012ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012f0:	2302      	movs	r3, #2
 80012f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012f4:	2304      	movs	r3, #4
 80012f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f8:	f107 0320 	add.w	r3, r7, #32
 80012fc:	4618      	mov	r0, r3
 80012fe:	f003 f915 	bl	800452c <HAL_RCC_OscConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001308:	f001 f994 	bl	8002634 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130c:	230f      	movs	r3, #15
 800130e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001310:	2302      	movs	r3, #2
 8001312:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001318:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800131c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001322:	f107 030c 	add.w	r3, r7, #12
 8001326:	2103      	movs	r1, #3
 8001328:	4618      	mov	r0, r3
 800132a:	f003 fb77 	bl	8004a1c <HAL_RCC_ClockConfig>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001334:	f001 f97e 	bl	8002634 <Error_Handler>
  }
}
 8001338:	bf00      	nop
 800133a:	3750      	adds	r7, #80	; 0x50
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40023800 	.word	0x40023800
 8001344:	40007000 	.word	0x40007000

08001348 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800135a:	4b22      	ldr	r3, [pc, #136]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800135c:	4a22      	ldr	r2, [pc, #136]	; (80013e8 <MX_ADC1_Init+0xa0>)
 800135e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001360:	4b20      	ldr	r3, [pc, #128]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001362:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001366:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001368:	4b1e      	ldr	r3, [pc, #120]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800136e:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001370:	2201      	movs	r2, #1
 8001372:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001374:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001376:	2200      	movs	r2, #0
 8001378:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800137a:	4b1a      	ldr	r3, [pc, #104]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001384:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800138a:	4b16      	ldr	r3, [pc, #88]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800138c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001390:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001394:	2200      	movs	r2, #0
 8001396:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001398:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800139a:	2201      	movs	r2, #1
 800139c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ac:	480d      	ldr	r0, [pc, #52]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013ae:	f001 fc9d 	bl	8002cec <HAL_ADC_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80013b8:	f001 f93c 	bl	8002634 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013bc:	2300      	movs	r3, #0
 80013be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013c0:	2301      	movs	r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013c4:	2300      	movs	r3, #0
 80013c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c8:	463b      	mov	r3, r7
 80013ca:	4619      	mov	r1, r3
 80013cc:	4805      	ldr	r0, [pc, #20]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013ce:	f001 ff29 	bl	8003224 <HAL_ADC_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80013d8:	f001 f92c 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000318 	.word	0x20000318
 80013e8:	40012000 	.word	0x40012000

080013ec <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80013f0:	4b18      	ldr	r3, [pc, #96]	; (8001454 <MX_SPI3_Init+0x68>)
 80013f2:	4a19      	ldr	r2, [pc, #100]	; (8001458 <MX_SPI3_Init+0x6c>)
 80013f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013f6:	4b17      	ldr	r3, [pc, #92]	; (8001454 <MX_SPI3_Init+0x68>)
 80013f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013fe:	4b15      	ldr	r3, [pc, #84]	; (8001454 <MX_SPI3_Init+0x68>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <MX_SPI3_Init+0x68>)
 8001406:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800140a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <MX_SPI3_Init+0x68>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <MX_SPI3_Init+0x68>)
 8001414:	2200      	movs	r2, #0
 8001416:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <MX_SPI3_Init+0x68>)
 800141a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800141e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001420:	4b0c      	ldr	r3, [pc, #48]	; (8001454 <MX_SPI3_Init+0x68>)
 8001422:	2220      	movs	r2, #32
 8001424:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001426:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <MX_SPI3_Init+0x68>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800142c:	4b09      	ldr	r3, [pc, #36]	; (8001454 <MX_SPI3_Init+0x68>)
 800142e:	2200      	movs	r2, #0
 8001430:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001432:	4b08      	ldr	r3, [pc, #32]	; (8001454 <MX_SPI3_Init+0x68>)
 8001434:	2200      	movs	r2, #0
 8001436:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <MX_SPI3_Init+0x68>)
 800143a:	220a      	movs	r2, #10
 800143c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	; (8001454 <MX_SPI3_Init+0x68>)
 8001440:	f003 fce8 	bl	8004e14 <HAL_SPI_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800144a:	f001 f8f3 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200002c0 	.word	0x200002c0
 8001458:	40003c00 	.word	0x40003c00

0800145c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001462:	f107 0308 	add.w	r3, r7, #8
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001470:	463b      	mov	r3, r7
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001478:	4b1c      	ldr	r3, [pc, #112]	; (80014ec <MX_TIM3_Init+0x90>)
 800147a:	4a1d      	ldr	r2, [pc, #116]	; (80014f0 <MX_TIM3_Init+0x94>)
 800147c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100;
 800147e:	4b1b      	ldr	r3, [pc, #108]	; (80014ec <MX_TIM3_Init+0x90>)
 8001480:	2264      	movs	r2, #100	; 0x64
 8001482:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001484:	4b19      	ldr	r3, [pc, #100]	; (80014ec <MX_TIM3_Init+0x90>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 800148a:	4b18      	ldr	r3, [pc, #96]	; (80014ec <MX_TIM3_Init+0x90>)
 800148c:	2264      	movs	r2, #100	; 0x64
 800148e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001490:	4b16      	ldr	r3, [pc, #88]	; (80014ec <MX_TIM3_Init+0x90>)
 8001492:	2200      	movs	r2, #0
 8001494:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001496:	4b15      	ldr	r3, [pc, #84]	; (80014ec <MX_TIM3_Init+0x90>)
 8001498:	2200      	movs	r2, #0
 800149a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800149c:	4813      	ldr	r0, [pc, #76]	; (80014ec <MX_TIM3_Init+0x90>)
 800149e:	f004 f85d 	bl	800555c <HAL_TIM_Base_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80014a8:	f001 f8c4 	bl	8002634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	4619      	mov	r1, r3
 80014b8:	480c      	ldr	r0, [pc, #48]	; (80014ec <MX_TIM3_Init+0x90>)
 80014ba:	f004 fa63 	bl	8005984 <HAL_TIM_ConfigClockSource>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80014c4:	f001 f8b6 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014c8:	2320      	movs	r3, #32
 80014ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014d0:	463b      	mov	r3, r7
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <MX_TIM3_Init+0x90>)
 80014d6:	f004 fc5b 	bl	8005d90 <HAL_TIMEx_MasterConfigSynchronization>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80014e0:	f001 f8a8 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014e4:	bf00      	nop
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000278 	.word	0x20000278
 80014f0:	40000400 	.word	0x40000400

080014f4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80014f8:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <MX_TIM11_Init+0x40>)
 80014fa:	4a0f      	ldr	r2, [pc, #60]	; (8001538 <MX_TIM11_Init+0x44>)
 80014fc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100;
 80014fe:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <MX_TIM11_Init+0x40>)
 8001500:	2264      	movs	r2, #100	; 0x64
 8001502:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <MX_TIM11_Init+0x40>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <MX_TIM11_Init+0x40>)
 800150c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001510:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001512:	4b08      	ldr	r3, [pc, #32]	; (8001534 <MX_TIM11_Init+0x40>)
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <MX_TIM11_Init+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800151e:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_TIM11_Init+0x40>)
 8001520:	f004 f81c 	bl	800555c <HAL_TIM_Base_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800152a:	f001 f883 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000360 	.word	0x20000360
 8001538:	40014800 	.word	0x40014800

0800153c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001542:	4a12      	ldr	r2, [pc, #72]	; (800158c <MX_USART2_UART_Init+0x50>)
 8001544:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800154c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001562:	220c      	movs	r2, #12
 8001564:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001574:	f004 fc8e 	bl	8005e94 <HAL_UART_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800157e:	f001 f859 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000408 	.word	0x20000408
 800158c:	40004400 	.word	0x40004400

08001590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <MX_DMA_Init+0x3c>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	4a0b      	ldr	r2, [pc, #44]	; (80015cc <MX_DMA_Init+0x3c>)
 80015a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015a4:	6313      	str	r3, [r2, #48]	; 0x30
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <MX_DMA_Init+0x3c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2038      	movs	r0, #56	; 0x38
 80015b8:	f002 f9c9 	bl	800394e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015bc:	2038      	movs	r0, #56	; 0x38
 80015be:	f002 f9e2 	bl	8003986 <HAL_NVIC_EnableIRQ>

}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800

080015d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	; 0x28
 80015d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	60da      	str	r2, [r3, #12]
 80015e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4b44      	ldr	r3, [pc, #272]	; (80016fc <MX_GPIO_Init+0x12c>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	4a43      	ldr	r2, [pc, #268]	; (80016fc <MX_GPIO_Init+0x12c>)
 80015f0:	f043 0304 	orr.w	r3, r3, #4
 80015f4:	6313      	str	r3, [r2, #48]	; 0x30
 80015f6:	4b41      	ldr	r3, [pc, #260]	; (80016fc <MX_GPIO_Init+0x12c>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	f003 0304 	and.w	r3, r3, #4
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	4b3d      	ldr	r3, [pc, #244]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a3c      	ldr	r2, [pc, #240]	; (80016fc <MX_GPIO_Init+0x12c>)
 800160c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b3a      	ldr	r3, [pc, #232]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	4b36      	ldr	r3, [pc, #216]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a35      	ldr	r2, [pc, #212]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b33      	ldr	r3, [pc, #204]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	4b2f      	ldr	r3, [pc, #188]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a2e      	ldr	r2, [pc, #184]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001644:	f043 0302 	orr.w	r3, r3, #2
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <MX_GPIO_Init+0x12c>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	2120      	movs	r1, #32
 800165a:	4829      	ldr	r0, [pc, #164]	; (8001700 <MX_GPIO_Init+0x130>)
 800165c:	f002 ff4c 	bl	80044f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8001660:	2201      	movs	r2, #1
 8001662:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001666:	4827      	ldr	r0, [pc, #156]	; (8001704 <MX_GPIO_Init+0x134>)
 8001668:	f002 ff46 	bl	80044f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 800166c:	2201      	movs	r2, #1
 800166e:	2180      	movs	r1, #128	; 0x80
 8001670:	4825      	ldr	r0, [pc, #148]	; (8001708 <MX_GPIO_Init+0x138>)
 8001672:	f002 ff41 	bl	80044f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 8001676:	2201      	movs	r2, #1
 8001678:	f44f 7100 	mov.w	r1, #512	; 0x200
 800167c:	4820      	ldr	r0, [pc, #128]	; (8001700 <MX_GPIO_Init+0x130>)
 800167e:	f002 ff3b 	bl	80044f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001682:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <MX_GPIO_Init+0x13c>)
 800168a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	4619      	mov	r1, r3
 8001696:	481c      	ldr	r0, [pc, #112]	; (8001708 <MX_GPIO_Init+0x138>)
 8001698:	f002 fd92 	bl	80041c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 800169c:	f44f 7308 	mov.w	r3, #544	; 0x220
 80016a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2300      	movs	r3, #0
 80016ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	4619      	mov	r1, r3
 80016b4:	4812      	ldr	r0, [pc, #72]	; (8001700 <MX_GPIO_Init+0x130>)
 80016b6:	f002 fd83 	bl	80041c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 80016ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c0:	2301      	movs	r3, #1
 80016c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 80016cc:	f107 0314 	add.w	r3, r7, #20
 80016d0:	4619      	mov	r1, r3
 80016d2:	480c      	ldr	r0, [pc, #48]	; (8001704 <MX_GPIO_Init+0x134>)
 80016d4:	f002 fd74 	bl	80041c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016dc:	2301      	movs	r3, #1
 80016de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2300      	movs	r3, #0
 80016e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	4806      	ldr	r0, [pc, #24]	; (8001708 <MX_GPIO_Init+0x138>)
 80016f0:	f002 fd66 	bl	80041c0 <HAL_GPIO_Init>

}
 80016f4:	bf00      	nop
 80016f6:	3728      	adds	r7, #40	; 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40023800 	.word	0x40023800
 8001700:	40020000 	.word	0x40020000
 8001704:	40020400 	.word	0x40020400
 8001708:	40020800 	.word	0x40020800
 800170c:	10210000 	.word	0x10210000

08001710 <updateUI>:

/* USER CODE BEGIN 4 */

void updateUI(int16_t dataIn)
{
 8001710:	b5b0      	push	{r4, r5, r7, lr}
 8001712:	b0c2      	sub	sp, #264	; 0x108
 8001714:	af00      	add	r7, sp, #0
 8001716:	4602      	mov	r2, r0
 8001718:	1dbb      	adds	r3, r7, #6
 800171a:	801a      	strh	r2, [r3, #0]
	char temp[256];

	switch (UIState)
 800171c:	4bc0      	ldr	r3, [pc, #768]	; (8001a20 <updateUI+0x310>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b04      	cmp	r3, #4
 8001722:	f200 83a6 	bhi.w	8001e72 <updateUI+0x762>
 8001726:	a201      	add	r2, pc, #4	; (adr r2, 800172c <updateUI+0x1c>)
 8001728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172c:	08001741 	.word	0x08001741
 8001730:	08001883 	.word	0x08001883
 8001734:	080018d1 	.word	0x080018d1
 8001738:	08001a7b 	.word	0x08001a7b
 800173c:	08001c57 	.word	0x08001c57
	{
		case Main:
			if (dataIn == 'm')
 8001740:	1dbb      	adds	r3, r7, #6
 8001742:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001746:	2b6d      	cmp	r3, #109	; 0x6d
 8001748:	d131      	bne.n	80017ae <updateUI+0x9e>
			{
				if (ControlVar.wave_mode == 0) {		//sawtooth
 800174a:	4bb6      	ldr	r3, [pc, #728]	; (8001a24 <updateUI+0x314>)
 800174c:	7e1b      	ldrb	r3, [r3, #24]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d106      	bne.n	8001760 <updateUI+0x50>
					sprintf(temp,
 8001752:	f107 0308 	add.w	r3, r7, #8
 8001756:	49b4      	ldr	r1, [pc, #720]	; (8001a28 <updateUI+0x318>)
 8001758:	4618      	mov	r0, r3
 800175a:	f005 feb7 	bl	80074cc <siprintf>
 800175e:	e014      	b.n	800178a <updateUI+0x7a>
							"========================\r\n"
					  		"[n] Sine-wave\r\n"
							"[q] Square-wave\r\n"
							"[x] back\r\n");
				}
				else if (ControlVar.wave_mode == 1) {	//sine-wave
 8001760:	4bb0      	ldr	r3, [pc, #704]	; (8001a24 <updateUI+0x314>)
 8001762:	7e1b      	ldrb	r3, [r3, #24]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d106      	bne.n	8001776 <updateUI+0x66>
					sprintf(temp,
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	49af      	ldr	r1, [pc, #700]	; (8001a2c <updateUI+0x31c>)
 800176e:	4618      	mov	r0, r3
 8001770:	f005 feac 	bl	80074cc <siprintf>
 8001774:	e009      	b.n	800178a <updateUI+0x7a>
							"========================\r\n"
					  		"[w] Sawtooth\r\n"
							"[q] Square-wave\r\n"
							"[x] back\r\n");
				}
				else if (ControlVar.wave_mode == 1) {	//square-wave
 8001776:	4bab      	ldr	r3, [pc, #684]	; (8001a24 <updateUI+0x314>)
 8001778:	7e1b      	ldrb	r3, [r3, #24]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d105      	bne.n	800178a <updateUI+0x7a>
					sprintf(temp,
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	49ab      	ldr	r1, [pc, #684]	; (8001a30 <updateUI+0x320>)
 8001784:	4618      	mov	r0, r3
 8001786:	f005 fea1 	bl	80074cc <siprintf>
							"========================\r\n"
					  		"[w] Sawtooth\r\n"
							"[n] Sine-wave\r\n"
							"[x] back\r\n");
				}
				HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 800178a:	f107 0308 	add.w	r3, r7, #8
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fd26 	bl	80001e0 <strlen>
 8001794:	4603      	mov	r3, r0
 8001796:	b29a      	uxth	r2, r3
 8001798:	f107 0108 	add.w	r1, r7, #8
 800179c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a0:	48a4      	ldr	r0, [pc, #656]	; (8001a34 <updateUI+0x324>)
 80017a2:	f004 fbc4 	bl	8005f2e <HAL_UART_Transmit>

				UIState = Change_mode;
 80017a6:	4b9e      	ldr	r3, [pc, #632]	; (8001a20 <updateUI+0x310>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	701a      	strb	r2, [r3, #0]
						ControlVar.min_voltage);
				HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);

				UIState = Change_min_voltage;
			}
			break;
 80017ac:	e363      	b.n	8001e76 <updateUI+0x766>
			else if (dataIn == 'f')
 80017ae:	1dbb      	adds	r3, r7, #6
 80017b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017b4:	2b66      	cmp	r3, #102	; 0x66
 80017b6:	d11d      	bne.n	80017f4 <updateUI+0xe4>
						ControlVar.frequency);
 80017b8:	4b9a      	ldr	r3, [pc, #616]	; (8001a24 <updateUI+0x314>)
 80017ba:	689b      	ldr	r3, [r3, #8]
				sprintf(temp,
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fecb 	bl	8000558 <__aeabi_f2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	f107 0008 	add.w	r0, r7, #8
 80017ca:	499b      	ldr	r1, [pc, #620]	; (8001a38 <updateUI+0x328>)
 80017cc:	f005 fe7e 	bl	80074cc <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fd03 	bl	80001e0 <strlen>
 80017da:	4603      	mov	r3, r0
 80017dc:	b29a      	uxth	r2, r3
 80017de:	f107 0108 	add.w	r1, r7, #8
 80017e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017e6:	4893      	ldr	r0, [pc, #588]	; (8001a34 <updateUI+0x324>)
 80017e8:	f004 fba1 	bl	8005f2e <HAL_UART_Transmit>
				UIState = Change_frequency;
 80017ec:	4b8c      	ldr	r3, [pc, #560]	; (8001a20 <updateUI+0x310>)
 80017ee:	2202      	movs	r2, #2
 80017f0:	701a      	strb	r2, [r3, #0]
			break;
 80017f2:	e340      	b.n	8001e76 <updateUI+0x766>
			else if (dataIn == 'a')
 80017f4:	1dbb      	adds	r3, r7, #6
 80017f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017fa:	2b61      	cmp	r3, #97	; 0x61
 80017fc:	d11d      	bne.n	800183a <updateUI+0x12a>
						ControlVar.max_voltage);
 80017fe:	4b89      	ldr	r3, [pc, #548]	; (8001a24 <updateUI+0x314>)
 8001800:	68db      	ldr	r3, [r3, #12]
				sprintf(temp,
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fea8 	bl	8000558 <__aeabi_f2d>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	f107 0008 	add.w	r0, r7, #8
 8001810:	498a      	ldr	r1, [pc, #552]	; (8001a3c <updateUI+0x32c>)
 8001812:	f005 fe5b 	bl	80074cc <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001816:	f107 0308 	add.w	r3, r7, #8
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fce0 	bl	80001e0 <strlen>
 8001820:	4603      	mov	r3, r0
 8001822:	b29a      	uxth	r2, r3
 8001824:	f107 0108 	add.w	r1, r7, #8
 8001828:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182c:	4881      	ldr	r0, [pc, #516]	; (8001a34 <updateUI+0x324>)
 800182e:	f004 fb7e 	bl	8005f2e <HAL_UART_Transmit>
				UIState = Change_max_voltage;
 8001832:	4b7b      	ldr	r3, [pc, #492]	; (8001a20 <updateUI+0x310>)
 8001834:	2203      	movs	r2, #3
 8001836:	701a      	strb	r2, [r3, #0]
			break;
 8001838:	e31d      	b.n	8001e76 <updateUI+0x766>
			else if (dataIn == 'i')
 800183a:	1dbb      	adds	r3, r7, #6
 800183c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001840:	2b69      	cmp	r3, #105	; 0x69
 8001842:	f040 8318 	bne.w	8001e76 <updateUI+0x766>
						ControlVar.min_voltage);
 8001846:	4b77      	ldr	r3, [pc, #476]	; (8001a24 <updateUI+0x314>)
 8001848:	691b      	ldr	r3, [r3, #16]
				sprintf(temp,
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fe84 	bl	8000558 <__aeabi_f2d>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	f107 0008 	add.w	r0, r7, #8
 8001858:	4979      	ldr	r1, [pc, #484]	; (8001a40 <updateUI+0x330>)
 800185a:	f005 fe37 	bl	80074cc <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 800185e:	f107 0308 	add.w	r3, r7, #8
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fcbc 	bl	80001e0 <strlen>
 8001868:	4603      	mov	r3, r0
 800186a:	b29a      	uxth	r2, r3
 800186c:	f107 0108 	add.w	r1, r7, #8
 8001870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001874:	486f      	ldr	r0, [pc, #444]	; (8001a34 <updateUI+0x324>)
 8001876:	f004 fb5a 	bl	8005f2e <HAL_UART_Transmit>
				UIState = Change_min_voltage;
 800187a:	4b69      	ldr	r3, [pc, #420]	; (8001a20 <updateUI+0x310>)
 800187c:	2204      	movs	r2, #4
 800187e:	701a      	strb	r2, [r3, #0]
			break;
 8001880:	e2f9      	b.n	8001e76 <updateUI+0x766>

		case Change_mode:
			if (dataIn == 'w') {
 8001882:	1dbb      	adds	r3, r7, #6
 8001884:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001888:	2b77      	cmp	r3, #119	; 0x77
 800188a:	d103      	bne.n	8001894 <updateUI+0x184>
				ControlVar.wave_mode = 0;
 800188c:	4b65      	ldr	r3, [pc, #404]	; (8001a24 <updateUI+0x314>)
 800188e:	2200      	movs	r2, #0
 8001890:	761a      	strb	r2, [r3, #24]
 8001892:	e017      	b.n	80018c4 <updateUI+0x1b4>
			}
			else if (dataIn == 'n') {
 8001894:	1dbb      	adds	r3, r7, #6
 8001896:	f9b3 3000 	ldrsh.w	r3, [r3]
 800189a:	2b6e      	cmp	r3, #110	; 0x6e
 800189c:	d103      	bne.n	80018a6 <updateUI+0x196>
				ControlVar.wave_mode = 1;
 800189e:	4b61      	ldr	r3, [pc, #388]	; (8001a24 <updateUI+0x314>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	761a      	strb	r2, [r3, #24]
 80018a4:	e00e      	b.n	80018c4 <updateUI+0x1b4>
			}
			else if (dataIn == 'q') {
 80018a6:	1dbb      	adds	r3, r7, #6
 80018a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ac:	2b71      	cmp	r3, #113	; 0x71
 80018ae:	d103      	bne.n	80018b8 <updateUI+0x1a8>
				ControlVar.wave_mode = 2;
 80018b0:	4b5c      	ldr	r3, [pc, #368]	; (8001a24 <updateUI+0x314>)
 80018b2:	2202      	movs	r2, #2
 80018b4:	761a      	strb	r2, [r3, #24]
 80018b6:	e005      	b.n	80018c4 <updateUI+0x1b4>
			}
			else if (dataIn == 'x') {
 80018b8:	1dbb      	adds	r3, r7, #6
 80018ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018be:	2b78      	cmp	r3, #120	; 0x78
 80018c0:	f040 82db 	bne.w	8001e7a <updateUI+0x76a>
			}
			else {break;}

			updateStatus();
 80018c4:	f000 fafc 	bl	8001ec0 <updateStatus>

			UIState = Main;
 80018c8:	4b55      	ldr	r3, [pc, #340]	; (8001a20 <updateUI+0x310>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
			break;
 80018ce:	e2db      	b.n	8001e88 <updateUI+0x778>

		case Change_frequency:
			if (dataIn == '1' && ControlVar.frequency<=9.0001) {
 80018d0:	1dbb      	adds	r3, r7, #6
 80018d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018d6:	2b31      	cmp	r3, #49	; 0x31
 80018d8:	d117      	bne.n	800190a <updateUI+0x1fa>
 80018da:	4b52      	ldr	r3, [pc, #328]	; (8001a24 <updateUI+0x314>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fe3a 	bl	8000558 <__aeabi_f2d>
 80018e4:	a344      	add	r3, pc, #272	; (adr r3, 80019f8 <updateUI+0x2e8>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7ff f909 	bl	8000b00 <__aeabi_dcmple>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d00a      	beq.n	800190a <updateUI+0x1fa>
				ControlVar.frequency += 1;
 80018f4:	4b4b      	ldr	r3, [pc, #300]	; (8001a24 <updateUI+0x314>)
 80018f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80018fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80018fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001902:	4b48      	ldr	r3, [pc, #288]	; (8001a24 <updateUI+0x314>)
 8001904:	edc3 7a02 	vstr	s15, [r3, #8]
 8001908:	e09c      	b.n	8001a44 <updateUI+0x334>
			}
			else if (dataIn == '2' && ControlVar.frequency>=0.9999) {
 800190a:	1dbb      	adds	r3, r7, #6
 800190c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001910:	2b32      	cmp	r3, #50	; 0x32
 8001912:	d117      	bne.n	8001944 <updateUI+0x234>
 8001914:	4b43      	ldr	r3, [pc, #268]	; (8001a24 <updateUI+0x314>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fe1d 	bl	8000558 <__aeabi_f2d>
 800191e:	a338      	add	r3, pc, #224	; (adr r3, 8001a00 <updateUI+0x2f0>)
 8001920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001924:	f7ff f8f6 	bl	8000b14 <__aeabi_dcmpge>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00a      	beq.n	8001944 <updateUI+0x234>
				ControlVar.frequency -= 1;
 800192e:	4b3d      	ldr	r3, [pc, #244]	; (8001a24 <updateUI+0x314>)
 8001930:	edd3 7a02 	vldr	s15, [r3, #8]
 8001934:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001938:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800193c:	4b39      	ldr	r3, [pc, #228]	; (8001a24 <updateUI+0x314>)
 800193e:	edc3 7a02 	vstr	s15, [r3, #8]
 8001942:	e07f      	b.n	8001a44 <updateUI+0x334>
			}
			else if (dataIn == '3' && ControlVar.frequency<=9.9001) {
 8001944:	1dbb      	adds	r3, r7, #6
 8001946:	f9b3 3000 	ldrsh.w	r3, [r3]
 800194a:	2b33      	cmp	r3, #51	; 0x33
 800194c:	d120      	bne.n	8001990 <updateUI+0x280>
 800194e:	4b35      	ldr	r3, [pc, #212]	; (8001a24 <updateUI+0x314>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fe00 	bl	8000558 <__aeabi_f2d>
 8001958:	a32b      	add	r3, pc, #172	; (adr r3, 8001a08 <updateUI+0x2f8>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7ff f8cf 	bl	8000b00 <__aeabi_dcmple>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d013      	beq.n	8001990 <updateUI+0x280>
				ControlVar.frequency += 0.1;
 8001968:	4b2e      	ldr	r3, [pc, #184]	; (8001a24 <updateUI+0x314>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fdf3 	bl	8000558 <__aeabi_f2d>
 8001972:	a327      	add	r3, pc, #156	; (adr r3, 8001a10 <updateUI+0x300>)
 8001974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001978:	f7fe fc90 	bl	800029c <__adddf3>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	f7ff f938 	bl	8000bf8 <__aeabi_d2f>
 8001988:	4603      	mov	r3, r0
 800198a:	4a26      	ldr	r2, [pc, #152]	; (8001a24 <updateUI+0x314>)
 800198c:	6093      	str	r3, [r2, #8]
 800198e:	e059      	b.n	8001a44 <updateUI+0x334>
			}
			else if (dataIn == '4' && ControlVar.frequency>=0.0999) {
 8001990:	1dbb      	adds	r3, r7, #6
 8001992:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001996:	2b34      	cmp	r3, #52	; 0x34
 8001998:	d120      	bne.n	80019dc <updateUI+0x2cc>
 800199a:	4b22      	ldr	r3, [pc, #136]	; (8001a24 <updateUI+0x314>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fdda 	bl	8000558 <__aeabi_f2d>
 80019a4:	a31c      	add	r3, pc, #112	; (adr r3, 8001a18 <updateUI+0x308>)
 80019a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019aa:	f7ff f8b3 	bl	8000b14 <__aeabi_dcmpge>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d013      	beq.n	80019dc <updateUI+0x2cc>
				ControlVar.frequency -= 0.1;
 80019b4:	4b1b      	ldr	r3, [pc, #108]	; (8001a24 <updateUI+0x314>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7fe fdcd 	bl	8000558 <__aeabi_f2d>
 80019be:	a314      	add	r3, pc, #80	; (adr r3, 8001a10 <updateUI+0x300>)
 80019c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c4:	f7fe fc68 	bl	8000298 <__aeabi_dsub>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4610      	mov	r0, r2
 80019ce:	4619      	mov	r1, r3
 80019d0:	f7ff f912 	bl	8000bf8 <__aeabi_d2f>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4a13      	ldr	r2, [pc, #76]	; (8001a24 <updateUI+0x314>)
 80019d8:	6093      	str	r3, [r2, #8]
 80019da:	e033      	b.n	8001a44 <updateUI+0x334>
			}
			else if (dataIn == 'x') {
 80019dc:	1dbb      	adds	r3, r7, #6
 80019de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e2:	2b78      	cmp	r3, #120	; 0x78
 80019e4:	f040 824b 	bne.w	8001e7e <updateUI+0x76e>
				updateStatus();
 80019e8:	f000 fa6a 	bl	8001ec0 <updateStatus>

				UIState = Main;
 80019ec:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <updateUI+0x310>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
				break;
 80019f2:	e249      	b.n	8001e88 <updateUI+0x778>
 80019f4:	f3af 8000 	nop.w
 80019f8:	1b71758e 	.word	0x1b71758e
 80019fc:	4022000d 	.word	0x4022000d
 8001a00:	48e8a71e 	.word	0x48e8a71e
 8001a04:	3fefff2e 	.word	0x3fefff2e
 8001a08:	e83e425b 	.word	0xe83e425b
 8001a0c:	4023ccd9 	.word	0x4023ccd9
 8001a10:	9999999a 	.word	0x9999999a
 8001a14:	3fb99999 	.word	0x3fb99999
 8001a18:	e0ded289 	.word	0xe0ded289
 8001a1c:	3fb9930b 	.word	0x3fb9930b
 8001a20:	20000258 	.word	0x20000258
 8001a24:	20000210 	.word	0x20000210
 8001a28:	0800a990 	.word	0x0800a990
 8001a2c:	0800aa04 	.word	0x0800aa04
 8001a30:	0800aa78 	.word	0x0800aa78
 8001a34:	20000408 	.word	0x20000408
 8001a38:	0800aaec 	.word	0x0800aaec
 8001a3c:	0800ab9c 	.word	0x0800ab9c
 8001a40:	0800ac48 	.word	0x0800ac48
			  		"[1] Increase +1Hz\r\n"
					"[2] Decrease -1Hz\r\n"
			  		"[3] Increase +0.1Hz\r\n"
					"[4] Decrease -0.1Hz\r\n"
					"[x] back\r\n",
					ControlVar.frequency);
 8001a44:	4bbc      	ldr	r3, [pc, #752]	; (8001d38 <updateUI+0x628>)
 8001a46:	689b      	ldr	r3, [r3, #8]
			sprintf(temp,
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fd85 	bl	8000558 <__aeabi_f2d>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	460b      	mov	r3, r1
 8001a52:	f107 0008 	add.w	r0, r7, #8
 8001a56:	49b9      	ldr	r1, [pc, #740]	; (8001d3c <updateUI+0x62c>)
 8001a58:	f005 fd38 	bl	80074cc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001a5c:	f107 0308 	add.w	r3, r7, #8
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fbbd 	bl	80001e0 <strlen>
 8001a66:	4603      	mov	r3, r0
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	f107 0108 	add.w	r1, r7, #8
 8001a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a72:	48b3      	ldr	r0, [pc, #716]	; (8001d40 <updateUI+0x630>)
 8001a74:	f004 fa5b 	bl	8005f2e <HAL_UART_Transmit>
			break;
 8001a78:	e206      	b.n	8001e88 <updateUI+0x778>

		case Change_max_voltage:
			if (dataIn == '1' && ControlVar.max_voltage<=2.3001) {
 8001a7a:	1dbb      	adds	r3, r7, #6
 8001a7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a80:	2b31      	cmp	r3, #49	; 0x31
 8001a82:	d117      	bne.n	8001ab4 <updateUI+0x3a4>
 8001a84:	4bac      	ldr	r3, [pc, #688]	; (8001d38 <updateUI+0x628>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fd65 	bl	8000558 <__aeabi_f2d>
 8001a8e:	a3a0      	add	r3, pc, #640	; (adr r3, 8001d10 <updateUI+0x600>)
 8001a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a94:	f7ff f834 	bl	8000b00 <__aeabi_dcmple>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d00a      	beq.n	8001ab4 <updateUI+0x3a4>
				ControlVar.max_voltage += 1;
 8001a9e:	4ba6      	ldr	r3, [pc, #664]	; (8001d38 <updateUI+0x628>)
 8001aa0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001aa4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001aa8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001aac:	4ba2      	ldr	r3, [pc, #648]	; (8001d38 <updateUI+0x628>)
 8001aae:	edc3 7a03 	vstr	s15, [r3, #12]
 8001ab2:	e0b5      	b.n	8001c20 <updateUI+0x510>
			}
			else if (dataIn == '2' && ControlVar.max_voltage>=0.9999 &&
 8001ab4:	1dbb      	adds	r3, r7, #6
 8001ab6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aba:	2b32      	cmp	r3, #50	; 0x32
 8001abc:	d137      	bne.n	8001b2e <updateUI+0x41e>
 8001abe:	4b9e      	ldr	r3, [pc, #632]	; (8001d38 <updateUI+0x628>)
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd48 	bl	8000558 <__aeabi_f2d>
 8001ac8:	a393      	add	r3, pc, #588	; (adr r3, 8001d18 <updateUI+0x608>)
 8001aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ace:	f7ff f821 	bl	8000b14 <__aeabi_dcmpge>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d02a      	beq.n	8001b2e <updateUI+0x41e>
					ControlVar.max_voltage-1 >= ControlVar.min_voltage+0.0999) {
 8001ad8:	4b97      	ldr	r3, [pc, #604]	; (8001d38 <updateUI+0x628>)
 8001ada:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ade:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ae2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ae6:	ee17 0a90 	vmov	r0, s15
 8001aea:	f7fe fd35 	bl	8000558 <__aeabi_f2d>
 8001aee:	4604      	mov	r4, r0
 8001af0:	460d      	mov	r5, r1
 8001af2:	4b91      	ldr	r3, [pc, #580]	; (8001d38 <updateUI+0x628>)
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fd2e 	bl	8000558 <__aeabi_f2d>
 8001afc:	a388      	add	r3, pc, #544	; (adr r3, 8001d20 <updateUI+0x610>)
 8001afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b02:	f7fe fbcb 	bl	800029c <__adddf3>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
			else if (dataIn == '2' && ControlVar.max_voltage>=0.9999 &&
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f7ff f801 	bl	8000b14 <__aeabi_dcmpge>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d00a      	beq.n	8001b2e <updateUI+0x41e>
				ControlVar.max_voltage -= 1;
 8001b18:	4b87      	ldr	r3, [pc, #540]	; (8001d38 <updateUI+0x628>)
 8001b1a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b26:	4b84      	ldr	r3, [pc, #528]	; (8001d38 <updateUI+0x628>)
 8001b28:	edc3 7a03 	vstr	s15, [r3, #12]
 8001b2c:	e078      	b.n	8001c20 <updateUI+0x510>
			}
			else if (dataIn == '3' && ControlVar.max_voltage<=3.2001) {
 8001b2e:	1dbb      	adds	r3, r7, #6
 8001b30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b34:	2b33      	cmp	r3, #51	; 0x33
 8001b36:	d120      	bne.n	8001b7a <updateUI+0x46a>
 8001b38:	4b7f      	ldr	r3, [pc, #508]	; (8001d38 <updateUI+0x628>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7fe fd0b 	bl	8000558 <__aeabi_f2d>
 8001b42:	a379      	add	r3, pc, #484	; (adr r3, 8001d28 <updateUI+0x618>)
 8001b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b48:	f7fe ffda 	bl	8000b00 <__aeabi_dcmple>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d013      	beq.n	8001b7a <updateUI+0x46a>
				ControlVar.max_voltage += 0.1;
 8001b52:	4b79      	ldr	r3, [pc, #484]	; (8001d38 <updateUI+0x628>)
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fcfe 	bl	8000558 <__aeabi_f2d>
 8001b5c:	a374      	add	r3, pc, #464	; (adr r3, 8001d30 <updateUI+0x620>)
 8001b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b62:	f7fe fb9b 	bl	800029c <__adddf3>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	4610      	mov	r0, r2
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f7ff f843 	bl	8000bf8 <__aeabi_d2f>
 8001b72:	4603      	mov	r3, r0
 8001b74:	4a70      	ldr	r2, [pc, #448]	; (8001d38 <updateUI+0x628>)
 8001b76:	60d3      	str	r3, [r2, #12]
 8001b78:	e052      	b.n	8001c20 <updateUI+0x510>
			}
			else if (dataIn == '4' && ControlVar.max_voltage>=0.0999 &&
 8001b7a:	1dbb      	adds	r3, r7, #6
 8001b7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b80:	2b34      	cmp	r3, #52	; 0x34
 8001b82:	d141      	bne.n	8001c08 <updateUI+0x4f8>
 8001b84:	4b6c      	ldr	r3, [pc, #432]	; (8001d38 <updateUI+0x628>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe fce5 	bl	8000558 <__aeabi_f2d>
 8001b8e:	a364      	add	r3, pc, #400	; (adr r3, 8001d20 <updateUI+0x610>)
 8001b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b94:	f7fe ffbe 	bl	8000b14 <__aeabi_dcmpge>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d034      	beq.n	8001c08 <updateUI+0x4f8>
					ControlVar.max_voltage-0.1 >= ControlVar.min_voltage+0.0999) {
 8001b9e:	4b66      	ldr	r3, [pc, #408]	; (8001d38 <updateUI+0x628>)
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fcd8 	bl	8000558 <__aeabi_f2d>
 8001ba8:	a361      	add	r3, pc, #388	; (adr r3, 8001d30 <updateUI+0x620>)
 8001baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bae:	f7fe fb73 	bl	8000298 <__aeabi_dsub>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	4614      	mov	r4, r2
 8001bb8:	461d      	mov	r5, r3
 8001bba:	4b5f      	ldr	r3, [pc, #380]	; (8001d38 <updateUI+0x628>)
 8001bbc:	691b      	ldr	r3, [r3, #16]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fcca 	bl	8000558 <__aeabi_f2d>
 8001bc4:	a356      	add	r3, pc, #344	; (adr r3, 8001d20 <updateUI+0x610>)
 8001bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bca:	f7fe fb67 	bl	800029c <__adddf3>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
			else if (dataIn == '4' && ControlVar.max_voltage>=0.0999 &&
 8001bd2:	4620      	mov	r0, r4
 8001bd4:	4629      	mov	r1, r5
 8001bd6:	f7fe ff9d 	bl	8000b14 <__aeabi_dcmpge>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d013      	beq.n	8001c08 <updateUI+0x4f8>
				ControlVar.max_voltage -= 0.1;
 8001be0:	4b55      	ldr	r3, [pc, #340]	; (8001d38 <updateUI+0x628>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fcb7 	bl	8000558 <__aeabi_f2d>
 8001bea:	a351      	add	r3, pc, #324	; (adr r3, 8001d30 <updateUI+0x620>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	f7fe fb52 	bl	8000298 <__aeabi_dsub>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4610      	mov	r0, r2
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f7fe fffc 	bl	8000bf8 <__aeabi_d2f>
 8001c00:	4603      	mov	r3, r0
 8001c02:	4a4d      	ldr	r2, [pc, #308]	; (8001d38 <updateUI+0x628>)
 8001c04:	60d3      	str	r3, [r2, #12]
 8001c06:	e00b      	b.n	8001c20 <updateUI+0x510>
			}
			else if (dataIn == 'x') {
 8001c08:	1dbb      	adds	r3, r7, #6
 8001c0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c0e:	2b78      	cmp	r3, #120	; 0x78
 8001c10:	f040 8137 	bne.w	8001e82 <updateUI+0x772>
				updateStatus();
 8001c14:	f000 f954 	bl	8001ec0 <updateStatus>

				UIState = Main;
 8001c18:	4b4a      	ldr	r3, [pc, #296]	; (8001d44 <updateUI+0x634>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	701a      	strb	r2, [r3, #0]
				break;
 8001c1e:	e133      	b.n	8001e88 <updateUI+0x778>
			  		"[1] Increase +1V\r\n"
					"[2] Decrease -1V\r\n"
			  		"[3] Increase +0.1V\r\n"
					"[4] Decrease -0.1V\r\n"
					"[x] back\r\n",
					ControlVar.max_voltage);
 8001c20:	4b45      	ldr	r3, [pc, #276]	; (8001d38 <updateUI+0x628>)
 8001c22:	68db      	ldr	r3, [r3, #12]
			sprintf(temp,
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe fc97 	bl	8000558 <__aeabi_f2d>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	f107 0008 	add.w	r0, r7, #8
 8001c32:	4945      	ldr	r1, [pc, #276]	; (8001d48 <updateUI+0x638>)
 8001c34:	f005 fc4a 	bl	80074cc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001c38:	f107 0308 	add.w	r3, r7, #8
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7fe facf 	bl	80001e0 <strlen>
 8001c42:	4603      	mov	r3, r0
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	f107 0108 	add.w	r1, r7, #8
 8001c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c4e:	483c      	ldr	r0, [pc, #240]	; (8001d40 <updateUI+0x630>)
 8001c50:	f004 f96d 	bl	8005f2e <HAL_UART_Transmit>
			break;
 8001c54:	e118      	b.n	8001e88 <updateUI+0x778>

		case Change_min_voltage:
			if (dataIn == '1' && ControlVar.min_voltage<=2.3001 &&
 8001c56:	1dbb      	adds	r3, r7, #6
 8001c58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c5c:	2b31      	cmp	r3, #49	; 0x31
 8001c5e:	d137      	bne.n	8001cd0 <updateUI+0x5c0>
 8001c60:	4b35      	ldr	r3, [pc, #212]	; (8001d38 <updateUI+0x628>)
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc77 	bl	8000558 <__aeabi_f2d>
 8001c6a:	a329      	add	r3, pc, #164	; (adr r3, 8001d10 <updateUI+0x600>)
 8001c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c70:	f7fe ff46 	bl	8000b00 <__aeabi_dcmple>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d02a      	beq.n	8001cd0 <updateUI+0x5c0>
					ControlVar.min_voltage+1 <= ControlVar.max_voltage-0.0999) {
 8001c7a:	4b2f      	ldr	r3, [pc, #188]	; (8001d38 <updateUI+0x628>)
 8001c7c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c88:	ee17 0a90 	vmov	r0, s15
 8001c8c:	f7fe fc64 	bl	8000558 <__aeabi_f2d>
 8001c90:	4604      	mov	r4, r0
 8001c92:	460d      	mov	r5, r1
 8001c94:	4b28      	ldr	r3, [pc, #160]	; (8001d38 <updateUI+0x628>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fc5d 	bl	8000558 <__aeabi_f2d>
 8001c9e:	a320      	add	r3, pc, #128	; (adr r3, 8001d20 <updateUI+0x610>)
 8001ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca4:	f7fe faf8 	bl	8000298 <__aeabi_dsub>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
			if (dataIn == '1' && ControlVar.min_voltage<=2.3001 &&
 8001cac:	4620      	mov	r0, r4
 8001cae:	4629      	mov	r1, r5
 8001cb0:	f7fe ff26 	bl	8000b00 <__aeabi_dcmple>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00a      	beq.n	8001cd0 <updateUI+0x5c0>
				ControlVar.min_voltage += 1;
 8001cba:	4b1f      	ldr	r3, [pc, #124]	; (8001d38 <updateUI+0x628>)
 8001cbc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cc0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001cc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <updateUI+0x628>)
 8001cca:	edc3 7a04 	vstr	s15, [r3, #16]
 8001cce:	e0b5      	b.n	8001e3c <updateUI+0x72c>
			}
			else if (dataIn == '2' && ControlVar.min_voltage>=0.9999) {
 8001cd0:	1dbb      	adds	r3, r7, #6
 8001cd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cd6:	2b32      	cmp	r3, #50	; 0x32
 8001cd8:	d138      	bne.n	8001d4c <updateUI+0x63c>
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <updateUI+0x628>)
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe fc3a 	bl	8000558 <__aeabi_f2d>
 8001ce4:	a30c      	add	r3, pc, #48	; (adr r3, 8001d18 <updateUI+0x608>)
 8001ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cea:	f7fe ff13 	bl	8000b14 <__aeabi_dcmpge>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d02b      	beq.n	8001d4c <updateUI+0x63c>
				ControlVar.min_voltage -= 1;
 8001cf4:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <updateUI+0x628>)
 8001cf6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cfa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001cfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d02:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <updateUI+0x628>)
 8001d04:	edc3 7a04 	vstr	s15, [r3, #16]
 8001d08:	e098      	b.n	8001e3c <updateUI+0x72c>
 8001d0a:	bf00      	nop
 8001d0c:	f3af 8000 	nop.w
 8001d10:	d42c3c9f 	.word	0xd42c3c9f
 8001d14:	4002669a 	.word	0x4002669a
 8001d18:	48e8a71e 	.word	0x48e8a71e
 8001d1c:	3fefff2e 	.word	0x3fefff2e
 8001d20:	e0ded289 	.word	0xe0ded289
 8001d24:	3fb9930b 	.word	0x3fb9930b
 8001d28:	075f6fd2 	.word	0x075f6fd2
 8001d2c:	400999ce 	.word	0x400999ce
 8001d30:	9999999a 	.word	0x9999999a
 8001d34:	3fb99999 	.word	0x3fb99999
 8001d38:	20000210 	.word	0x20000210
 8001d3c:	0800aaec 	.word	0x0800aaec
 8001d40:	20000408 	.word	0x20000408
 8001d44:	20000258 	.word	0x20000258
 8001d48:	0800ab9c 	.word	0x0800ab9c
			}
			else if (dataIn == '3' && ControlVar.min_voltage<=3.2001 &&
 8001d4c:	1dbb      	adds	r3, r7, #6
 8001d4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d52:	2b33      	cmp	r3, #51	; 0x33
 8001d54:	d141      	bne.n	8001dda <updateUI+0x6ca>
 8001d56:	4b56      	ldr	r3, [pc, #344]	; (8001eb0 <updateUI+0x7a0>)
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe fbfc 	bl	8000558 <__aeabi_f2d>
 8001d60:	a34d      	add	r3, pc, #308	; (adr r3, 8001e98 <updateUI+0x788>)
 8001d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d66:	f7fe fecb 	bl	8000b00 <__aeabi_dcmple>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d034      	beq.n	8001dda <updateUI+0x6ca>
					ControlVar.min_voltage+0.1 <= ControlVar.max_voltage-0.0999) {
 8001d70:	4b4f      	ldr	r3, [pc, #316]	; (8001eb0 <updateUI+0x7a0>)
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fbef 	bl	8000558 <__aeabi_f2d>
 8001d7a:	a349      	add	r3, pc, #292	; (adr r3, 8001ea0 <updateUI+0x790>)
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	f7fe fa8c 	bl	800029c <__adddf3>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4614      	mov	r4, r2
 8001d8a:	461d      	mov	r5, r3
 8001d8c:	4b48      	ldr	r3, [pc, #288]	; (8001eb0 <updateUI+0x7a0>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fbe1 	bl	8000558 <__aeabi_f2d>
 8001d96:	a344      	add	r3, pc, #272	; (adr r3, 8001ea8 <updateUI+0x798>)
 8001d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d9c:	f7fe fa7c 	bl	8000298 <__aeabi_dsub>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
			else if (dataIn == '3' && ControlVar.min_voltage<=3.2001 &&
 8001da4:	4620      	mov	r0, r4
 8001da6:	4629      	mov	r1, r5
 8001da8:	f7fe feaa 	bl	8000b00 <__aeabi_dcmple>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d013      	beq.n	8001dda <updateUI+0x6ca>
				ControlVar.min_voltage += 0.1;
 8001db2:	4b3f      	ldr	r3, [pc, #252]	; (8001eb0 <updateUI+0x7a0>)
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7fe fbce 	bl	8000558 <__aeabi_f2d>
 8001dbc:	a338      	add	r3, pc, #224	; (adr r3, 8001ea0 <updateUI+0x790>)
 8001dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc2:	f7fe fa6b 	bl	800029c <__adddf3>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4619      	mov	r1, r3
 8001dce:	f7fe ff13 	bl	8000bf8 <__aeabi_d2f>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4a36      	ldr	r2, [pc, #216]	; (8001eb0 <updateUI+0x7a0>)
 8001dd6:	6113      	str	r3, [r2, #16]
 8001dd8:	e030      	b.n	8001e3c <updateUI+0x72c>
			}
			else if (dataIn == '4' && ControlVar.min_voltage>=0.0999) {
 8001dda:	1dbb      	adds	r3, r7, #6
 8001ddc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de0:	2b34      	cmp	r3, #52	; 0x34
 8001de2:	d120      	bne.n	8001e26 <updateUI+0x716>
 8001de4:	4b32      	ldr	r3, [pc, #200]	; (8001eb0 <updateUI+0x7a0>)
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe fbb5 	bl	8000558 <__aeabi_f2d>
 8001dee:	a32e      	add	r3, pc, #184	; (adr r3, 8001ea8 <updateUI+0x798>)
 8001df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df4:	f7fe fe8e 	bl	8000b14 <__aeabi_dcmpge>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d013      	beq.n	8001e26 <updateUI+0x716>
				ControlVar.min_voltage -= 0.1;
 8001dfe:	4b2c      	ldr	r3, [pc, #176]	; (8001eb0 <updateUI+0x7a0>)
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7fe fba8 	bl	8000558 <__aeabi_f2d>
 8001e08:	a325      	add	r3, pc, #148	; (adr r3, 8001ea0 <updateUI+0x790>)
 8001e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0e:	f7fe fa43 	bl	8000298 <__aeabi_dsub>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f7fe feed 	bl	8000bf8 <__aeabi_d2f>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4a23      	ldr	r2, [pc, #140]	; (8001eb0 <updateUI+0x7a0>)
 8001e22:	6113      	str	r3, [r2, #16]
 8001e24:	e00a      	b.n	8001e3c <updateUI+0x72c>
			}
			else if (dataIn == 'x') {
 8001e26:	1dbb      	adds	r3, r7, #6
 8001e28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e2c:	2b78      	cmp	r3, #120	; 0x78
 8001e2e:	d12a      	bne.n	8001e86 <updateUI+0x776>
				updateStatus();
 8001e30:	f000 f846 	bl	8001ec0 <updateStatus>

				UIState = Main;
 8001e34:	4b1f      	ldr	r3, [pc, #124]	; (8001eb4 <updateUI+0x7a4>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	701a      	strb	r2, [r3, #0]
				break;
 8001e3a:	e025      	b.n	8001e88 <updateUI+0x778>
			  		"[1] Increase +1V\r\n"
					"[2] Decrease -1V\r\n"
			  		"[3] Increase +0.1V\r\n"
					"[4] Decrease -0.1V\r\n"
					"[x] back\r\n",
					ControlVar.min_voltage);
 8001e3c:	4b1c      	ldr	r3, [pc, #112]	; (8001eb0 <updateUI+0x7a0>)
 8001e3e:	691b      	ldr	r3, [r3, #16]
			sprintf(temp,
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb89 	bl	8000558 <__aeabi_f2d>
 8001e46:	4602      	mov	r2, r0
 8001e48:	460b      	mov	r3, r1
 8001e4a:	f107 0008 	add.w	r0, r7, #8
 8001e4e:	491a      	ldr	r1, [pc, #104]	; (8001eb8 <updateUI+0x7a8>)
 8001e50:	f005 fb3c 	bl	80074cc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001e54:	f107 0308 	add.w	r3, r7, #8
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe f9c1 	bl	80001e0 <strlen>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	b29a      	uxth	r2, r3
 8001e62:	f107 0108 	add.w	r1, r7, #8
 8001e66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e6a:	4814      	ldr	r0, [pc, #80]	; (8001ebc <updateUI+0x7ac>)
 8001e6c:	f004 f85f 	bl	8005f2e <HAL_UART_Transmit>
			break;
 8001e70:	e00a      	b.n	8001e88 <updateUI+0x778>

		default:
			break;
 8001e72:	bf00      	nop
 8001e74:	e008      	b.n	8001e88 <updateUI+0x778>
			break;
 8001e76:	bf00      	nop
 8001e78:	e006      	b.n	8001e88 <updateUI+0x778>
			else {break;}
 8001e7a:	bf00      	nop
 8001e7c:	e004      	b.n	8001e88 <updateUI+0x778>
			else {break;}
 8001e7e:	bf00      	nop
 8001e80:	e002      	b.n	8001e88 <updateUI+0x778>
			else {break;}
 8001e82:	bf00      	nop
 8001e84:	e000      	b.n	8001e88 <updateUI+0x778>
			else {break;}
 8001e86:	bf00      	nop
	}
}
 8001e88:	bf00      	nop
 8001e8a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bdb0      	pop	{r4, r5, r7, pc}
 8001e92:	bf00      	nop
 8001e94:	f3af 8000 	nop.w
 8001e98:	075f6fd2 	.word	0x075f6fd2
 8001e9c:	400999ce 	.word	0x400999ce
 8001ea0:	9999999a 	.word	0x9999999a
 8001ea4:	3fb99999 	.word	0x3fb99999
 8001ea8:	e0ded289 	.word	0xe0ded289
 8001eac:	3fb9930b 	.word	0x3fb9930b
 8001eb0:	20000210 	.word	0x20000210
 8001eb4:	20000258 	.word	0x20000258
 8001eb8:	0800ac48 	.word	0x0800ac48
 8001ebc:	20000408 	.word	0x20000408

08001ec0 <updateStatus>:

void updateStatus()
{
 8001ec0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ec4:	b0ba      	sub	sp, #232	; 0xe8
 8001ec6:	af04      	add	r7, sp, #16
	char temp[] = "\r\n"
 8001ec8:	4a62      	ldr	r2, [pc, #392]	; (8002054 <updateStatus+0x194>)
 8001eca:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ece:	4611      	mov	r1, r2
 8001ed0:	2255      	movs	r2, #85	; 0x55
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f004 fe7a 	bl	8006bcc <memcpy>
			"========================\r\n"
			"MAIN MENU\r\n"
			"========================\r\n"
	  		"[m] Change Mode		: ";
	HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001ed8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe f97f 	bl	80001e0 <strlen>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eee:	485a      	ldr	r0, [pc, #360]	; (8002058 <updateStatus+0x198>)
 8001ef0:	f004 f81d 	bl	8005f2e <HAL_UART_Transmit>

	switch (ControlVar.wave_mode) {
 8001ef4:	4b59      	ldr	r3, [pc, #356]	; (800205c <updateStatus+0x19c>)
 8001ef6:	7e1b      	ldrb	r3, [r3, #24]
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d014      	beq.n	8001f26 <updateStatus+0x66>
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	dc19      	bgt.n	8001f34 <updateStatus+0x74>
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <updateStatus+0x4a>
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d007      	beq.n	8001f18 <updateStatus+0x58>
		case 2:
			sprintf(temp,
					"Square-wave\r\n");
			break;
		default:
			break;
 8001f08:	e014      	b.n	8001f34 <updateStatus+0x74>
			sprintf(temp,
 8001f0a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001f0e:	4954      	ldr	r1, [pc, #336]	; (8002060 <updateStatus+0x1a0>)
 8001f10:	4618      	mov	r0, r3
 8001f12:	f005 fadb 	bl	80074cc <siprintf>
			break;
 8001f16:	e00e      	b.n	8001f36 <updateStatus+0x76>
			sprintf(temp,
 8001f18:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001f1c:	4951      	ldr	r1, [pc, #324]	; (8002064 <updateStatus+0x1a4>)
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f005 fad4 	bl	80074cc <siprintf>
			break;
 8001f24:	e007      	b.n	8001f36 <updateStatus+0x76>
			sprintf(temp,
 8001f26:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001f2a:	494f      	ldr	r1, [pc, #316]	; (8002068 <updateStatus+0x1a8>)
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f005 facd 	bl	80074cc <siprintf>
			break;
 8001f32:	e000      	b.n	8001f36 <updateStatus+0x76>
			break;
 8001f34:	bf00      	nop
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001f36:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe f950 	bl	80001e0 <strlen>
 8001f40:	4603      	mov	r3, r0
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001f48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f4c:	4842      	ldr	r0, [pc, #264]	; (8002058 <updateStatus+0x198>)
 8001f4e:	f003 ffee 	bl	8005f2e <HAL_UART_Transmit>
	char temp2[128];
	sprintf(temp2,
	  		"[f] Change Frequency	: %.1f Hz\r\n"
			"[a] Change Max-voltage	: %.1f V\r\n"
			"[i] Change Min-voltage	: %.1f V\r\n",
			ControlVar.frequency,
 8001f52:	4b42      	ldr	r3, [pc, #264]	; (800205c <updateStatus+0x19c>)
 8001f54:	689b      	ldr	r3, [r3, #8]
	sprintf(temp2,
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe fafe 	bl	8000558 <__aeabi_f2d>
 8001f5c:	4680      	mov	r8, r0
 8001f5e:	4689      	mov	r9, r1
			ControlVar.max_voltage,
 8001f60:	4b3e      	ldr	r3, [pc, #248]	; (800205c <updateStatus+0x19c>)
 8001f62:	68db      	ldr	r3, [r3, #12]
	sprintf(temp2,
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7fe faf7 	bl	8000558 <__aeabi_f2d>
 8001f6a:	4604      	mov	r4, r0
 8001f6c:	460d      	mov	r5, r1
			ControlVar.min_voltage);
 8001f6e:	4b3b      	ldr	r3, [pc, #236]	; (800205c <updateStatus+0x19c>)
 8001f70:	691b      	ldr	r3, [r3, #16]
	sprintf(temp2,
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe faf0 	bl	8000558 <__aeabi_f2d>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4638      	mov	r0, r7
 8001f7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001f82:	e9cd 4500 	strd	r4, r5, [sp]
 8001f86:	4642      	mov	r2, r8
 8001f88:	464b      	mov	r3, r9
 8001f8a:	4938      	ldr	r1, [pc, #224]	; (800206c <updateStatus+0x1ac>)
 8001f8c:	f005 fa9e 	bl	80074cc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 8001f90:	463b      	mov	r3, r7
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe f924 	bl	80001e0 <strlen>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	4639      	mov	r1, r7
 8001f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fa2:	482d      	ldr	r0, [pc, #180]	; (8002058 <updateStatus+0x198>)
 8001fa4:	f003 ffc3 	bl	8005f2e <HAL_UART_Transmit>

	if (ControlVar.wave_mode==0 && ControlVar.slope_down) {
 8001fa8:	4b2c      	ldr	r3, [pc, #176]	; (800205c <updateStatus+0x19c>)
 8001faa:	7e1b      	ldrb	r3, [r3, #24]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d115      	bne.n	8001fdc <updateStatus+0x11c>
 8001fb0:	4b2a      	ldr	r3, [pc, #168]	; (800205c <updateStatus+0x19c>)
 8001fb2:	7e5b      	ldrb	r3, [r3, #25]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d011      	beq.n	8001fdc <updateStatus+0x11c>
		sprintf(temp2,
 8001fb8:	463b      	mov	r3, r7
 8001fba:	492d      	ldr	r1, [pc, #180]	; (8002070 <updateStatus+0x1b0>)
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f005 fa85 	bl	80074cc <siprintf>
				"[s] Change Slope	: Down\r\n");
		HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 8001fc2:	463b      	mov	r3, r7
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe f90b 	bl	80001e0 <strlen>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	4639      	mov	r1, r7
 8001fd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fd4:	4820      	ldr	r0, [pc, #128]	; (8002058 <updateStatus+0x198>)
 8001fd6:	f003 ffaa 	bl	8005f2e <HAL_UART_Transmit>
 8001fda:	e035      	b.n	8002048 <updateStatus+0x188>
	}
	else if (ControlVar.wave_mode==0 && !ControlVar.slope_down) {
 8001fdc:	4b1f      	ldr	r3, [pc, #124]	; (800205c <updateStatus+0x19c>)
 8001fde:	7e1b      	ldrb	r3, [r3, #24]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d115      	bne.n	8002010 <updateStatus+0x150>
 8001fe4:	4b1d      	ldr	r3, [pc, #116]	; (800205c <updateStatus+0x19c>)
 8001fe6:	7e5b      	ldrb	r3, [r3, #25]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d111      	bne.n	8002010 <updateStatus+0x150>
		sprintf(temp2,
 8001fec:	463b      	mov	r3, r7
 8001fee:	4921      	ldr	r1, [pc, #132]	; (8002074 <updateStatus+0x1b4>)
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f005 fa6b 	bl	80074cc <siprintf>
				"[s] Change Slope	: Up\r\n");
		HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 8001ff6:	463b      	mov	r3, r7
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7fe f8f1 	bl	80001e0 <strlen>
 8001ffe:	4603      	mov	r3, r0
 8002000:	b29a      	uxth	r2, r3
 8002002:	4639      	mov	r1, r7
 8002004:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002008:	4813      	ldr	r0, [pc, #76]	; (8002058 <updateStatus+0x198>)
 800200a:	f003 ff90 	bl	8005f2e <HAL_UART_Transmit>
 800200e:	e01b      	b.n	8002048 <updateStatus+0x188>
	}
	else if (ControlVar.wave_mode==2) {
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <updateStatus+0x19c>)
 8002012:	7e1b      	ldrb	r3, [r3, #24]
 8002014:	2b02      	cmp	r3, #2
 8002016:	d117      	bne.n	8002048 <updateStatus+0x188>
		sprintf(temp2,
				"[s] Change Duty-cycle	: %d %\r\n",
				ControlVar.duty_cycle);
 8002018:	4b10      	ldr	r3, [pc, #64]	; (800205c <updateStatus+0x19c>)
 800201a:	695b      	ldr	r3, [r3, #20]
		sprintf(temp2,
 800201c:	4618      	mov	r0, r3
 800201e:	f7fe fa9b 	bl	8000558 <__aeabi_f2d>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4638      	mov	r0, r7
 8002028:	4913      	ldr	r1, [pc, #76]	; (8002078 <updateStatus+0x1b8>)
 800202a:	f005 fa4f 	bl	80074cc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 800202e:	463b      	mov	r3, r7
 8002030:	4618      	mov	r0, r3
 8002032:	f7fe f8d5 	bl	80001e0 <strlen>
 8002036:	4603      	mov	r3, r0
 8002038:	b29a      	uxth	r2, r3
 800203a:	4639      	mov	r1, r7
 800203c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002040:	4805      	ldr	r0, [pc, #20]	; (8002058 <updateStatus+0x198>)
 8002042:	f003 ff74 	bl	8005f2e <HAL_UART_Transmit>
	}
}
 8002046:	e7ff      	b.n	8002048 <updateStatus+0x188>
 8002048:	bf00      	nop
 800204a:	37d8      	adds	r7, #216	; 0xd8
 800204c:	46bd      	mov	sp, r7
 800204e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002052:	bf00      	nop
 8002054:	0800add4 	.word	0x0800add4
 8002058:	20000408 	.word	0x20000408
 800205c:	20000210 	.word	0x20000210
 8002060:	0800acf4 	.word	0x0800acf4
 8002064:	0800ad00 	.word	0x0800ad00
 8002068:	0800ad0c 	.word	0x0800ad0c
 800206c:	0800ad1c 	.word	0x0800ad1c
 8002070:	0800ad80 	.word	0x0800ad80
 8002074:	0800ad9c 	.word	0x0800ad9c
 8002078:	0800adb4 	.word	0x0800adb4

0800207c <UARTRecieveIT>:

int16_t UARTRecieveIT()
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
	//store last data position
	static uint32_t dataPos = 0;
	//create dummy data
	int16_t data=-1;
 8002082:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002086:	80fb      	strh	r3, [r7, #6]
	//check
	if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <UARTRecieveIT+0x54>)
 800208a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800208c:	461a      	mov	r2, r3
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <UARTRecieveIT+0x54>)
 8002090:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002092:	b29b      	uxth	r3, r3
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	4a0f      	ldr	r2, [pc, #60]	; (80020d4 <UARTRecieveIT+0x58>)
 8002098:	6812      	ldr	r2, [r2, #0]
 800209a:	4293      	cmp	r3, r2
 800209c:	d010      	beq.n	80020c0 <UARTRecieveIT+0x44>
	{
		data=RxDataBuffer[dataPos];
 800209e:	4b0d      	ldr	r3, [pc, #52]	; (80020d4 <UARTRecieveIT+0x58>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a0d      	ldr	r2, [pc, #52]	; (80020d8 <UARTRecieveIT+0x5c>)
 80020a4:	5cd3      	ldrb	r3, [r2, r3]
 80020a6:	80fb      	strh	r3, [r7, #6]
		dataPos= (dataPos+1)%huart2.RxXferSize;
 80020a8:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <UARTRecieveIT+0x58>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	3301      	adds	r3, #1
 80020ae:	4a08      	ldr	r2, [pc, #32]	; (80020d0 <UARTRecieveIT+0x54>)
 80020b0:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80020b2:	fbb3 f1f2 	udiv	r1, r3, r2
 80020b6:	fb02 f201 	mul.w	r2, r2, r1
 80020ba:	1a9b      	subs	r3, r3, r2
 80020bc:	4a05      	ldr	r2, [pc, #20]	; (80020d4 <UARTRecieveIT+0x58>)
 80020be:	6013      	str	r3, [r2, #0]
	}
	return data;
 80020c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	20000408 	.word	0x20000408
 80020d4:	20000268 	.word	0x20000268
 80020d8:	20000238 	.word	0x20000238

080020dc <generatorInit>:

void generatorInit(Generator *var)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
	var->wave_mode		= 0;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	761a      	strb	r2, [r3, #24]
						//0:sawtooth
						//1:sinewave
						//2:squarewave
	var->count			= 0; 		//0-99 %
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	f04f 0300 	mov.w	r3, #0
 80020f4:	e9c1 2300 	strd	r2, r3, [r1]
	var->frequency 		= 1;		//0-10 Hz
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80020fe:	609a      	str	r2, [r3, #8]
	var->max_voltage	= 3.3;		//0-3.3 V
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a0b      	ldr	r2, [pc, #44]	; (8002130 <generatorInit+0x54>)
 8002104:	60da      	str	r2, [r3, #12]
	var->min_voltage	= 0;		//0-3.3 V
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f04f 0200 	mov.w	r2, #0
 800210c:	611a      	str	r2, [r3, #16]
	var->duty_cycle		= 50.0;		//0-100 %
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a08      	ldr	r2, [pc, #32]	; (8002134 <generatorInit+0x58>)
 8002112:	615a      	str	r2, [r3, #20]
	var->periodstamp	= micros();	//uS
 8002114:	f000 fa74 	bl	8002600 <micros>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	6879      	ldr	r1, [r7, #4]
 800211e:	e9c1 2308 	strd	r2, r3, [r1, #32]
	var->slope_down		= 0;		//0:slope up 1:slope down (sawtooth mode)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	765a      	strb	r2, [r3, #25]
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40533333 	.word	0x40533333
 8002134:	42480000 	.word	0x42480000

08002138 <generator>:

void generator()
{
 8002138:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800213c:	af00      	add	r7, sp, #0
	//Count by normalized to 0-100
	ControlVar.count += 100 * ControlVar.frequency /10000.0;
 800213e:	4bca      	ldr	r3, [pc, #808]	; (8002468 <generator+0x330>)
 8002140:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002144:	4bc8      	ldr	r3, [pc, #800]	; (8002468 <generator+0x330>)
 8002146:	edd3 7a02 	vldr	s15, [r3, #8]
 800214a:	ed9f 7ac8 	vldr	s14, [pc, #800]	; 800246c <generator+0x334>
 800214e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002152:	ee17 0a90 	vmov	r0, s15
 8002156:	f7fe f9ff 	bl	8000558 <__aeabi_f2d>
 800215a:	a3b9      	add	r3, pc, #740	; (adr r3, 8002440 <generator+0x308>)
 800215c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002160:	f7fe fb7c 	bl	800085c <__aeabi_ddiv>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	4640      	mov	r0, r8
 800216a:	4649      	mov	r1, r9
 800216c:	f7fe f896 	bl	800029c <__adddf3>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	49bc      	ldr	r1, [pc, #752]	; (8002468 <generator+0x330>)
 8002176:	e9c1 2300 	strd	r2, r3, [r1]
	//Overflow
	if (ControlVar.frequency > 0.0001 &&
 800217a:	4bbb      	ldr	r3, [pc, #748]	; (8002468 <generator+0x330>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe f9ea 	bl	8000558 <__aeabi_f2d>
 8002184:	a3b0      	add	r3, pc, #704	; (adr r3, 8002448 <generator+0x310>)
 8002186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218a:	f7fe fccd 	bl	8000b28 <__aeabi_dcmpgt>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d02b      	beq.n	80021ec <generator+0xb4>
			micros()-ControlVar.periodstamp > 1/ControlVar.frequency*1000000) {
 8002194:	f000 fa34 	bl	8002600 <micros>
 8002198:	4bb3      	ldr	r3, [pc, #716]	; (8002468 <generator+0x330>)
 800219a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800219e:	1a84      	subs	r4, r0, r2
 80021a0:	eb61 0503 	sbc.w	r5, r1, r3
 80021a4:	4620      	mov	r0, r4
 80021a6:	4629      	mov	r1, r5
 80021a8:	f7fe fe3e 	bl	8000e28 <__aeabi_ul2f>
 80021ac:	ee06 0a10 	vmov	s12, r0
 80021b0:	4bad      	ldr	r3, [pc, #692]	; (8002468 <generator+0x330>)
 80021b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80021b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021be:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8002470 <generator+0x338>
 80021c2:	ee67 7a87 	vmul.f32	s15, s15, s14
	if (ControlVar.frequency > 0.0001 &&
 80021c6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80021ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ce:	dd0d      	ble.n	80021ec <generator+0xb4>
		ControlVar.count = 0; ControlVar.periodstamp = micros();}
 80021d0:	49a5      	ldr	r1, [pc, #660]	; (8002468 <generator+0x330>)
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	e9c1 2300 	strd	r2, r3, [r1]
 80021de:	f000 fa0f 	bl	8002600 <micros>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	49a0      	ldr	r1, [pc, #640]	; (8002468 <generator+0x330>)
 80021e8:	e9c1 2308 	strd	r2, r3, [r1, #32]

	//Amplify to 12 bits (0-4096)
	switch (ControlVar.wave_mode)
 80021ec:	4b9e      	ldr	r3, [pc, #632]	; (8002468 <generator+0x330>)
 80021ee:	7e1b      	ldrb	r3, [r3, #24]
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	f000 8145 	beq.w	8002480 <generator+0x348>
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	f300 817d 	bgt.w	80024f6 <generator+0x3be>
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d003      	beq.n	8002208 <generator+0xd0>
 8002200:	2b01      	cmp	r3, #1
 8002202:	f000 80ac 	beq.w	800235e <generator+0x226>
				dataOut = 4096/3.3*ControlVar.min_voltage;
			}
			break;

		default:
			break;
 8002206:	e176      	b.n	80024f6 <generator+0x3be>
			if (ControlVar.slope_down) {							//slope down
 8002208:	4b97      	ldr	r3, [pc, #604]	; (8002468 <generator+0x330>)
 800220a:	7e5b      	ldrb	r3, [r3, #25]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d057      	beq.n	80022c0 <generator+0x188>
				dataOut = (100-ControlVar.count) * (
 8002210:	4b95      	ldr	r3, [pc, #596]	; (8002468 <generator+0x330>)
 8002212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002216:	f04f 0000 	mov.w	r0, #0
 800221a:	4996      	ldr	r1, [pc, #600]	; (8002474 <generator+0x33c>)
 800221c:	f7fe f83c 	bl	8000298 <__aeabi_dsub>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4614      	mov	r4, r2
 8002226:	461d      	mov	r5, r3
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 8002228:	4b8f      	ldr	r3, [pc, #572]	; (8002468 <generator+0x330>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	4618      	mov	r0, r3
 800222e:	f7fe f993 	bl	8000558 <__aeabi_f2d>
 8002232:	a387      	add	r3, pc, #540	; (adr r3, 8002450 <generator+0x318>)
 8002234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002238:	f7fe f9e6 	bl	8000608 <__aeabi_dmul>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4690      	mov	r8, r2
 8002242:	4699      	mov	r9, r3
 8002244:	4b88      	ldr	r3, [pc, #544]	; (8002468 <generator+0x330>)
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	4618      	mov	r0, r3
 800224a:	f7fe f985 	bl	8000558 <__aeabi_f2d>
 800224e:	a380      	add	r3, pc, #512	; (adr r3, 8002450 <generator+0x318>)
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	f7fe f9d8 	bl	8000608 <__aeabi_dmul>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4640      	mov	r0, r8
 800225e:	4649      	mov	r1, r9
 8002260:	f7fe f81a 	bl	8000298 <__aeabi_dsub>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
				dataOut = (100-ControlVar.count) * (
 8002268:	4620      	mov	r0, r4
 800226a:	4629      	mov	r1, r5
 800226c:	f7fe f9cc 	bl	8000608 <__aeabi_dmul>
 8002270:	4602      	mov	r2, r0
 8002272:	460b      	mov	r3, r1
 8002274:	4610      	mov	r0, r2
 8002276:	4619      	mov	r1, r3
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	4b7d      	ldr	r3, [pc, #500]	; (8002474 <generator+0x33c>)
 800227e:	f7fe faed 	bl	800085c <__aeabi_ddiv>
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	4614      	mov	r4, r2
 8002288:	461d      	mov	r5, r3
								+ 4096/3.3*ControlVar.min_voltage;
 800228a:	4b77      	ldr	r3, [pc, #476]	; (8002468 <generator+0x330>)
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe f962 	bl	8000558 <__aeabi_f2d>
 8002294:	a36e      	add	r3, pc, #440	; (adr r3, 8002450 <generator+0x318>)
 8002296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229a:	f7fe f9b5 	bl	8000608 <__aeabi_dmul>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4620      	mov	r0, r4
 80022a4:	4629      	mov	r1, r5
 80022a6:	f7fd fff9 	bl	800029c <__adddf3>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
				dataOut = (100-ControlVar.count) * (
 80022ae:	4610      	mov	r0, r2
 80022b0:	4619      	mov	r1, r3
 80022b2:	f7fe fc81 	bl	8000bb8 <__aeabi_d2uiz>
 80022b6:	4603      	mov	r3, r0
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	4b6f      	ldr	r3, [pc, #444]	; (8002478 <generator+0x340>)
 80022bc:	801a      	strh	r2, [r3, #0]
			break;
 80022be:	e11b      	b.n	80024f8 <generator+0x3c0>
				dataOut = ControlVar.count * (
 80022c0:	4b69      	ldr	r3, [pc, #420]	; (8002468 <generator+0x330>)
 80022c2:	e9d3 4500 	ldrd	r4, r5, [r3]
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 80022c6:	4b68      	ldr	r3, [pc, #416]	; (8002468 <generator+0x330>)
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7fe f944 	bl	8000558 <__aeabi_f2d>
 80022d0:	a35f      	add	r3, pc, #380	; (adr r3, 8002450 <generator+0x318>)
 80022d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d6:	f7fe f997 	bl	8000608 <__aeabi_dmul>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4690      	mov	r8, r2
 80022e0:	4699      	mov	r9, r3
 80022e2:	4b61      	ldr	r3, [pc, #388]	; (8002468 <generator+0x330>)
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe f936 	bl	8000558 <__aeabi_f2d>
 80022ec:	a358      	add	r3, pc, #352	; (adr r3, 8002450 <generator+0x318>)
 80022ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f2:	f7fe f989 	bl	8000608 <__aeabi_dmul>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4640      	mov	r0, r8
 80022fc:	4649      	mov	r1, r9
 80022fe:	f7fd ffcb 	bl	8000298 <__aeabi_dsub>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
				dataOut = ControlVar.count * (
 8002306:	4620      	mov	r0, r4
 8002308:	4629      	mov	r1, r5
 800230a:	f7fe f97d 	bl	8000608 <__aeabi_dmul>
 800230e:	4602      	mov	r2, r0
 8002310:	460b      	mov	r3, r1
 8002312:	4610      	mov	r0, r2
 8002314:	4619      	mov	r1, r3
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 8002316:	f04f 0200 	mov.w	r2, #0
 800231a:	4b56      	ldr	r3, [pc, #344]	; (8002474 <generator+0x33c>)
 800231c:	f7fe fa9e 	bl	800085c <__aeabi_ddiv>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4614      	mov	r4, r2
 8002326:	461d      	mov	r5, r3
								+ 4096/3.3*ControlVar.min_voltage;
 8002328:	4b4f      	ldr	r3, [pc, #316]	; (8002468 <generator+0x330>)
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe f913 	bl	8000558 <__aeabi_f2d>
 8002332:	a347      	add	r3, pc, #284	; (adr r3, 8002450 <generator+0x318>)
 8002334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002338:	f7fe f966 	bl	8000608 <__aeabi_dmul>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4620      	mov	r0, r4
 8002342:	4629      	mov	r1, r5
 8002344:	f7fd ffaa 	bl	800029c <__adddf3>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
				dataOut = ControlVar.count * (
 800234c:	4610      	mov	r0, r2
 800234e:	4619      	mov	r1, r3
 8002350:	f7fe fc32 	bl	8000bb8 <__aeabi_d2uiz>
 8002354:	4603      	mov	r3, r0
 8002356:	b29a      	uxth	r2, r3
 8002358:	4b47      	ldr	r3, [pc, #284]	; (8002478 <generator+0x340>)
 800235a:	801a      	strh	r2, [r3, #0]
			break;
 800235c:	e0cc      	b.n	80024f8 <generator+0x3c0>
			dataOut = (2048/3.3*ControlVar.max_voltage - 2048/3.3*ControlVar.min_voltage) * (
 800235e:	4b42      	ldr	r3, [pc, #264]	; (8002468 <generator+0x330>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe f8f8 	bl	8000558 <__aeabi_f2d>
 8002368:	a33b      	add	r3, pc, #236	; (adr r3, 8002458 <generator+0x320>)
 800236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236e:	f7fe f94b 	bl	8000608 <__aeabi_dmul>
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4614      	mov	r4, r2
 8002378:	461d      	mov	r5, r3
 800237a:	4b3b      	ldr	r3, [pc, #236]	; (8002468 <generator+0x330>)
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe f8ea 	bl	8000558 <__aeabi_f2d>
 8002384:	a334      	add	r3, pc, #208	; (adr r3, 8002458 <generator+0x320>)
 8002386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238a:	f7fe f93d 	bl	8000608 <__aeabi_dmul>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4620      	mov	r0, r4
 8002394:	4629      	mov	r1, r5
 8002396:	f7fd ff7f 	bl	8000298 <__aeabi_dsub>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4614      	mov	r4, r2
 80023a0:	461d      	mov	r5, r3
					sin(ControlVar.count*2.0/100.0*M_PI) + 1) + 4096/3.3*ControlVar.min_voltage;
 80023a2:	4b31      	ldr	r3, [pc, #196]	; (8002468 <generator+0x330>)
 80023a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023a8:	4602      	mov	r2, r0
 80023aa:	460b      	mov	r3, r1
 80023ac:	f7fd ff76 	bl	800029c <__adddf3>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4610      	mov	r0, r2
 80023b6:	4619      	mov	r1, r3
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	4b2d      	ldr	r3, [pc, #180]	; (8002474 <generator+0x33c>)
 80023be:	f7fe fa4d 	bl	800085c <__aeabi_ddiv>
 80023c2:	4602      	mov	r2, r0
 80023c4:	460b      	mov	r3, r1
 80023c6:	4610      	mov	r0, r2
 80023c8:	4619      	mov	r1, r3
 80023ca:	a325      	add	r3, pc, #148	; (adr r3, 8002460 <generator+0x328>)
 80023cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d0:	f7fe f91a 	bl	8000608 <__aeabi_dmul>
 80023d4:	4602      	mov	r2, r0
 80023d6:	460b      	mov	r3, r1
 80023d8:	ec43 2b17 	vmov	d7, r2, r3
 80023dc:	eeb0 0a47 	vmov.f32	s0, s14
 80023e0:	eef0 0a67 	vmov.f32	s1, s15
 80023e4:	f007 fa90 	bl	8009908 <sin>
 80023e8:	ec51 0b10 	vmov	r0, r1, d0
 80023ec:	f04f 0200 	mov.w	r2, #0
 80023f0:	4b22      	ldr	r3, [pc, #136]	; (800247c <generator+0x344>)
 80023f2:	f7fd ff53 	bl	800029c <__adddf3>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
			dataOut = (2048/3.3*ControlVar.max_voltage - 2048/3.3*ControlVar.min_voltage) * (
 80023fa:	4620      	mov	r0, r4
 80023fc:	4629      	mov	r1, r5
 80023fe:	f7fe f903 	bl	8000608 <__aeabi_dmul>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4614      	mov	r4, r2
 8002408:	461d      	mov	r5, r3
					sin(ControlVar.count*2.0/100.0*M_PI) + 1) + 4096/3.3*ControlVar.min_voltage;
 800240a:	4b17      	ldr	r3, [pc, #92]	; (8002468 <generator+0x330>)
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	4618      	mov	r0, r3
 8002410:	f7fe f8a2 	bl	8000558 <__aeabi_f2d>
 8002414:	a30e      	add	r3, pc, #56	; (adr r3, 8002450 <generator+0x318>)
 8002416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800241a:	f7fe f8f5 	bl	8000608 <__aeabi_dmul>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	4620      	mov	r0, r4
 8002424:	4629      	mov	r1, r5
 8002426:	f7fd ff39 	bl	800029c <__adddf3>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
			dataOut = (2048/3.3*ControlVar.max_voltage - 2048/3.3*ControlVar.min_voltage) * (
 800242e:	4610      	mov	r0, r2
 8002430:	4619      	mov	r1, r3
 8002432:	f7fe fbc1 	bl	8000bb8 <__aeabi_d2uiz>
 8002436:	4603      	mov	r3, r0
 8002438:	b29a      	uxth	r2, r3
 800243a:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <generator+0x340>)
 800243c:	801a      	strh	r2, [r3, #0]
			break;
 800243e:	e05b      	b.n	80024f8 <generator+0x3c0>
 8002440:	00000000 	.word	0x00000000
 8002444:	40c38800 	.word	0x40c38800
 8002448:	eb1c432d 	.word	0xeb1c432d
 800244c:	3f1a36e2 	.word	0x3f1a36e2
 8002450:	364d9365 	.word	0x364d9365
 8002454:	409364d9 	.word	0x409364d9
 8002458:	364d9365 	.word	0x364d9365
 800245c:	408364d9 	.word	0x408364d9
 8002460:	54442d18 	.word	0x54442d18
 8002464:	400921fb 	.word	0x400921fb
 8002468:	20000210 	.word	0x20000210
 800246c:	42c80000 	.word	0x42c80000
 8002470:	49742400 	.word	0x49742400
 8002474:	40590000 	.word	0x40590000
 8002478:	20000208 	.word	0x20000208
 800247c:	3ff00000 	.word	0x3ff00000
			if (ControlVar.count < ControlVar.duty_cycle) {
 8002480:	4b2d      	ldr	r3, [pc, #180]	; (8002538 <generator+0x400>)
 8002482:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002486:	4b2c      	ldr	r3, [pc, #176]	; (8002538 <generator+0x400>)
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	4618      	mov	r0, r3
 800248c:	f7fe f864 	bl	8000558 <__aeabi_f2d>
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4620      	mov	r0, r4
 8002496:	4629      	mov	r1, r5
 8002498:	f7fe fb28 	bl	8000aec <__aeabi_dcmplt>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d014      	beq.n	80024cc <generator+0x394>
				dataOut = 4096/3.3*ControlVar.max_voltage;
 80024a2:	4b25      	ldr	r3, [pc, #148]	; (8002538 <generator+0x400>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7fe f856 	bl	8000558 <__aeabi_f2d>
 80024ac:	a320      	add	r3, pc, #128	; (adr r3, 8002530 <generator+0x3f8>)
 80024ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b2:	f7fe f8a9 	bl	8000608 <__aeabi_dmul>
 80024b6:	4602      	mov	r2, r0
 80024b8:	460b      	mov	r3, r1
 80024ba:	4610      	mov	r0, r2
 80024bc:	4619      	mov	r1, r3
 80024be:	f7fe fb7b 	bl	8000bb8 <__aeabi_d2uiz>
 80024c2:	4603      	mov	r3, r0
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	4b1d      	ldr	r3, [pc, #116]	; (800253c <generator+0x404>)
 80024c8:	801a      	strh	r2, [r3, #0]
			break;
 80024ca:	e015      	b.n	80024f8 <generator+0x3c0>
				dataOut = 4096/3.3*ControlVar.min_voltage;
 80024cc:	4b1a      	ldr	r3, [pc, #104]	; (8002538 <generator+0x400>)
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fe f841 	bl	8000558 <__aeabi_f2d>
 80024d6:	a316      	add	r3, pc, #88	; (adr r3, 8002530 <generator+0x3f8>)
 80024d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024dc:	f7fe f894 	bl	8000608 <__aeabi_dmul>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4610      	mov	r0, r2
 80024e6:	4619      	mov	r1, r3
 80024e8:	f7fe fb66 	bl	8000bb8 <__aeabi_d2uiz>
 80024ec:	4603      	mov	r3, r0
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	4b12      	ldr	r3, [pc, #72]	; (800253c <generator+0x404>)
 80024f2:	801a      	strh	r2, [r3, #0]
			break;
 80024f4:	e000      	b.n	80024f8 <generator+0x3c0>
			break;
 80024f6:	bf00      	nop
	}

	//Send the SPI data
	if (hspi3.State == HAL_SPI_STATE_READY
 80024f8:	4b11      	ldr	r3, [pc, #68]	; (8002540 <generator+0x408>)
 80024fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b01      	cmp	r3, #1
 8002502:	d10f      	bne.n	8002524 <generator+0x3ec>
			&& HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin) == GPIO_PIN_SET)
 8002504:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002508:	480e      	ldr	r0, [pc, #56]	; (8002544 <generator+0x40c>)
 800250a:	f001 ffdd 	bl	80044c8 <HAL_GPIO_ReadPin>
 800250e:	4603      	mov	r3, r0
 8002510:	2b01      	cmp	r3, #1
 8002512:	d107      	bne.n	8002524 <generator+0x3ec>
	{
		MCP4922SetOutput(DACConfig, dataOut);
 8002514:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <generator+0x410>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	4a08      	ldr	r2, [pc, #32]	; (800253c <generator+0x404>)
 800251a:	8812      	ldrh	r2, [r2, #0]
 800251c:	4611      	mov	r1, r2
 800251e:	4618      	mov	r0, r3
 8002520:	f000 f814 	bl	800254c <MCP4922SetOutput>
	}
}
 8002524:	bf00      	nop
 8002526:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800252a:	bf00      	nop
 800252c:	f3af 8000 	nop.w
 8002530:	364d9365 	.word	0x364d9365
 8002534:	409364d9 	.word	0x409364d9
 8002538:	20000210 	.word	0x20000210
 800253c:	20000208 	.word	0x20000208
 8002540:	200002c0 	.word	0x200002c0
 8002544:	40020400 	.word	0x40020400
 8002548:	20000000 	.word	0x20000000

0800254c <MCP4922SetOutput>:

void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	460a      	mov	r2, r1
 8002556:	71fb      	strb	r3, [r7, #7]
 8002558:	4613      	mov	r3, r2
 800255a:	80bb      	strh	r3, [r7, #4]
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 800255c:	88bb      	ldrh	r3, [r7, #4]
 800255e:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	031b      	lsls	r3, r3, #12
 8002566:	b29b      	uxth	r3, r3
 8002568:	4313      	orrs	r3, r2
 800256a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 800256c:	2200      	movs	r2, #0
 800256e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002572:	4807      	ldr	r0, [pc, #28]	; (8002590 <MCP4922SetOutput+0x44>)
 8002574:	f001 ffc0 	bl	80044f8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);
 8002578:	f107 030c 	add.w	r3, r7, #12
 800257c:	2201      	movs	r2, #1
 800257e:	4619      	mov	r1, r3
 8002580:	4804      	ldr	r0, [pc, #16]	; (8002594 <MCP4922SetOutput+0x48>)
 8002582:	f002 fcd1 	bl	8004f28 <HAL_SPI_Transmit_IT>
}
 8002586:	bf00      	nop
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40020400 	.word	0x40020400
 8002594:	200002c0 	.word	0x200002c0

08002598 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a06      	ldr	r2, [pc, #24]	; (80025bc <HAL_SPI_TxCpltCallback+0x24>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d105      	bne.n	80025b4 <HAL_SPI_TxCpltCallback+0x1c>
	{
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 80025a8:	2201      	movs	r2, #1
 80025aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025ae:	4804      	ldr	r0, [pc, #16]	; (80025c0 <HAL_SPI_TxCpltCallback+0x28>)
 80025b0:	f001 ffa2 	bl	80044f8 <HAL_GPIO_WritePin>
	}
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	200002c0 	.word	0x200002c0
 80025c0:	40020400 	.word	0x40020400

080025c4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025c4:	b4b0      	push	{r4, r5, r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a0a      	ldr	r2, [pc, #40]	; (80025f8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d10c      	bne.n	80025ee <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micro += 65535;
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80025d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025da:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80025de:	f04f 0100 	mov.w	r1, #0
 80025e2:	1814      	adds	r4, r2, r0
 80025e4:	eb43 0501 	adc.w	r5, r3, r1
 80025e8:	4b04      	ldr	r3, [pc, #16]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80025ea:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bcb0      	pop	{r4, r5, r7}
 80025f6:	4770      	bx	lr
 80025f8:	20000360 	.word	0x20000360
 80025fc:	20000200 	.word	0x20000200

08002600 <micros>:

inline uint64_t micros()
{
 8002600:	b4b0      	push	{r4, r5, r7}
 8002602:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 8002604:	4b09      	ldr	r3, [pc, #36]	; (800262c <micros+0x2c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	4618      	mov	r0, r3
 800260c:	f04f 0100 	mov.w	r1, #0
 8002610:	4b07      	ldr	r3, [pc, #28]	; (8002630 <micros+0x30>)
 8002612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002616:	1884      	adds	r4, r0, r2
 8002618:	eb41 0503 	adc.w	r5, r1, r3
 800261c:	4622      	mov	r2, r4
 800261e:	462b      	mov	r3, r5
}
 8002620:	4610      	mov	r0, r2
 8002622:	4619      	mov	r1, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	bcb0      	pop	{r4, r5, r7}
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	20000360 	.word	0x20000360
 8002630:	20000200 	.word	0x20000200

08002634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002638:	b672      	cpsid	i
}
 800263a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800263c:	e7fe      	b.n	800263c <Error_Handler+0x8>
	...

08002640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	607b      	str	r3, [r7, #4]
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_MspInit+0x4c>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264e:	4a0f      	ldr	r2, [pc, #60]	; (800268c <HAL_MspInit+0x4c>)
 8002650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002654:	6453      	str	r3, [r2, #68]	; 0x44
 8002656:	4b0d      	ldr	r3, [pc, #52]	; (800268c <HAL_MspInit+0x4c>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800265e:	607b      	str	r3, [r7, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	603b      	str	r3, [r7, #0]
 8002666:	4b09      	ldr	r3, [pc, #36]	; (800268c <HAL_MspInit+0x4c>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	4a08      	ldr	r2, [pc, #32]	; (800268c <HAL_MspInit+0x4c>)
 800266c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002670:	6413      	str	r3, [r2, #64]	; 0x40
 8002672:	4b06      	ldr	r3, [pc, #24]	; (800268c <HAL_MspInit+0x4c>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800267e:	2007      	movs	r0, #7
 8002680:	f001 f95a 	bl	8003938 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40023800 	.word	0x40023800

08002690 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	; 0x28
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002698:	f107 0314 	add.w	r3, r7, #20
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	609a      	str	r2, [r3, #8]
 80026a4:	60da      	str	r2, [r3, #12]
 80026a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a33      	ldr	r2, [pc, #204]	; (800277c <HAL_ADC_MspInit+0xec>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d15f      	bne.n	8002772 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	613b      	str	r3, [r7, #16]
 80026b6:	4b32      	ldr	r3, [pc, #200]	; (8002780 <HAL_ADC_MspInit+0xf0>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	4a31      	ldr	r2, [pc, #196]	; (8002780 <HAL_ADC_MspInit+0xf0>)
 80026bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026c0:	6453      	str	r3, [r2, #68]	; 0x44
 80026c2:	4b2f      	ldr	r3, [pc, #188]	; (8002780 <HAL_ADC_MspInit+0xf0>)
 80026c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ca:	613b      	str	r3, [r7, #16]
 80026cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ce:	2300      	movs	r3, #0
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	4b2b      	ldr	r3, [pc, #172]	; (8002780 <HAL_ADC_MspInit+0xf0>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	4a2a      	ldr	r2, [pc, #168]	; (8002780 <HAL_ADC_MspInit+0xf0>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	6313      	str	r3, [r2, #48]	; 0x30
 80026de:	4b28      	ldr	r3, [pc, #160]	; (8002780 <HAL_ADC_MspInit+0xf0>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026ea:	2301      	movs	r3, #1
 80026ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ee:	2303      	movs	r3, #3
 80026f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f6:	f107 0314 	add.w	r3, r7, #20
 80026fa:	4619      	mov	r1, r3
 80026fc:	4821      	ldr	r0, [pc, #132]	; (8002784 <HAL_ADC_MspInit+0xf4>)
 80026fe:	f001 fd5f 	bl	80041c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002702:	4b21      	ldr	r3, [pc, #132]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 8002704:	4a21      	ldr	r2, [pc, #132]	; (800278c <HAL_ADC_MspInit+0xfc>)
 8002706:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002708:	4b1f      	ldr	r3, [pc, #124]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 800270a:	2200      	movs	r2, #0
 800270c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800270e:	4b1e      	ldr	r3, [pc, #120]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002714:	4b1c      	ldr	r3, [pc, #112]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 8002716:	2200      	movs	r2, #0
 8002718:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800271a:	4b1b      	ldr	r3, [pc, #108]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 800271c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002720:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002722:	4b19      	ldr	r3, [pc, #100]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 8002724:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002728:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800272a:	4b17      	ldr	r3, [pc, #92]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 800272c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002730:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002732:	4b15      	ldr	r3, [pc, #84]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 8002734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002738:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800273a:	4b13      	ldr	r3, [pc, #76]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 800273c:	2200      	movs	r2, #0
 800273e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002740:	4b11      	ldr	r3, [pc, #68]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 8002742:	2200      	movs	r2, #0
 8002744:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002746:	4810      	ldr	r0, [pc, #64]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 8002748:	f001 f938 	bl	80039bc <HAL_DMA_Init>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002752:	f7ff ff6f 	bl	8002634 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a0b      	ldr	r2, [pc, #44]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 800275a:	639a      	str	r2, [r3, #56]	; 0x38
 800275c:	4a0a      	ldr	r2, [pc, #40]	; (8002788 <HAL_ADC_MspInit+0xf8>)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002762:	2200      	movs	r2, #0
 8002764:	2100      	movs	r1, #0
 8002766:	2012      	movs	r0, #18
 8002768:	f001 f8f1 	bl	800394e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800276c:	2012      	movs	r0, #18
 800276e:	f001 f90a 	bl	8003986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002772:	bf00      	nop
 8002774:	3728      	adds	r7, #40	; 0x28
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40012000 	.word	0x40012000
 8002780:	40023800 	.word	0x40023800
 8002784:	40020000 	.word	0x40020000
 8002788:	200003a8 	.word	0x200003a8
 800278c:	40026410 	.word	0x40026410

08002790 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08a      	sub	sp, #40	; 0x28
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
 80027a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a1d      	ldr	r2, [pc, #116]	; (8002824 <HAL_SPI_MspInit+0x94>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d133      	bne.n	800281a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	613b      	str	r3, [r7, #16]
 80027b6:	4b1c      	ldr	r3, [pc, #112]	; (8002828 <HAL_SPI_MspInit+0x98>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	4a1b      	ldr	r2, [pc, #108]	; (8002828 <HAL_SPI_MspInit+0x98>)
 80027bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027c0:	6413      	str	r3, [r2, #64]	; 0x40
 80027c2:	4b19      	ldr	r3, [pc, #100]	; (8002828 <HAL_SPI_MspInit+0x98>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027ca:	613b      	str	r3, [r7, #16]
 80027cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	4b15      	ldr	r3, [pc, #84]	; (8002828 <HAL_SPI_MspInit+0x98>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	4a14      	ldr	r2, [pc, #80]	; (8002828 <HAL_SPI_MspInit+0x98>)
 80027d8:	f043 0302 	orr.w	r3, r3, #2
 80027dc:	6313      	str	r3, [r2, #48]	; 0x30
 80027de:	4b12      	ldr	r3, [pc, #72]	; (8002828 <HAL_SPI_MspInit+0x98>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80027ea:	2338      	movs	r3, #56	; 0x38
 80027ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ee:	2302      	movs	r3, #2
 80027f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f6:	2303      	movs	r3, #3
 80027f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80027fa:	2306      	movs	r3, #6
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027fe:	f107 0314 	add.w	r3, r7, #20
 8002802:	4619      	mov	r1, r3
 8002804:	4809      	ldr	r0, [pc, #36]	; (800282c <HAL_SPI_MspInit+0x9c>)
 8002806:	f001 fcdb 	bl	80041c0 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800280a:	2200      	movs	r2, #0
 800280c:	2100      	movs	r1, #0
 800280e:	2033      	movs	r0, #51	; 0x33
 8002810:	f001 f89d 	bl	800394e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002814:	2033      	movs	r0, #51	; 0x33
 8002816:	f001 f8b6 	bl	8003986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800281a:	bf00      	nop
 800281c:	3728      	adds	r7, #40	; 0x28
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40003c00 	.word	0x40003c00
 8002828:	40023800 	.word	0x40023800
 800282c:	40020400 	.word	0x40020400

08002830 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a18      	ldr	r2, [pc, #96]	; (80028a0 <HAL_TIM_Base_MspInit+0x70>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d10e      	bne.n	8002860 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b17      	ldr	r3, [pc, #92]	; (80028a4 <HAL_TIM_Base_MspInit+0x74>)
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	4a16      	ldr	r2, [pc, #88]	; (80028a4 <HAL_TIM_Base_MspInit+0x74>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6413      	str	r3, [r2, #64]	; 0x40
 8002852:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <HAL_TIM_Base_MspInit+0x74>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800285e:	e01a      	b.n	8002896 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a10      	ldr	r2, [pc, #64]	; (80028a8 <HAL_TIM_Base_MspInit+0x78>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d115      	bne.n	8002896 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	4b0d      	ldr	r3, [pc, #52]	; (80028a4 <HAL_TIM_Base_MspInit+0x74>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	4a0c      	ldr	r2, [pc, #48]	; (80028a4 <HAL_TIM_Base_MspInit+0x74>)
 8002874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002878:	6453      	str	r3, [r2, #68]	; 0x44
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <HAL_TIM_Base_MspInit+0x74>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002886:	2200      	movs	r2, #0
 8002888:	2100      	movs	r1, #0
 800288a:	201a      	movs	r0, #26
 800288c:	f001 f85f 	bl	800394e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002890:	201a      	movs	r0, #26
 8002892:	f001 f878 	bl	8003986 <HAL_NVIC_EnableIRQ>
}
 8002896:	bf00      	nop
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	40000400 	.word	0x40000400
 80028a4:	40023800 	.word	0x40023800
 80028a8:	40014800 	.word	0x40014800

080028ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08a      	sub	sp, #40	; 0x28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a1d      	ldr	r2, [pc, #116]	; (8002940 <HAL_UART_MspInit+0x94>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d133      	bne.n	8002936 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	4b1c      	ldr	r3, [pc, #112]	; (8002944 <HAL_UART_MspInit+0x98>)
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	4a1b      	ldr	r2, [pc, #108]	; (8002944 <HAL_UART_MspInit+0x98>)
 80028d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028dc:	6413      	str	r3, [r2, #64]	; 0x40
 80028de:	4b19      	ldr	r3, [pc, #100]	; (8002944 <HAL_UART_MspInit+0x98>)
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	4b15      	ldr	r3, [pc, #84]	; (8002944 <HAL_UART_MspInit+0x98>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4a14      	ldr	r2, [pc, #80]	; (8002944 <HAL_UART_MspInit+0x98>)
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4b12      	ldr	r3, [pc, #72]	; (8002944 <HAL_UART_MspInit+0x98>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002906:	230c      	movs	r3, #12
 8002908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290a:	2302      	movs	r3, #2
 800290c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002912:	2303      	movs	r3, #3
 8002914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002916:	2307      	movs	r3, #7
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800291a:	f107 0314 	add.w	r3, r7, #20
 800291e:	4619      	mov	r1, r3
 8002920:	4809      	ldr	r0, [pc, #36]	; (8002948 <HAL_UART_MspInit+0x9c>)
 8002922:	f001 fc4d 	bl	80041c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002926:	2200      	movs	r2, #0
 8002928:	2100      	movs	r1, #0
 800292a:	2026      	movs	r0, #38	; 0x26
 800292c:	f001 f80f 	bl	800394e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002930:	2026      	movs	r0, #38	; 0x26
 8002932:	f001 f828 	bl	8003986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002936:	bf00      	nop
 8002938:	3728      	adds	r7, #40	; 0x28
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40004400 	.word	0x40004400
 8002944:	40023800 	.word	0x40023800
 8002948:	40020000 	.word	0x40020000

0800294c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002950:	e7fe      	b.n	8002950 <NMI_Handler+0x4>

08002952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002952:	b480      	push	{r7}
 8002954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002956:	e7fe      	b.n	8002956 <HardFault_Handler+0x4>

08002958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800295c:	e7fe      	b.n	800295c <MemManage_Handler+0x4>

0800295e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800295e:	b480      	push	{r7}
 8002960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002962:	e7fe      	b.n	8002962 <BusFault_Handler+0x4>

08002964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002968:	e7fe      	b.n	8002968 <UsageFault_Handler+0x4>

0800296a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800296a:	b480      	push	{r7}
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296e:	bf00      	nop
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002986:	b480      	push	{r7}
 8002988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800298a:	bf00      	nop
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002998:	f000 f988 	bl	8002cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}

080029a0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80029a4:	4802      	ldr	r0, [pc, #8]	; (80029b0 <ADC_IRQHandler+0x10>)
 80029a6:	f000 f9e4 	bl	8002d72 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000318 	.word	0x20000318

080029b4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80029b8:	4802      	ldr	r0, [pc, #8]	; (80029c4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80029ba:	f002 fedb 	bl	8005774 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000360 	.word	0x20000360

080029c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029cc:	4802      	ldr	r0, [pc, #8]	; (80029d8 <USART2_IRQHandler+0x10>)
 80029ce:	f003 fb71 	bl	80060b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	20000408 	.word	0x20000408

080029dc <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80029e0:	4802      	ldr	r0, [pc, #8]	; (80029ec <SPI3_IRQHandler+0x10>)
 80029e2:	f002 fb2b 	bl	800503c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200002c0 	.word	0x200002c0

080029f0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029f4:	4802      	ldr	r0, [pc, #8]	; (8002a00 <DMA2_Stream0_IRQHandler+0x10>)
 80029f6:	f001 f979 	bl	8003cec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	200003a8 	.word	0x200003a8

08002a04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
	return 1;
 8002a08:	2301      	movs	r3, #1
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <_kill>:

int _kill(int pid, int sig)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a1e:	f004 f8ab 	bl	8006b78 <__errno>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2216      	movs	r2, #22
 8002a26:	601a      	str	r2, [r3, #0]
	return -1;
 8002a28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <_exit>:

void _exit (int status)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f7ff ffe7 	bl	8002a14 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a46:	e7fe      	b.n	8002a46 <_exit+0x12>

08002a48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	e00a      	b.n	8002a70 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a5a:	f3af 8000 	nop.w
 8002a5e:	4601      	mov	r1, r0
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	60ba      	str	r2, [r7, #8]
 8002a66:	b2ca      	uxtb	r2, r1
 8002a68:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	dbf0      	blt.n	8002a5a <_read+0x12>
	}

return len;
 8002a78:	687b      	ldr	r3, [r7, #4]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b086      	sub	sp, #24
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	60f8      	str	r0, [r7, #12]
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	e009      	b.n	8002aa8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	1c5a      	adds	r2, r3, #1
 8002a98:	60ba      	str	r2, [r7, #8]
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	697a      	ldr	r2, [r7, #20]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	dbf1      	blt.n	8002a94 <_write+0x12>
	}
	return len;
 8002ab0:	687b      	ldr	r3, [r7, #4]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <_close>:

int _close(int file)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
	return -1;
 8002ac2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
 8002ada:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ae2:	605a      	str	r2, [r3, #4]
	return 0;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_isatty>:

int _isatty(int file)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
	return 1;
 8002afa:	2301      	movs	r3, #1
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
	return 0;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
	...

08002b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b2c:	4a14      	ldr	r2, [pc, #80]	; (8002b80 <_sbrk+0x5c>)
 8002b2e:	4b15      	ldr	r3, [pc, #84]	; (8002b84 <_sbrk+0x60>)
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b38:	4b13      	ldr	r3, [pc, #76]	; (8002b88 <_sbrk+0x64>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b40:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <_sbrk+0x64>)
 8002b42:	4a12      	ldr	r2, [pc, #72]	; (8002b8c <_sbrk+0x68>)
 8002b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b46:	4b10      	ldr	r3, [pc, #64]	; (8002b88 <_sbrk+0x64>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d207      	bcs.n	8002b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b54:	f004 f810 	bl	8006b78 <__errno>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	220c      	movs	r2, #12
 8002b5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b62:	e009      	b.n	8002b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b64:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <_sbrk+0x64>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6a:	4b07      	ldr	r3, [pc, #28]	; (8002b88 <_sbrk+0x64>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	4a05      	ldr	r2, [pc, #20]	; (8002b88 <_sbrk+0x64>)
 8002b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b76:	68fb      	ldr	r3, [r7, #12]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20020000 	.word	0x20020000
 8002b84:	00000400 	.word	0x00000400
 8002b88:	2000026c 	.word	0x2000026c
 8002b8c:	20000460 	.word	0x20000460

08002b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b94:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <SystemInit+0x20>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9a:	4a05      	ldr	r2, [pc, #20]	; (8002bb0 <SystemInit+0x20>)
 8002b9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ba0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bb8:	480d      	ldr	r0, [pc, #52]	; (8002bf0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002bba:	490e      	ldr	r1, [pc, #56]	; (8002bf4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002bbc:	4a0e      	ldr	r2, [pc, #56]	; (8002bf8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc0:	e002      	b.n	8002bc8 <LoopCopyDataInit>

08002bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bc6:	3304      	adds	r3, #4

08002bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bcc:	d3f9      	bcc.n	8002bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bce:	4a0b      	ldr	r2, [pc, #44]	; (8002bfc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002bd0:	4c0b      	ldr	r4, [pc, #44]	; (8002c00 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd4:	e001      	b.n	8002bda <LoopFillZerobss>

08002bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd8:	3204      	adds	r2, #4

08002bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bdc:	d3fb      	bcc.n	8002bd6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002bde:	f7ff ffd7 	bl	8002b90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002be2:	f003 ffcf 	bl	8006b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002be6:	f7fe fae1 	bl	80011ac <main>
  bx  lr    
 8002bea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002bf8:	0800b418 	.word	0x0800b418
  ldr r2, =_sbss
 8002bfc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002c00:	20000460 	.word	0x20000460

08002c04 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c04:	e7fe      	b.n	8002c04 <DMA1_Stream0_IRQHandler>
	...

08002c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c0c:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <HAL_Init+0x40>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a0d      	ldr	r2, [pc, #52]	; (8002c48 <HAL_Init+0x40>)
 8002c12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c18:	4b0b      	ldr	r3, [pc, #44]	; (8002c48 <HAL_Init+0x40>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a0a      	ldr	r2, [pc, #40]	; (8002c48 <HAL_Init+0x40>)
 8002c1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c24:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <HAL_Init+0x40>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a07      	ldr	r2, [pc, #28]	; (8002c48 <HAL_Init+0x40>)
 8002c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c30:	2003      	movs	r0, #3
 8002c32:	f000 fe81 	bl	8003938 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c36:	2000      	movs	r0, #0
 8002c38:	f000 f808 	bl	8002c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c3c:	f7ff fd00 	bl	8002640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40023c00 	.word	0x40023c00

08002c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c54:	4b12      	ldr	r3, [pc, #72]	; (8002ca0 <HAL_InitTick+0x54>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b12      	ldr	r3, [pc, #72]	; (8002ca4 <HAL_InitTick+0x58>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f000 fe99 	bl	80039a2 <HAL_SYSTICK_Config>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e00e      	b.n	8002c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b0f      	cmp	r3, #15
 8002c7e:	d80a      	bhi.n	8002c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c80:	2200      	movs	r2, #0
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	f000 fe61 	bl	800394e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c8c:	4a06      	ldr	r2, [pc, #24]	; (8002ca8 <HAL_InitTick+0x5c>)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	e000      	b.n	8002c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20000004 	.word	0x20000004
 8002ca4:	2000000c 	.word	0x2000000c
 8002ca8:	20000008 	.word	0x20000008

08002cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cb0:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <HAL_IncTick+0x20>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <HAL_IncTick+0x24>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4413      	add	r3, r2
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <HAL_IncTick+0x24>)
 8002cbe:	6013      	str	r3, [r2, #0]
}
 8002cc0:	bf00      	nop
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	2000000c 	.word	0x2000000c
 8002cd0:	2000044c 	.word	0x2000044c

08002cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <HAL_GetTick+0x14>)
 8002cda:	681b      	ldr	r3, [r3, #0]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	2000044c 	.word	0x2000044c

08002cec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e033      	b.n	8002d6a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d109      	bne.n	8002d1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7ff fcc0 	bl	8002690 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d118      	bne.n	8002d5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d32:	f023 0302 	bic.w	r3, r3, #2
 8002d36:	f043 0202 	orr.w	r2, r3, #2
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 fba2 	bl	8003488 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f023 0303 	bic.w	r3, r3, #3
 8002d52:	f043 0201 	orr.w	r2, r3, #1
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	641a      	str	r2, [r3, #64]	; 0x40
 8002d5a:	e001      	b.n	8002d60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b084      	sub	sp, #16
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	bf0c      	ite	eq
 8002d90:	2301      	moveq	r3, #1
 8002d92:	2300      	movne	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f003 0320 	and.w	r3, r3, #32
 8002da2:	2b20      	cmp	r3, #32
 8002da4:	bf0c      	ite	eq
 8002da6:	2301      	moveq	r3, #1
 8002da8:	2300      	movne	r3, #0
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d049      	beq.n	8002e48 <HAL_ADC_IRQHandler+0xd6>
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d046      	beq.n	8002e48 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	f003 0310 	and.w	r3, r3, #16
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d105      	bne.n	8002dd2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d12b      	bne.n	8002e38 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d127      	bne.n	8002e38 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d006      	beq.n	8002e04 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d119      	bne.n	8002e38 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f022 0220 	bic.w	r2, r2, #32
 8002e12:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d105      	bne.n	8002e38 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e30:	f043 0201 	orr.w	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 f9cb 	bl	80031d4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f06f 0212 	mvn.w	r2, #18
 8002e46:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0304 	and.w	r3, r3, #4
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	bf0c      	ite	eq
 8002e56:	2301      	moveq	r3, #1
 8002e58:	2300      	movne	r3, #0
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e68:	2b80      	cmp	r3, #128	; 0x80
 8002e6a:	bf0c      	ite	eq
 8002e6c:	2301      	moveq	r3, #1
 8002e6e:	2300      	movne	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d057      	beq.n	8002f2a <HAL_ADC_IRQHandler+0x1b8>
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d054      	beq.n	8002f2a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e84:	f003 0310 	and.w	r3, r3, #16
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d105      	bne.n	8002e98 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e90:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d139      	bne.n	8002f1a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eac:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d006      	beq.n	8002ec2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d12b      	bne.n	8002f1a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d124      	bne.n	8002f1a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d11d      	bne.n	8002f1a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d119      	bne.n	8002f1a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ef4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d105      	bne.n	8002f1a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f043 0201 	orr.w	r2, r3, #1
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 fc32 	bl	8003784 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f06f 020c 	mvn.w	r2, #12
 8002f28:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	bf0c      	ite	eq
 8002f38:	2301      	moveq	r3, #1
 8002f3a:	2300      	movne	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f4a:	2b40      	cmp	r3, #64	; 0x40
 8002f4c:	bf0c      	ite	eq
 8002f4e:	2301      	moveq	r3, #1
 8002f50:	2300      	movne	r3, #0
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d017      	beq.n	8002f8c <HAL_ADC_IRQHandler+0x21a>
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d014      	beq.n	8002f8c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d10d      	bne.n	8002f8c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f74:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f93d 	bl	80031fc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f06f 0201 	mvn.w	r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0320 	and.w	r3, r3, #32
 8002f96:	2b20      	cmp	r3, #32
 8002f98:	bf0c      	ite	eq
 8002f9a:	2301      	moveq	r3, #1
 8002f9c:	2300      	movne	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fb0:	bf0c      	ite	eq
 8002fb2:	2301      	moveq	r3, #1
 8002fb4:	2300      	movne	r3, #0
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d015      	beq.n	8002fec <HAL_ADC_IRQHandler+0x27a>
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d012      	beq.n	8002fec <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fca:	f043 0202 	orr.w	r2, r3, #2
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f06f 0220 	mvn.w	r2, #32
 8002fda:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 f917 	bl	8003210 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f06f 0220 	mvn.w	r2, #32
 8002fea:	601a      	str	r2, [r3, #0]
  }
}
 8002fec:	bf00      	nop
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800300a:	2b01      	cmp	r3, #1
 800300c:	d101      	bne.n	8003012 <HAL_ADC_Start_DMA+0x1e>
 800300e:	2302      	movs	r3, #2
 8003010:	e0ce      	b.n	80031b0 <HAL_ADC_Start_DMA+0x1bc>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	2b01      	cmp	r3, #1
 8003026:	d018      	beq.n	800305a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f042 0201 	orr.w	r2, r2, #1
 8003036:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003038:	4b5f      	ldr	r3, [pc, #380]	; (80031b8 <HAL_ADC_Start_DMA+0x1c4>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a5f      	ldr	r2, [pc, #380]	; (80031bc <HAL_ADC_Start_DMA+0x1c8>)
 800303e:	fba2 2303 	umull	r2, r3, r2, r3
 8003042:	0c9a      	lsrs	r2, r3, #18
 8003044:	4613      	mov	r3, r2
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	4413      	add	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800304c:	e002      	b.n	8003054 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	3b01      	subs	r3, #1
 8003052:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1f9      	bne.n	800304e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003064:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003068:	d107      	bne.n	800307a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003078:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b01      	cmp	r3, #1
 8003086:	f040 8086 	bne.w	8003196 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003092:	f023 0301 	bic.w	r3, r3, #1
 8003096:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d007      	beq.n	80030bc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c8:	d106      	bne.n	80030d8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ce:	f023 0206 	bic.w	r2, r3, #6
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	645a      	str	r2, [r3, #68]	; 0x44
 80030d6:	e002      	b.n	80030de <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030e6:	4b36      	ldr	r3, [pc, #216]	; (80031c0 <HAL_ADC_Start_DMA+0x1cc>)
 80030e8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ee:	4a35      	ldr	r2, [pc, #212]	; (80031c4 <HAL_ADC_Start_DMA+0x1d0>)
 80030f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f6:	4a34      	ldr	r2, [pc, #208]	; (80031c8 <HAL_ADC_Start_DMA+0x1d4>)
 80030f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030fe:	4a33      	ldr	r2, [pc, #204]	; (80031cc <HAL_ADC_Start_DMA+0x1d8>)
 8003100:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800310a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800311a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800312a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	334c      	adds	r3, #76	; 0x4c
 8003136:	4619      	mov	r1, r3
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f000 fcec 	bl	8003b18 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f003 031f 	and.w	r3, r3, #31
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10f      	bne.n	800316c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d129      	bne.n	80031ae <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003168:	609a      	str	r2, [r3, #8]
 800316a:	e020      	b.n	80031ae <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a17      	ldr	r2, [pc, #92]	; (80031d0 <HAL_ADC_Start_DMA+0x1dc>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d11b      	bne.n	80031ae <HAL_ADC_Start_DMA+0x1ba>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d114      	bne.n	80031ae <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	e00b      	b.n	80031ae <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	f043 0210 	orr.w	r2, r3, #16
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a6:	f043 0201 	orr.w	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	20000004 	.word	0x20000004
 80031bc:	431bde83 	.word	0x431bde83
 80031c0:	40012300 	.word	0x40012300
 80031c4:	08003681 	.word	0x08003681
 80031c8:	0800373b 	.word	0x0800373b
 80031cc:	08003757 	.word	0x08003757
 80031d0:	40012000 	.word	0x40012000

080031d4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800322e:	2300      	movs	r3, #0
 8003230:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <HAL_ADC_ConfigChannel+0x1c>
 800323c:	2302      	movs	r3, #2
 800323e:	e113      	b.n	8003468 <HAL_ADC_ConfigChannel+0x244>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2b09      	cmp	r3, #9
 800324e:	d925      	bls.n	800329c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68d9      	ldr	r1, [r3, #12]
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	b29b      	uxth	r3, r3
 800325c:	461a      	mov	r2, r3
 800325e:	4613      	mov	r3, r2
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	4413      	add	r3, r2
 8003264:	3b1e      	subs	r3, #30
 8003266:	2207      	movs	r2, #7
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	43da      	mvns	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	400a      	ands	r2, r1
 8003274:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68d9      	ldr	r1, [r3, #12]
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	b29b      	uxth	r3, r3
 8003286:	4618      	mov	r0, r3
 8003288:	4603      	mov	r3, r0
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	4403      	add	r3, r0
 800328e:	3b1e      	subs	r3, #30
 8003290:	409a      	lsls	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	60da      	str	r2, [r3, #12]
 800329a:	e022      	b.n	80032e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6919      	ldr	r1, [r3, #16]
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	461a      	mov	r2, r3
 80032aa:	4613      	mov	r3, r2
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	4413      	add	r3, r2
 80032b0:	2207      	movs	r2, #7
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	43da      	mvns	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	400a      	ands	r2, r1
 80032be:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	6919      	ldr	r1, [r3, #16]
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	4618      	mov	r0, r3
 80032d2:	4603      	mov	r3, r0
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	4403      	add	r3, r0
 80032d8:	409a      	lsls	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	430a      	orrs	r2, r1
 80032e0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2b06      	cmp	r3, #6
 80032e8:	d824      	bhi.n	8003334 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	4413      	add	r3, r2
 80032fa:	3b05      	subs	r3, #5
 80032fc:	221f      	movs	r2, #31
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43da      	mvns	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	400a      	ands	r2, r1
 800330a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	b29b      	uxth	r3, r3
 8003318:	4618      	mov	r0, r3
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	3b05      	subs	r3, #5
 8003326:	fa00 f203 	lsl.w	r2, r0, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	635a      	str	r2, [r3, #52]	; 0x34
 8003332:	e04c      	b.n	80033ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	2b0c      	cmp	r3, #12
 800333a:	d824      	bhi.n	8003386 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685a      	ldr	r2, [r3, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	3b23      	subs	r3, #35	; 0x23
 800334e:	221f      	movs	r2, #31
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	43da      	mvns	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	400a      	ands	r2, r1
 800335c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	b29b      	uxth	r3, r3
 800336a:	4618      	mov	r0, r3
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	4413      	add	r3, r2
 8003376:	3b23      	subs	r3, #35	; 0x23
 8003378:	fa00 f203 	lsl.w	r2, r0, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	631a      	str	r2, [r3, #48]	; 0x30
 8003384:	e023      	b.n	80033ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	4613      	mov	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	4413      	add	r3, r2
 8003396:	3b41      	subs	r3, #65	; 0x41
 8003398:	221f      	movs	r2, #31
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43da      	mvns	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	400a      	ands	r2, r1
 80033a6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	4618      	mov	r0, r3
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	3b41      	subs	r3, #65	; 0x41
 80033c2:	fa00 f203 	lsl.w	r2, r0, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033ce:	4b29      	ldr	r3, [pc, #164]	; (8003474 <HAL_ADC_ConfigChannel+0x250>)
 80033d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a28      	ldr	r2, [pc, #160]	; (8003478 <HAL_ADC_ConfigChannel+0x254>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d10f      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x1d8>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b12      	cmp	r3, #18
 80033e2:	d10b      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a1d      	ldr	r2, [pc, #116]	; (8003478 <HAL_ADC_ConfigChannel+0x254>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d12b      	bne.n	800345e <HAL_ADC_ConfigChannel+0x23a>
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a1c      	ldr	r2, [pc, #112]	; (800347c <HAL_ADC_ConfigChannel+0x258>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d003      	beq.n	8003418 <HAL_ADC_ConfigChannel+0x1f4>
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2b11      	cmp	r3, #17
 8003416:	d122      	bne.n	800345e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a11      	ldr	r2, [pc, #68]	; (800347c <HAL_ADC_ConfigChannel+0x258>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d111      	bne.n	800345e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800343a:	4b11      	ldr	r3, [pc, #68]	; (8003480 <HAL_ADC_ConfigChannel+0x25c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a11      	ldr	r2, [pc, #68]	; (8003484 <HAL_ADC_ConfigChannel+0x260>)
 8003440:	fba2 2303 	umull	r2, r3, r2, r3
 8003444:	0c9a      	lsrs	r2, r3, #18
 8003446:	4613      	mov	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003450:	e002      	b.n	8003458 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	3b01      	subs	r3, #1
 8003456:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f9      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	40012300 	.word	0x40012300
 8003478:	40012000 	.word	0x40012000
 800347c:	10000012 	.word	0x10000012
 8003480:	20000004 	.word	0x20000004
 8003484:	431bde83 	.word	0x431bde83

08003488 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003490:	4b79      	ldr	r3, [pc, #484]	; (8003678 <ADC_Init+0x1f0>)
 8003492:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	431a      	orrs	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6859      	ldr	r1, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	021a      	lsls	r2, r3, #8
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80034e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6859      	ldr	r1, [r3, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003502:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6899      	ldr	r1, [r3, #8]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800351a:	4a58      	ldr	r2, [pc, #352]	; (800367c <ADC_Init+0x1f4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d022      	beq.n	8003566 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800352e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6899      	ldr	r1, [r3, #8]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003550:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6899      	ldr	r1, [r3, #8]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	609a      	str	r2, [r3, #8]
 8003564:	e00f      	b.n	8003586 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003574:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003584:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0202 	bic.w	r2, r2, #2
 8003594:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	6899      	ldr	r1, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	7e1b      	ldrb	r3, [r3, #24]
 80035a0:	005a      	lsls	r2, r3, #1
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d01b      	beq.n	80035ec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035c2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80035d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6859      	ldr	r1, [r3, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035de:	3b01      	subs	r3, #1
 80035e0:	035a      	lsls	r2, r3, #13
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	e007      	b.n	80035fc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800360a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	3b01      	subs	r3, #1
 8003618:	051a      	lsls	r2, r3, #20
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003630:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6899      	ldr	r1, [r3, #8]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800363e:	025a      	lsls	r2, r3, #9
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003656:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6899      	ldr	r1, [r3, #8]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	029a      	lsls	r2, r3, #10
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	609a      	str	r2, [r3, #8]
}
 800366c:	bf00      	nop
 800366e:	3714      	adds	r7, #20
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	40012300 	.word	0x40012300
 800367c:	0f000001 	.word	0x0f000001

08003680 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003696:	2b00      	cmp	r3, #0
 8003698:	d13c      	bne.n	8003714 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d12b      	bne.n	800370c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d127      	bne.n	800370c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d006      	beq.n	80036d8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d119      	bne.n	800370c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0220 	bic.w	r2, r2, #32
 80036e6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d105      	bne.n	800370c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003704:	f043 0201 	orr.w	r2, r3, #1
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f7ff fd61 	bl	80031d4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003712:	e00e      	b.n	8003732 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003718:	f003 0310 	and.w	r3, r3, #16
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f7ff fd75 	bl	8003210 <HAL_ADC_ErrorCallback>
}
 8003726:	e004      	b.n	8003732 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800372c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	4798      	blx	r3
}
 8003732:	bf00      	nop
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b084      	sub	sp, #16
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003746:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f7ff fd4d 	bl	80031e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800374e:	bf00      	nop
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b084      	sub	sp, #16
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003762:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2240      	movs	r2, #64	; 0x40
 8003768:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800376e:	f043 0204 	orr.w	r2, r3, #4
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003776:	68f8      	ldr	r0, [r7, #12]
 8003778:	f7ff fd4a 	bl	8003210 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800377c:	bf00      	nop
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f003 0307 	and.w	r3, r3, #7
 80037a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037a8:	4b0c      	ldr	r3, [pc, #48]	; (80037dc <__NVIC_SetPriorityGrouping+0x44>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037b4:	4013      	ands	r3, r2
 80037b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ca:	4a04      	ldr	r2, [pc, #16]	; (80037dc <__NVIC_SetPriorityGrouping+0x44>)
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	60d3      	str	r3, [r2, #12]
}
 80037d0:	bf00      	nop
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	e000ed00 	.word	0xe000ed00

080037e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037e4:	4b04      	ldr	r3, [pc, #16]	; (80037f8 <__NVIC_GetPriorityGrouping+0x18>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	0a1b      	lsrs	r3, r3, #8
 80037ea:	f003 0307 	and.w	r3, r3, #7
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	e000ed00 	.word	0xe000ed00

080037fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	4603      	mov	r3, r0
 8003804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380a:	2b00      	cmp	r3, #0
 800380c:	db0b      	blt.n	8003826 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800380e:	79fb      	ldrb	r3, [r7, #7]
 8003810:	f003 021f 	and.w	r2, r3, #31
 8003814:	4907      	ldr	r1, [pc, #28]	; (8003834 <__NVIC_EnableIRQ+0x38>)
 8003816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381a:	095b      	lsrs	r3, r3, #5
 800381c:	2001      	movs	r0, #1
 800381e:	fa00 f202 	lsl.w	r2, r0, r2
 8003822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003826:	bf00      	nop
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	e000e100 	.word	0xe000e100

08003838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	6039      	str	r1, [r7, #0]
 8003842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003848:	2b00      	cmp	r3, #0
 800384a:	db0a      	blt.n	8003862 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	b2da      	uxtb	r2, r3
 8003850:	490c      	ldr	r1, [pc, #48]	; (8003884 <__NVIC_SetPriority+0x4c>)
 8003852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003856:	0112      	lsls	r2, r2, #4
 8003858:	b2d2      	uxtb	r2, r2
 800385a:	440b      	add	r3, r1
 800385c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003860:	e00a      	b.n	8003878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	b2da      	uxtb	r2, r3
 8003866:	4908      	ldr	r1, [pc, #32]	; (8003888 <__NVIC_SetPriority+0x50>)
 8003868:	79fb      	ldrb	r3, [r7, #7]
 800386a:	f003 030f 	and.w	r3, r3, #15
 800386e:	3b04      	subs	r3, #4
 8003870:	0112      	lsls	r2, r2, #4
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	440b      	add	r3, r1
 8003876:	761a      	strb	r2, [r3, #24]
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr
 8003884:	e000e100 	.word	0xe000e100
 8003888:	e000ed00 	.word	0xe000ed00

0800388c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800388c:	b480      	push	{r7}
 800388e:	b089      	sub	sp, #36	; 0x24
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	f1c3 0307 	rsb	r3, r3, #7
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	bf28      	it	cs
 80038aa:	2304      	movcs	r3, #4
 80038ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	3304      	adds	r3, #4
 80038b2:	2b06      	cmp	r3, #6
 80038b4:	d902      	bls.n	80038bc <NVIC_EncodePriority+0x30>
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	3b03      	subs	r3, #3
 80038ba:	e000      	b.n	80038be <NVIC_EncodePriority+0x32>
 80038bc:	2300      	movs	r3, #0
 80038be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c0:	f04f 32ff 	mov.w	r2, #4294967295
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	43da      	mvns	r2, r3
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	401a      	ands	r2, r3
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038d4:	f04f 31ff 	mov.w	r1, #4294967295
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	fa01 f303 	lsl.w	r3, r1, r3
 80038de:	43d9      	mvns	r1, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e4:	4313      	orrs	r3, r2
         );
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3724      	adds	r7, #36	; 0x24
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3b01      	subs	r3, #1
 8003900:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003904:	d301      	bcc.n	800390a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003906:	2301      	movs	r3, #1
 8003908:	e00f      	b.n	800392a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800390a:	4a0a      	ldr	r2, [pc, #40]	; (8003934 <SysTick_Config+0x40>)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3b01      	subs	r3, #1
 8003910:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003912:	210f      	movs	r1, #15
 8003914:	f04f 30ff 	mov.w	r0, #4294967295
 8003918:	f7ff ff8e 	bl	8003838 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800391c:	4b05      	ldr	r3, [pc, #20]	; (8003934 <SysTick_Config+0x40>)
 800391e:	2200      	movs	r2, #0
 8003920:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003922:	4b04      	ldr	r3, [pc, #16]	; (8003934 <SysTick_Config+0x40>)
 8003924:	2207      	movs	r2, #7
 8003926:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	e000e010 	.word	0xe000e010

08003938 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7ff ff29 	bl	8003798 <__NVIC_SetPriorityGrouping>
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800394e:	b580      	push	{r7, lr}
 8003950:	b086      	sub	sp, #24
 8003952:	af00      	add	r7, sp, #0
 8003954:	4603      	mov	r3, r0
 8003956:	60b9      	str	r1, [r7, #8]
 8003958:	607a      	str	r2, [r7, #4]
 800395a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800395c:	2300      	movs	r3, #0
 800395e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003960:	f7ff ff3e 	bl	80037e0 <__NVIC_GetPriorityGrouping>
 8003964:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	68b9      	ldr	r1, [r7, #8]
 800396a:	6978      	ldr	r0, [r7, #20]
 800396c:	f7ff ff8e 	bl	800388c <NVIC_EncodePriority>
 8003970:	4602      	mov	r2, r0
 8003972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003976:	4611      	mov	r1, r2
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff ff5d 	bl	8003838 <__NVIC_SetPriority>
}
 800397e:	bf00      	nop
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	4603      	mov	r3, r0
 800398e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff ff31 	bl	80037fc <__NVIC_EnableIRQ>
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b082      	sub	sp, #8
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7ff ffa2 	bl	80038f4 <SysTick_Config>
 80039b0:	4603      	mov	r3, r0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80039c8:	f7ff f984 	bl	8002cd4 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e099      	b.n	8003b0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 0201 	bic.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039f8:	e00f      	b.n	8003a1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039fa:	f7ff f96b 	bl	8002cd4 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b05      	cmp	r3, #5
 8003a06:	d908      	bls.n	8003a1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2203      	movs	r2, #3
 8003a12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e078      	b.n	8003b0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1e8      	bne.n	80039fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	4b38      	ldr	r3, [pc, #224]	; (8003b14 <HAL_DMA_Init+0x158>)
 8003a34:	4013      	ands	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	2b04      	cmp	r3, #4
 8003a72:	d107      	bne.n	8003a84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f023 0307 	bic.w	r3, r3, #7
 8003a9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	d117      	bne.n	8003ade <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00e      	beq.n	8003ade <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 fb01 	bl	80040c8 <DMA_CheckFifoParam>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d008      	beq.n	8003ade <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2240      	movs	r2, #64	; 0x40
 8003ad0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003ada:	2301      	movs	r3, #1
 8003adc:	e016      	b.n	8003b0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 fab8 	bl	800405c <DMA_CalcBaseAndBitshift>
 8003aec:	4603      	mov	r3, r0
 8003aee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af4:	223f      	movs	r2, #63	; 0x3f
 8003af6:	409a      	lsls	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3718      	adds	r7, #24
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	f010803f 	.word	0xf010803f

08003b18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
 8003b24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b26:	2300      	movs	r3, #0
 8003b28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d101      	bne.n	8003b3e <HAL_DMA_Start_IT+0x26>
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	e040      	b.n	8003bc0 <HAL_DMA_Start_IT+0xa8>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d12f      	bne.n	8003bb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	68b9      	ldr	r1, [r7, #8]
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 fa4a 	bl	8004000 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b70:	223f      	movs	r2, #63	; 0x3f
 8003b72:	409a      	lsls	r2, r3
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0216 	orr.w	r2, r2, #22
 8003b86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d007      	beq.n	8003ba0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0208 	orr.w	r2, r2, #8
 8003b9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 0201 	orr.w	r2, r2, #1
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	e005      	b.n	8003bbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003bba:	2302      	movs	r3, #2
 8003bbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3718      	adds	r7, #24
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003bd6:	f7ff f87d 	bl	8002cd4 <HAL_GetTick>
 8003bda:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d008      	beq.n	8003bfa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2280      	movs	r2, #128	; 0x80
 8003bec:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e052      	b.n	8003ca0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0216 	bic.w	r2, r2, #22
 8003c08:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695a      	ldr	r2, [r3, #20]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c18:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d103      	bne.n	8003c2a <HAL_DMA_Abort+0x62>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0208 	bic.w	r2, r2, #8
 8003c38:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0201 	bic.w	r2, r2, #1
 8003c48:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c4a:	e013      	b.n	8003c74 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c4c:	f7ff f842 	bl	8002cd4 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b05      	cmp	r3, #5
 8003c58:	d90c      	bls.n	8003c74 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2203      	movs	r2, #3
 8003c6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e015      	b.n	8003ca0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1e4      	bne.n	8003c4c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c86:	223f      	movs	r2, #63	; 0x3f
 8003c88:	409a      	lsls	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d004      	beq.n	8003cc6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2280      	movs	r2, #128	; 0x80
 8003cc0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e00c      	b.n	8003ce0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2205      	movs	r2, #5
 8003cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f022 0201 	bic.w	r2, r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003cf8:	4b92      	ldr	r3, [pc, #584]	; (8003f44 <HAL_DMA_IRQHandler+0x258>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a92      	ldr	r2, [pc, #584]	; (8003f48 <HAL_DMA_IRQHandler+0x25c>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	0a9b      	lsrs	r3, r3, #10
 8003d04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d16:	2208      	movs	r2, #8
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d01a      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0304 	and.w	r3, r3, #4
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d013      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0204 	bic.w	r2, r2, #4
 8003d3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d44:	2208      	movs	r2, #8
 8003d46:	409a      	lsls	r2, r3
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d50:	f043 0201 	orr.w	r2, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d012      	beq.n	8003d8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00b      	beq.n	8003d8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d86:	f043 0202 	orr.w	r2, r3, #2
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d92:	2204      	movs	r2, #4
 8003d94:	409a      	lsls	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d012      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00b      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db0:	2204      	movs	r2, #4
 8003db2:	409a      	lsls	r2, r3
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbc:	f043 0204 	orr.w	r2, r3, #4
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc8:	2210      	movs	r2, #16
 8003dca:	409a      	lsls	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d043      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0308 	and.w	r3, r3, #8
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d03c      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de6:	2210      	movs	r2, #16
 8003de8:	409a      	lsls	r2, r3
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d018      	beq.n	8003e2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d108      	bne.n	8003e1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d024      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	4798      	blx	r3
 8003e1a:	e01f      	b.n	8003e5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d01b      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	4798      	blx	r3
 8003e2c:	e016      	b.n	8003e5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d107      	bne.n	8003e4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0208 	bic.w	r2, r2, #8
 8003e4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e60:	2220      	movs	r2, #32
 8003e62:	409a      	lsls	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 808e 	beq.w	8003f8a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f000 8086 	beq.w	8003f8a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e82:	2220      	movs	r2, #32
 8003e84:	409a      	lsls	r2, r3
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b05      	cmp	r3, #5
 8003e94:	d136      	bne.n	8003f04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0216 	bic.w	r2, r2, #22
 8003ea4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695a      	ldr	r2, [r3, #20]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003eb4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d103      	bne.n	8003ec6 <HAL_DMA_IRQHandler+0x1da>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d007      	beq.n	8003ed6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0208 	bic.w	r2, r2, #8
 8003ed4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eda:	223f      	movs	r2, #63	; 0x3f
 8003edc:	409a      	lsls	r2, r3
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d07d      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	4798      	blx	r3
        }
        return;
 8003f02:	e078      	b.n	8003ff6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d01c      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d108      	bne.n	8003f32 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d030      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	4798      	blx	r3
 8003f30:	e02b      	b.n	8003f8a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d027      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	4798      	blx	r3
 8003f42:	e022      	b.n	8003f8a <HAL_DMA_IRQHandler+0x29e>
 8003f44:	20000004 	.word	0x20000004
 8003f48:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10f      	bne.n	8003f7a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0210 	bic.w	r2, r2, #16
 8003f68:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d032      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d022      	beq.n	8003fe4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2205      	movs	r2, #5
 8003fa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f022 0201 	bic.w	r2, r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	60bb      	str	r3, [r7, #8]
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d307      	bcc.n	8003fd2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1f2      	bne.n	8003fb6 <HAL_DMA_IRQHandler+0x2ca>
 8003fd0:	e000      	b.n	8003fd4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003fd2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d005      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	4798      	blx	r3
 8003ff4:	e000      	b.n	8003ff8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003ff6:	bf00      	nop
    }
  }
}
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop

08004000 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800401c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	683a      	ldr	r2, [r7, #0]
 8004024:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	2b40      	cmp	r3, #64	; 0x40
 800402c:	d108      	bne.n	8004040 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68ba      	ldr	r2, [r7, #8]
 800403c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800403e:	e007      	b.n	8004050 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68ba      	ldr	r2, [r7, #8]
 8004046:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	60da      	str	r2, [r3, #12]
}
 8004050:	bf00      	nop
 8004052:	3714      	adds	r7, #20
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	3b10      	subs	r3, #16
 800406c:	4a14      	ldr	r2, [pc, #80]	; (80040c0 <DMA_CalcBaseAndBitshift+0x64>)
 800406e:	fba2 2303 	umull	r2, r3, r2, r3
 8004072:	091b      	lsrs	r3, r3, #4
 8004074:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004076:	4a13      	ldr	r2, [pc, #76]	; (80040c4 <DMA_CalcBaseAndBitshift+0x68>)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4413      	add	r3, r2
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	461a      	mov	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b03      	cmp	r3, #3
 8004088:	d909      	bls.n	800409e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004092:	f023 0303 	bic.w	r3, r3, #3
 8004096:	1d1a      	adds	r2, r3, #4
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	659a      	str	r2, [r3, #88]	; 0x58
 800409c:	e007      	b.n	80040ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040a6:	f023 0303 	bic.w	r3, r3, #3
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	aaaaaaab 	.word	0xaaaaaaab
 80040c4:	0800ae44 	.word	0x0800ae44

080040c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d11f      	bne.n	8004122 <DMA_CheckFifoParam+0x5a>
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	2b03      	cmp	r3, #3
 80040e6:	d856      	bhi.n	8004196 <DMA_CheckFifoParam+0xce>
 80040e8:	a201      	add	r2, pc, #4	; (adr r2, 80040f0 <DMA_CheckFifoParam+0x28>)
 80040ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ee:	bf00      	nop
 80040f0:	08004101 	.word	0x08004101
 80040f4:	08004113 	.word	0x08004113
 80040f8:	08004101 	.word	0x08004101
 80040fc:	08004197 	.word	0x08004197
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004104:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d046      	beq.n	800419a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004110:	e043      	b.n	800419a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004116:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800411a:	d140      	bne.n	800419e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004120:	e03d      	b.n	800419e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800412a:	d121      	bne.n	8004170 <DMA_CheckFifoParam+0xa8>
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	2b03      	cmp	r3, #3
 8004130:	d837      	bhi.n	80041a2 <DMA_CheckFifoParam+0xda>
 8004132:	a201      	add	r2, pc, #4	; (adr r2, 8004138 <DMA_CheckFifoParam+0x70>)
 8004134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004138:	08004149 	.word	0x08004149
 800413c:	0800414f 	.word	0x0800414f
 8004140:	08004149 	.word	0x08004149
 8004144:	08004161 	.word	0x08004161
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
      break;
 800414c:	e030      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004152:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d025      	beq.n	80041a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800415e:	e022      	b.n	80041a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004164:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004168:	d11f      	bne.n	80041aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800416e:	e01c      	b.n	80041aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	2b02      	cmp	r3, #2
 8004174:	d903      	bls.n	800417e <DMA_CheckFifoParam+0xb6>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b03      	cmp	r3, #3
 800417a:	d003      	beq.n	8004184 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800417c:	e018      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	73fb      	strb	r3, [r7, #15]
      break;
 8004182:	e015      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004188:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00e      	beq.n	80041ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	73fb      	strb	r3, [r7, #15]
      break;
 8004194:	e00b      	b.n	80041ae <DMA_CheckFifoParam+0xe6>
      break;
 8004196:	bf00      	nop
 8004198:	e00a      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      break;
 800419a:	bf00      	nop
 800419c:	e008      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      break;
 800419e:	bf00      	nop
 80041a0:	e006      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      break;
 80041a2:	bf00      	nop
 80041a4:	e004      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      break;
 80041a6:	bf00      	nop
 80041a8:	e002      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80041aa:	bf00      	nop
 80041ac:	e000      	b.n	80041b0 <DMA_CheckFifoParam+0xe8>
      break;
 80041ae:	bf00      	nop
    }
  } 
  
  return status; 
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3714      	adds	r7, #20
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop

080041c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b089      	sub	sp, #36	; 0x24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041d2:	2300      	movs	r3, #0
 80041d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041d6:	2300      	movs	r3, #0
 80041d8:	61fb      	str	r3, [r7, #28]
 80041da:	e159      	b.n	8004490 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041dc:	2201      	movs	r2, #1
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	fa02 f303 	lsl.w	r3, r2, r3
 80041e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	4013      	ands	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	f040 8148 	bne.w	800448a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f003 0303 	and.w	r3, r3, #3
 8004202:	2b01      	cmp	r3, #1
 8004204:	d005      	beq.n	8004212 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800420e:	2b02      	cmp	r3, #2
 8004210:	d130      	bne.n	8004274 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	005b      	lsls	r3, r3, #1
 800421c:	2203      	movs	r2, #3
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	43db      	mvns	r3, r3
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	4013      	ands	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	fa02 f303 	lsl.w	r3, r2, r3
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4313      	orrs	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004248:	2201      	movs	r2, #1
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	fa02 f303 	lsl.w	r3, r2, r3
 8004250:	43db      	mvns	r3, r3
 8004252:	69ba      	ldr	r2, [r7, #24]
 8004254:	4013      	ands	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	091b      	lsrs	r3, r3, #4
 800425e:	f003 0201 	and.w	r2, r3, #1
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	4313      	orrs	r3, r2
 800426c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f003 0303 	and.w	r3, r3, #3
 800427c:	2b03      	cmp	r3, #3
 800427e:	d017      	beq.n	80042b0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	005b      	lsls	r3, r3, #1
 800428a:	2203      	movs	r2, #3
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	43db      	mvns	r3, r3
 8004292:	69ba      	ldr	r2, [r7, #24]
 8004294:	4013      	ands	r3, r2
 8004296:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f003 0303 	and.w	r3, r3, #3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d123      	bne.n	8004304 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	08da      	lsrs	r2, r3, #3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	3208      	adds	r2, #8
 80042c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	f003 0307 	and.w	r3, r3, #7
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	220f      	movs	r2, #15
 80042d4:	fa02 f303 	lsl.w	r3, r2, r3
 80042d8:	43db      	mvns	r3, r3
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	4013      	ands	r3, r2
 80042de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	691a      	ldr	r2, [r3, #16]
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	f003 0307 	and.w	r3, r3, #7
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	08da      	lsrs	r2, r3, #3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	3208      	adds	r2, #8
 80042fe:	69b9      	ldr	r1, [r7, #24]
 8004300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	2203      	movs	r2, #3
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	43db      	mvns	r3, r3
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	4013      	ands	r3, r2
 800431a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f003 0203 	and.w	r2, r3, #3
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	4313      	orrs	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80a2 	beq.w	800448a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004346:	2300      	movs	r3, #0
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	4b57      	ldr	r3, [pc, #348]	; (80044a8 <HAL_GPIO_Init+0x2e8>)
 800434c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434e:	4a56      	ldr	r2, [pc, #344]	; (80044a8 <HAL_GPIO_Init+0x2e8>)
 8004350:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004354:	6453      	str	r3, [r2, #68]	; 0x44
 8004356:	4b54      	ldr	r3, [pc, #336]	; (80044a8 <HAL_GPIO_Init+0x2e8>)
 8004358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004362:	4a52      	ldr	r2, [pc, #328]	; (80044ac <HAL_GPIO_Init+0x2ec>)
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	3302      	adds	r3, #2
 800436a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800436e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	f003 0303 	and.w	r3, r3, #3
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	220f      	movs	r2, #15
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	43db      	mvns	r3, r3
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	4013      	ands	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a49      	ldr	r2, [pc, #292]	; (80044b0 <HAL_GPIO_Init+0x2f0>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d019      	beq.n	80043c2 <HAL_GPIO_Init+0x202>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a48      	ldr	r2, [pc, #288]	; (80044b4 <HAL_GPIO_Init+0x2f4>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d013      	beq.n	80043be <HAL_GPIO_Init+0x1fe>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a47      	ldr	r2, [pc, #284]	; (80044b8 <HAL_GPIO_Init+0x2f8>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d00d      	beq.n	80043ba <HAL_GPIO_Init+0x1fa>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a46      	ldr	r2, [pc, #280]	; (80044bc <HAL_GPIO_Init+0x2fc>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d007      	beq.n	80043b6 <HAL_GPIO_Init+0x1f6>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a45      	ldr	r2, [pc, #276]	; (80044c0 <HAL_GPIO_Init+0x300>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d101      	bne.n	80043b2 <HAL_GPIO_Init+0x1f2>
 80043ae:	2304      	movs	r3, #4
 80043b0:	e008      	b.n	80043c4 <HAL_GPIO_Init+0x204>
 80043b2:	2307      	movs	r3, #7
 80043b4:	e006      	b.n	80043c4 <HAL_GPIO_Init+0x204>
 80043b6:	2303      	movs	r3, #3
 80043b8:	e004      	b.n	80043c4 <HAL_GPIO_Init+0x204>
 80043ba:	2302      	movs	r3, #2
 80043bc:	e002      	b.n	80043c4 <HAL_GPIO_Init+0x204>
 80043be:	2301      	movs	r3, #1
 80043c0:	e000      	b.n	80043c4 <HAL_GPIO_Init+0x204>
 80043c2:	2300      	movs	r3, #0
 80043c4:	69fa      	ldr	r2, [r7, #28]
 80043c6:	f002 0203 	and.w	r2, r2, #3
 80043ca:	0092      	lsls	r2, r2, #2
 80043cc:	4093      	lsls	r3, r2
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043d4:	4935      	ldr	r1, [pc, #212]	; (80044ac <HAL_GPIO_Init+0x2ec>)
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	089b      	lsrs	r3, r3, #2
 80043da:	3302      	adds	r3, #2
 80043dc:	69ba      	ldr	r2, [r7, #24]
 80043de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043e2:	4b38      	ldr	r3, [pc, #224]	; (80044c4 <HAL_GPIO_Init+0x304>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	43db      	mvns	r3, r3
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	4013      	ands	r3, r2
 80043f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004406:	4a2f      	ldr	r2, [pc, #188]	; (80044c4 <HAL_GPIO_Init+0x304>)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800440c:	4b2d      	ldr	r3, [pc, #180]	; (80044c4 <HAL_GPIO_Init+0x304>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	43db      	mvns	r3, r3
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	4013      	ands	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004428:	69ba      	ldr	r2, [r7, #24]
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004430:	4a24      	ldr	r2, [pc, #144]	; (80044c4 <HAL_GPIO_Init+0x304>)
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004436:	4b23      	ldr	r3, [pc, #140]	; (80044c4 <HAL_GPIO_Init+0x304>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	43db      	mvns	r3, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4013      	ands	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	4313      	orrs	r3, r2
 8004458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800445a:	4a1a      	ldr	r2, [pc, #104]	; (80044c4 <HAL_GPIO_Init+0x304>)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004460:	4b18      	ldr	r3, [pc, #96]	; (80044c4 <HAL_GPIO_Init+0x304>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	43db      	mvns	r3, r3
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	4013      	ands	r3, r2
 800446e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d003      	beq.n	8004484 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004484:	4a0f      	ldr	r2, [pc, #60]	; (80044c4 <HAL_GPIO_Init+0x304>)
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	3301      	adds	r3, #1
 800448e:	61fb      	str	r3, [r7, #28]
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	2b0f      	cmp	r3, #15
 8004494:	f67f aea2 	bls.w	80041dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	3724      	adds	r7, #36	; 0x24
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40013800 	.word	0x40013800
 80044b0:	40020000 	.word	0x40020000
 80044b4:	40020400 	.word	0x40020400
 80044b8:	40020800 	.word	0x40020800
 80044bc:	40020c00 	.word	0x40020c00
 80044c0:	40021000 	.word	0x40021000
 80044c4:	40013c00 	.word	0x40013c00

080044c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	460b      	mov	r3, r1
 80044d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	691a      	ldr	r2, [r3, #16]
 80044d8:	887b      	ldrh	r3, [r7, #2]
 80044da:	4013      	ands	r3, r2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044e0:	2301      	movs	r3, #1
 80044e2:	73fb      	strb	r3, [r7, #15]
 80044e4:	e001      	b.n	80044ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044e6:	2300      	movs	r3, #0
 80044e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3714      	adds	r7, #20
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	460b      	mov	r3, r1
 8004502:	807b      	strh	r3, [r7, #2]
 8004504:	4613      	mov	r3, r2
 8004506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004508:	787b      	ldrb	r3, [r7, #1]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d003      	beq.n	8004516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800450e:	887a      	ldrh	r2, [r7, #2]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004514:	e003      	b.n	800451e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004516:	887b      	ldrh	r3, [r7, #2]
 8004518:	041a      	lsls	r2, r3, #16
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	619a      	str	r2, [r3, #24]
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
	...

0800452c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e264      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d075      	beq.n	8004636 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800454a:	4ba3      	ldr	r3, [pc, #652]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 030c 	and.w	r3, r3, #12
 8004552:	2b04      	cmp	r3, #4
 8004554:	d00c      	beq.n	8004570 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004556:	4ba0      	ldr	r3, [pc, #640]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800455e:	2b08      	cmp	r3, #8
 8004560:	d112      	bne.n	8004588 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004562:	4b9d      	ldr	r3, [pc, #628]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800456a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800456e:	d10b      	bne.n	8004588 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004570:	4b99      	ldr	r3, [pc, #612]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d05b      	beq.n	8004634 <HAL_RCC_OscConfig+0x108>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d157      	bne.n	8004634 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e23f      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004590:	d106      	bne.n	80045a0 <HAL_RCC_OscConfig+0x74>
 8004592:	4b91      	ldr	r3, [pc, #580]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a90      	ldr	r2, [pc, #576]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800459c:	6013      	str	r3, [r2, #0]
 800459e:	e01d      	b.n	80045dc <HAL_RCC_OscConfig+0xb0>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045a8:	d10c      	bne.n	80045c4 <HAL_RCC_OscConfig+0x98>
 80045aa:	4b8b      	ldr	r3, [pc, #556]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a8a      	ldr	r2, [pc, #552]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045b4:	6013      	str	r3, [r2, #0]
 80045b6:	4b88      	ldr	r3, [pc, #544]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a87      	ldr	r2, [pc, #540]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045c0:	6013      	str	r3, [r2, #0]
 80045c2:	e00b      	b.n	80045dc <HAL_RCC_OscConfig+0xb0>
 80045c4:	4b84      	ldr	r3, [pc, #528]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a83      	ldr	r2, [pc, #524]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ce:	6013      	str	r3, [r2, #0]
 80045d0:	4b81      	ldr	r3, [pc, #516]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a80      	ldr	r2, [pc, #512]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80045d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d013      	beq.n	800460c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e4:	f7fe fb76 	bl	8002cd4 <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045ec:	f7fe fb72 	bl	8002cd4 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b64      	cmp	r3, #100	; 0x64
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e204      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fe:	4b76      	ldr	r3, [pc, #472]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d0f0      	beq.n	80045ec <HAL_RCC_OscConfig+0xc0>
 800460a:	e014      	b.n	8004636 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460c:	f7fe fb62 	bl	8002cd4 <HAL_GetTick>
 8004610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004614:	f7fe fb5e 	bl	8002cd4 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b64      	cmp	r3, #100	; 0x64
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e1f0      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004626:	4b6c      	ldr	r3, [pc, #432]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1f0      	bne.n	8004614 <HAL_RCC_OscConfig+0xe8>
 8004632:	e000      	b.n	8004636 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d063      	beq.n	800470a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004642:	4b65      	ldr	r3, [pc, #404]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800464e:	4b62      	ldr	r3, [pc, #392]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004656:	2b08      	cmp	r3, #8
 8004658:	d11c      	bne.n	8004694 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800465a:	4b5f      	ldr	r3, [pc, #380]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d116      	bne.n	8004694 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004666:	4b5c      	ldr	r3, [pc, #368]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d005      	beq.n	800467e <HAL_RCC_OscConfig+0x152>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d001      	beq.n	800467e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e1c4      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800467e:	4b56      	ldr	r3, [pc, #344]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	4952      	ldr	r1, [pc, #328]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 800468e:	4313      	orrs	r3, r2
 8004690:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004692:	e03a      	b.n	800470a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d020      	beq.n	80046de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800469c:	4b4f      	ldr	r3, [pc, #316]	; (80047dc <HAL_RCC_OscConfig+0x2b0>)
 800469e:	2201      	movs	r2, #1
 80046a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a2:	f7fe fb17 	bl	8002cd4 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046aa:	f7fe fb13 	bl	8002cd4 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e1a5      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046bc:	4b46      	ldr	r3, [pc, #280]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0f0      	beq.n	80046aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046c8:	4b43      	ldr	r3, [pc, #268]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	4940      	ldr	r1, [pc, #256]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	600b      	str	r3, [r1, #0]
 80046dc:	e015      	b.n	800470a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046de:	4b3f      	ldr	r3, [pc, #252]	; (80047dc <HAL_RCC_OscConfig+0x2b0>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e4:	f7fe faf6 	bl	8002cd4 <HAL_GetTick>
 80046e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ea:	e008      	b.n	80046fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046ec:	f7fe faf2 	bl	8002cd4 <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d901      	bls.n	80046fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e184      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046fe:	4b36      	ldr	r3, [pc, #216]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1f0      	bne.n	80046ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0308 	and.w	r3, r3, #8
 8004712:	2b00      	cmp	r3, #0
 8004714:	d030      	beq.n	8004778 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d016      	beq.n	800474c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800471e:	4b30      	ldr	r3, [pc, #192]	; (80047e0 <HAL_RCC_OscConfig+0x2b4>)
 8004720:	2201      	movs	r2, #1
 8004722:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004724:	f7fe fad6 	bl	8002cd4 <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800472c:	f7fe fad2 	bl	8002cd4 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e164      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473e:	4b26      	ldr	r3, [pc, #152]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 8004740:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f0      	beq.n	800472c <HAL_RCC_OscConfig+0x200>
 800474a:	e015      	b.n	8004778 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800474c:	4b24      	ldr	r3, [pc, #144]	; (80047e0 <HAL_RCC_OscConfig+0x2b4>)
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004752:	f7fe fabf 	bl	8002cd4 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004758:	e008      	b.n	800476c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800475a:	f7fe fabb 	bl	8002cd4 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e14d      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800476c:	4b1a      	ldr	r3, [pc, #104]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 800476e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1f0      	bne.n	800475a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0304 	and.w	r3, r3, #4
 8004780:	2b00      	cmp	r3, #0
 8004782:	f000 80a0 	beq.w	80048c6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004786:	2300      	movs	r3, #0
 8004788:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800478a:	4b13      	ldr	r3, [pc, #76]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d10f      	bne.n	80047b6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004796:	2300      	movs	r3, #0
 8004798:	60bb      	str	r3, [r7, #8]
 800479a:	4b0f      	ldr	r3, [pc, #60]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 800479c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479e:	4a0e      	ldr	r2, [pc, #56]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80047a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047a4:	6413      	str	r3, [r2, #64]	; 0x40
 80047a6:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <HAL_RCC_OscConfig+0x2ac>)
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ae:	60bb      	str	r3, [r7, #8]
 80047b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047b2:	2301      	movs	r3, #1
 80047b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b6:	4b0b      	ldr	r3, [pc, #44]	; (80047e4 <HAL_RCC_OscConfig+0x2b8>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d121      	bne.n	8004806 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047c2:	4b08      	ldr	r3, [pc, #32]	; (80047e4 <HAL_RCC_OscConfig+0x2b8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a07      	ldr	r2, [pc, #28]	; (80047e4 <HAL_RCC_OscConfig+0x2b8>)
 80047c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ce:	f7fe fa81 	bl	8002cd4 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d4:	e011      	b.n	80047fa <HAL_RCC_OscConfig+0x2ce>
 80047d6:	bf00      	nop
 80047d8:	40023800 	.word	0x40023800
 80047dc:	42470000 	.word	0x42470000
 80047e0:	42470e80 	.word	0x42470e80
 80047e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047e8:	f7fe fa74 	bl	8002cd4 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e106      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047fa:	4b85      	ldr	r3, [pc, #532]	; (8004a10 <HAL_RCC_OscConfig+0x4e4>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0f0      	beq.n	80047e8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d106      	bne.n	800481c <HAL_RCC_OscConfig+0x2f0>
 800480e:	4b81      	ldr	r3, [pc, #516]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004812:	4a80      	ldr	r2, [pc, #512]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004814:	f043 0301 	orr.w	r3, r3, #1
 8004818:	6713      	str	r3, [r2, #112]	; 0x70
 800481a:	e01c      	b.n	8004856 <HAL_RCC_OscConfig+0x32a>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	2b05      	cmp	r3, #5
 8004822:	d10c      	bne.n	800483e <HAL_RCC_OscConfig+0x312>
 8004824:	4b7b      	ldr	r3, [pc, #492]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004828:	4a7a      	ldr	r2, [pc, #488]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 800482a:	f043 0304 	orr.w	r3, r3, #4
 800482e:	6713      	str	r3, [r2, #112]	; 0x70
 8004830:	4b78      	ldr	r3, [pc, #480]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004834:	4a77      	ldr	r2, [pc, #476]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004836:	f043 0301 	orr.w	r3, r3, #1
 800483a:	6713      	str	r3, [r2, #112]	; 0x70
 800483c:	e00b      	b.n	8004856 <HAL_RCC_OscConfig+0x32a>
 800483e:	4b75      	ldr	r3, [pc, #468]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004842:	4a74      	ldr	r2, [pc, #464]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004844:	f023 0301 	bic.w	r3, r3, #1
 8004848:	6713      	str	r3, [r2, #112]	; 0x70
 800484a:	4b72      	ldr	r3, [pc, #456]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 800484c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484e:	4a71      	ldr	r2, [pc, #452]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004850:	f023 0304 	bic.w	r3, r3, #4
 8004854:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d015      	beq.n	800488a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800485e:	f7fe fa39 	bl	8002cd4 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004864:	e00a      	b.n	800487c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004866:	f7fe fa35 	bl	8002cd4 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	f241 3288 	movw	r2, #5000	; 0x1388
 8004874:	4293      	cmp	r3, r2
 8004876:	d901      	bls.n	800487c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e0c5      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800487c:	4b65      	ldr	r3, [pc, #404]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 800487e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0ee      	beq.n	8004866 <HAL_RCC_OscConfig+0x33a>
 8004888:	e014      	b.n	80048b4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800488a:	f7fe fa23 	bl	8002cd4 <HAL_GetTick>
 800488e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004890:	e00a      	b.n	80048a8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004892:	f7fe fa1f 	bl	8002cd4 <HAL_GetTick>
 8004896:	4602      	mov	r2, r0
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e0af      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048a8:	4b5a      	ldr	r3, [pc, #360]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 80048aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1ee      	bne.n	8004892 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048b4:	7dfb      	ldrb	r3, [r7, #23]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d105      	bne.n	80048c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ba:	4b56      	ldr	r3, [pc, #344]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 80048bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048be:	4a55      	ldr	r2, [pc, #340]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 80048c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 809b 	beq.w	8004a06 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048d0:	4b50      	ldr	r3, [pc, #320]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f003 030c 	and.w	r3, r3, #12
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d05c      	beq.n	8004996 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d141      	bne.n	8004968 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e4:	4b4c      	ldr	r3, [pc, #304]	; (8004a18 <HAL_RCC_OscConfig+0x4ec>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ea:	f7fe f9f3 	bl	8002cd4 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048f0:	e008      	b.n	8004904 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048f2:	f7fe f9ef 	bl	8002cd4 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d901      	bls.n	8004904 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e081      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004904:	4b43      	ldr	r3, [pc, #268]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1f0      	bne.n	80048f2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	69da      	ldr	r2, [r3, #28]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	431a      	orrs	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	019b      	lsls	r3, r3, #6
 8004920:	431a      	orrs	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004926:	085b      	lsrs	r3, r3, #1
 8004928:	3b01      	subs	r3, #1
 800492a:	041b      	lsls	r3, r3, #16
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004932:	061b      	lsls	r3, r3, #24
 8004934:	4937      	ldr	r1, [pc, #220]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 8004936:	4313      	orrs	r3, r2
 8004938:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800493a:	4b37      	ldr	r3, [pc, #220]	; (8004a18 <HAL_RCC_OscConfig+0x4ec>)
 800493c:	2201      	movs	r2, #1
 800493e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004940:	f7fe f9c8 	bl	8002cd4 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004948:	f7fe f9c4 	bl	8002cd4 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e056      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800495a:	4b2e      	ldr	r3, [pc, #184]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0x41c>
 8004966:	e04e      	b.n	8004a06 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004968:	4b2b      	ldr	r3, [pc, #172]	; (8004a18 <HAL_RCC_OscConfig+0x4ec>)
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800496e:	f7fe f9b1 	bl	8002cd4 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004974:	e008      	b.n	8004988 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004976:	f7fe f9ad 	bl	8002cd4 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e03f      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004988:	4b22      	ldr	r3, [pc, #136]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1f0      	bne.n	8004976 <HAL_RCC_OscConfig+0x44a>
 8004994:	e037      	b.n	8004a06 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d101      	bne.n	80049a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e032      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049a2:	4b1c      	ldr	r3, [pc, #112]	; (8004a14 <HAL_RCC_OscConfig+0x4e8>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d028      	beq.n	8004a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d121      	bne.n	8004a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d11a      	bne.n	8004a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049d2:	4013      	ands	r3, r2
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049d8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049da:	4293      	cmp	r3, r2
 80049dc:	d111      	bne.n	8004a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e8:	085b      	lsrs	r3, r3, #1
 80049ea:	3b01      	subs	r3, #1
 80049ec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d107      	bne.n	8004a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d001      	beq.n	8004a06 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e000      	b.n	8004a08 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3718      	adds	r7, #24
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40007000 	.word	0x40007000
 8004a14:	40023800 	.word	0x40023800
 8004a18:	42470060 	.word	0x42470060

08004a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e0cc      	b.n	8004bca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a30:	4b68      	ldr	r3, [pc, #416]	; (8004bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	683a      	ldr	r2, [r7, #0]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d90c      	bls.n	8004a58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a3e:	4b65      	ldr	r3, [pc, #404]	; (8004bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	b2d2      	uxtb	r2, r2
 8004a44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a46:	4b63      	ldr	r3, [pc, #396]	; (8004bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0307 	and.w	r3, r3, #7
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d001      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e0b8      	b.n	8004bca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d020      	beq.n	8004aa6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0304 	and.w	r3, r3, #4
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a70:	4b59      	ldr	r3, [pc, #356]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	4a58      	ldr	r2, [pc, #352]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0308 	and.w	r3, r3, #8
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d005      	beq.n	8004a94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a88:	4b53      	ldr	r3, [pc, #332]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	4a52      	ldr	r2, [pc, #328]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a94:	4b50      	ldr	r3, [pc, #320]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	494d      	ldr	r1, [pc, #308]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d044      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d107      	bne.n	8004aca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aba:	4b47      	ldr	r3, [pc, #284]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d119      	bne.n	8004afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e07f      	b.n	8004bca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d003      	beq.n	8004ada <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ad6:	2b03      	cmp	r3, #3
 8004ad8:	d107      	bne.n	8004aea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ada:	4b3f      	ldr	r3, [pc, #252]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d109      	bne.n	8004afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e06f      	b.n	8004bca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aea:	4b3b      	ldr	r3, [pc, #236]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e067      	b.n	8004bca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004afa:	4b37      	ldr	r3, [pc, #220]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f023 0203 	bic.w	r2, r3, #3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	4934      	ldr	r1, [pc, #208]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b0c:	f7fe f8e2 	bl	8002cd4 <HAL_GetTick>
 8004b10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b12:	e00a      	b.n	8004b2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b14:	f7fe f8de 	bl	8002cd4 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e04f      	b.n	8004bca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b2a:	4b2b      	ldr	r3, [pc, #172]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f003 020c 	and.w	r2, r3, #12
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d1eb      	bne.n	8004b14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b3c:	4b25      	ldr	r3, [pc, #148]	; (8004bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0307 	and.w	r3, r3, #7
 8004b44:	683a      	ldr	r2, [r7, #0]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d20c      	bcs.n	8004b64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b4a:	4b22      	ldr	r3, [pc, #136]	; (8004bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b52:	4b20      	ldr	r3, [pc, #128]	; (8004bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	683a      	ldr	r2, [r7, #0]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d001      	beq.n	8004b64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e032      	b.n	8004bca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0304 	and.w	r3, r3, #4
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d008      	beq.n	8004b82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b70:	4b19      	ldr	r3, [pc, #100]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	4916      	ldr	r1, [pc, #88]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0308 	and.w	r3, r3, #8
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d009      	beq.n	8004ba2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b8e:	4b12      	ldr	r3, [pc, #72]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	490e      	ldr	r1, [pc, #56]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ba2:	f000 f821 	bl	8004be8 <HAL_RCC_GetSysClockFreq>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	091b      	lsrs	r3, r3, #4
 8004bae:	f003 030f 	and.w	r3, r3, #15
 8004bb2:	490a      	ldr	r1, [pc, #40]	; (8004bdc <HAL_RCC_ClockConfig+0x1c0>)
 8004bb4:	5ccb      	ldrb	r3, [r1, r3]
 8004bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bba:	4a09      	ldr	r2, [pc, #36]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bbe:	4b09      	ldr	r3, [pc, #36]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fe f842 	bl	8002c4c <HAL_InitTick>

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40023c00 	.word	0x40023c00
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	0800ae2c 	.word	0x0800ae2c
 8004be0:	20000004 	.word	0x20000004
 8004be4:	20000008 	.word	0x20000008

08004be8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004bec:	b084      	sub	sp, #16
 8004bee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	607b      	str	r3, [r7, #4]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c00:	4b67      	ldr	r3, [pc, #412]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f003 030c 	and.w	r3, r3, #12
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	d00d      	beq.n	8004c28 <HAL_RCC_GetSysClockFreq+0x40>
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	f200 80bd 	bhi.w	8004d8c <HAL_RCC_GetSysClockFreq+0x1a4>
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d002      	beq.n	8004c1c <HAL_RCC_GetSysClockFreq+0x34>
 8004c16:	2b04      	cmp	r3, #4
 8004c18:	d003      	beq.n	8004c22 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c1a:	e0b7      	b.n	8004d8c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c1c:	4b61      	ldr	r3, [pc, #388]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c1e:	60bb      	str	r3, [r7, #8]
       break;
 8004c20:	e0b7      	b.n	8004d92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c22:	4b61      	ldr	r3, [pc, #388]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004c24:	60bb      	str	r3, [r7, #8]
      break;
 8004c26:	e0b4      	b.n	8004d92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c28:	4b5d      	ldr	r3, [pc, #372]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c30:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c32:	4b5b      	ldr	r3, [pc, #364]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d04d      	beq.n	8004cda <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c3e:	4b58      	ldr	r3, [pc, #352]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	099b      	lsrs	r3, r3, #6
 8004c44:	461a      	mov	r2, r3
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004c4e:	f04f 0100 	mov.w	r1, #0
 8004c52:	ea02 0800 	and.w	r8, r2, r0
 8004c56:	ea03 0901 	and.w	r9, r3, r1
 8004c5a:	4640      	mov	r0, r8
 8004c5c:	4649      	mov	r1, r9
 8004c5e:	f04f 0200 	mov.w	r2, #0
 8004c62:	f04f 0300 	mov.w	r3, #0
 8004c66:	014b      	lsls	r3, r1, #5
 8004c68:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c6c:	0142      	lsls	r2, r0, #5
 8004c6e:	4610      	mov	r0, r2
 8004c70:	4619      	mov	r1, r3
 8004c72:	ebb0 0008 	subs.w	r0, r0, r8
 8004c76:	eb61 0109 	sbc.w	r1, r1, r9
 8004c7a:	f04f 0200 	mov.w	r2, #0
 8004c7e:	f04f 0300 	mov.w	r3, #0
 8004c82:	018b      	lsls	r3, r1, #6
 8004c84:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c88:	0182      	lsls	r2, r0, #6
 8004c8a:	1a12      	subs	r2, r2, r0
 8004c8c:	eb63 0301 	sbc.w	r3, r3, r1
 8004c90:	f04f 0000 	mov.w	r0, #0
 8004c94:	f04f 0100 	mov.w	r1, #0
 8004c98:	00d9      	lsls	r1, r3, #3
 8004c9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c9e:	00d0      	lsls	r0, r2, #3
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	eb12 0208 	adds.w	r2, r2, r8
 8004ca8:	eb43 0309 	adc.w	r3, r3, r9
 8004cac:	f04f 0000 	mov.w	r0, #0
 8004cb0:	f04f 0100 	mov.w	r1, #0
 8004cb4:	0259      	lsls	r1, r3, #9
 8004cb6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004cba:	0250      	lsls	r0, r2, #9
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	f04f 0300 	mov.w	r3, #0
 8004ccc:	f7fc f8f2 	bl	8000eb4 <__aeabi_uldivmod>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	e04a      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cda:	4b31      	ldr	r3, [pc, #196]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	099b      	lsrs	r3, r3, #6
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	f04f 0300 	mov.w	r3, #0
 8004ce6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004cea:	f04f 0100 	mov.w	r1, #0
 8004cee:	ea02 0400 	and.w	r4, r2, r0
 8004cf2:	ea03 0501 	and.w	r5, r3, r1
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	4629      	mov	r1, r5
 8004cfa:	f04f 0200 	mov.w	r2, #0
 8004cfe:	f04f 0300 	mov.w	r3, #0
 8004d02:	014b      	lsls	r3, r1, #5
 8004d04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004d08:	0142      	lsls	r2, r0, #5
 8004d0a:	4610      	mov	r0, r2
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	1b00      	subs	r0, r0, r4
 8004d10:	eb61 0105 	sbc.w	r1, r1, r5
 8004d14:	f04f 0200 	mov.w	r2, #0
 8004d18:	f04f 0300 	mov.w	r3, #0
 8004d1c:	018b      	lsls	r3, r1, #6
 8004d1e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d22:	0182      	lsls	r2, r0, #6
 8004d24:	1a12      	subs	r2, r2, r0
 8004d26:	eb63 0301 	sbc.w	r3, r3, r1
 8004d2a:	f04f 0000 	mov.w	r0, #0
 8004d2e:	f04f 0100 	mov.w	r1, #0
 8004d32:	00d9      	lsls	r1, r3, #3
 8004d34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d38:	00d0      	lsls	r0, r2, #3
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	1912      	adds	r2, r2, r4
 8004d40:	eb45 0303 	adc.w	r3, r5, r3
 8004d44:	f04f 0000 	mov.w	r0, #0
 8004d48:	f04f 0100 	mov.w	r1, #0
 8004d4c:	0299      	lsls	r1, r3, #10
 8004d4e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004d52:	0290      	lsls	r0, r2, #10
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4610      	mov	r0, r2
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f04f 0300 	mov.w	r3, #0
 8004d64:	f7fc f8a6 	bl	8000eb4 <__aeabi_uldivmod>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d70:	4b0b      	ldr	r3, [pc, #44]	; (8004da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	0c1b      	lsrs	r3, r3, #16
 8004d76:	f003 0303 	and.w	r3, r3, #3
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	005b      	lsls	r3, r3, #1
 8004d7e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d88:	60bb      	str	r3, [r7, #8]
      break;
 8004d8a:	e002      	b.n	8004d92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d8c:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004d8e:	60bb      	str	r3, [r7, #8]
      break;
 8004d90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d92:	68bb      	ldr	r3, [r7, #8]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3710      	adds	r7, #16
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004d9e:	bf00      	nop
 8004da0:	40023800 	.word	0x40023800
 8004da4:	00f42400 	.word	0x00f42400
 8004da8:	007a1200 	.word	0x007a1200

08004dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dac:	b480      	push	{r7}
 8004dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004db0:	4b03      	ldr	r3, [pc, #12]	; (8004dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004db2:	681b      	ldr	r3, [r3, #0]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	20000004 	.word	0x20000004

08004dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004dc8:	f7ff fff0 	bl	8004dac <HAL_RCC_GetHCLKFreq>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	4b05      	ldr	r3, [pc, #20]	; (8004de4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	0a9b      	lsrs	r3, r3, #10
 8004dd4:	f003 0307 	and.w	r3, r3, #7
 8004dd8:	4903      	ldr	r1, [pc, #12]	; (8004de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dda:	5ccb      	ldrb	r3, [r1, r3]
 8004ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40023800 	.word	0x40023800
 8004de8:	0800ae3c 	.word	0x0800ae3c

08004dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004df0:	f7ff ffdc 	bl	8004dac <HAL_RCC_GetHCLKFreq>
 8004df4:	4602      	mov	r2, r0
 8004df6:	4b05      	ldr	r3, [pc, #20]	; (8004e0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	0b5b      	lsrs	r3, r3, #13
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	4903      	ldr	r1, [pc, #12]	; (8004e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e02:	5ccb      	ldrb	r3, [r1, r3]
 8004e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	40023800 	.word	0x40023800
 8004e10:	0800ae3c 	.word	0x0800ae3c

08004e14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e07b      	b.n	8004f1e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d108      	bne.n	8004e40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e36:	d009      	beq.n	8004e4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	61da      	str	r2, [r3, #28]
 8004e3e:	e005      	b.n	8004e4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d106      	bne.n	8004e6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7fd fc92 	bl	8002790 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e94:	431a      	orrs	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e9e:	431a      	orrs	r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	431a      	orrs	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	69db      	ldr	r3, [r3, #28]
 8004ec2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed0:	ea42 0103 	orr.w	r1, r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	0c1b      	lsrs	r3, r3, #16
 8004eea:	f003 0104 	and.w	r1, r3, #4
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef2:	f003 0210 	and.w	r2, r3, #16
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	69da      	ldr	r2, [r3, #28]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
	...

08004f28 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	4613      	mov	r3, r2
 8004f34:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d101      	bne.n	8004f48 <HAL_SPI_Transmit_IT+0x20>
 8004f44:	2302      	movs	r3, #2
 8004f46:	e06f      	b.n	8005028 <HAL_SPI_Transmit_IT+0x100>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d002      	beq.n	8004f5c <HAL_SPI_Transmit_IT+0x34>
 8004f56:	88fb      	ldrh	r3, [r7, #6]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d102      	bne.n	8004f62 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f60:	e05d      	b.n	800501e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d002      	beq.n	8004f74 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8004f6e:	2302      	movs	r3, #2
 8004f70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f72:	e054      	b.n	800501e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2203      	movs	r2, #3
 8004f78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	88fa      	ldrh	r2, [r7, #6]
 8004f8c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	88fa      	ldrh	r2, [r7, #6]
 8004f92:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d003      	beq.n	8004fbc <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4a1f      	ldr	r2, [pc, #124]	; (8005034 <HAL_SPI_Transmit_IT+0x10c>)
 8004fb8:	645a      	str	r2, [r3, #68]	; 0x44
 8004fba:	e002      	b.n	8004fc2 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4a1e      	ldr	r2, [pc, #120]	; (8005038 <HAL_SPI_Transmit_IT+0x110>)
 8004fc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fca:	d10f      	bne.n	8004fec <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fda:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8004ffa:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005006:	2b40      	cmp	r3, #64	; 0x40
 8005008:	d008      	beq.n	800501c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005018:	601a      	str	r2, [r3, #0]
 800501a:	e000      	b.n	800501e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 800501c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005026:	7dfb      	ldrb	r3, [r7, #23]
}
 8005028:	4618      	mov	r0, r3
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	080052bf 	.word	0x080052bf
 8005038:	08005279 	.word	0x08005279

0800503c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	099b      	lsrs	r3, r3, #6
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10f      	bne.n	8005080 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00a      	beq.n	8005080 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	099b      	lsrs	r3, r3, #6
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	2b00      	cmp	r3, #0
 8005074:	d004      	beq.n	8005080 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	4798      	blx	r3
    return;
 800507e:	e0d7      	b.n	8005230 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	085b      	lsrs	r3, r3, #1
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00a      	beq.n	80050a2 <HAL_SPI_IRQHandler+0x66>
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	09db      	lsrs	r3, r3, #7
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b00      	cmp	r3, #0
 8005096:	d004      	beq.n	80050a2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	4798      	blx	r3
    return;
 80050a0:	e0c6      	b.n	8005230 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	095b      	lsrs	r3, r3, #5
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10c      	bne.n	80050c8 <HAL_SPI_IRQHandler+0x8c>
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	099b      	lsrs	r3, r3, #6
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d106      	bne.n	80050c8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	0a1b      	lsrs	r3, r3, #8
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 80b4 	beq.w	8005230 <HAL_SPI_IRQHandler+0x1f4>
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	095b      	lsrs	r3, r3, #5
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80ad 	beq.w	8005230 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	099b      	lsrs	r3, r3, #6
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d023      	beq.n	800512a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b03      	cmp	r3, #3
 80050ec:	d011      	beq.n	8005112 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f2:	f043 0204 	orr.w	r2, r3, #4
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050fa:	2300      	movs	r3, #0
 80050fc:	617b      	str	r3, [r7, #20]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	617b      	str	r3, [r7, #20]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	e00b      	b.n	800512a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005112:	2300      	movs	r3, #0
 8005114:	613b      	str	r3, [r7, #16]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	613b      	str	r3, [r7, #16]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	613b      	str	r3, [r7, #16]
 8005126:	693b      	ldr	r3, [r7, #16]
        return;
 8005128:	e082      	b.n	8005230 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	095b      	lsrs	r3, r3, #5
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d014      	beq.n	8005160 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800513a:	f043 0201 	orr.w	r2, r3, #1
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005142:	2300      	movs	r3, #0
 8005144:	60fb      	str	r3, [r7, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	60fb      	str	r3, [r7, #12]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	0a1b      	lsrs	r3, r3, #8
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00c      	beq.n	8005186 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005170:	f043 0208 	orr.w	r2, r3, #8
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005178:	2300      	movs	r3, #0
 800517a:	60bb      	str	r3, [r7, #8]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	60bb      	str	r3, [r7, #8]
 8005184:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800518a:	2b00      	cmp	r3, #0
 800518c:	d04f      	beq.n	800522e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685a      	ldr	r2, [r3, #4]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800519c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d104      	bne.n	80051ba <HAL_SPI_IRQHandler+0x17e>
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d034      	beq.n	8005224 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0203 	bic.w	r2, r2, #3
 80051c8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d011      	beq.n	80051f6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051d6:	4a18      	ldr	r2, [pc, #96]	; (8005238 <HAL_SPI_IRQHandler+0x1fc>)
 80051d8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fe fd62 	bl	8003ca8 <HAL_DMA_Abort_IT>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d005      	beq.n	80051f6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d016      	beq.n	800522c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005202:	4a0d      	ldr	r2, [pc, #52]	; (8005238 <HAL_SPI_IRQHandler+0x1fc>)
 8005204:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800520a:	4618      	mov	r0, r3
 800520c:	f7fe fd4c 	bl	8003ca8 <HAL_DMA_Abort_IT>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005222:	e003      	b.n	800522c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 f809 	bl	800523c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800522a:	e000      	b.n	800522e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800522c:	bf00      	nop
    return;
 800522e:	bf00      	nop
  }
}
 8005230:	3720      	adds	r7, #32
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	08005251 	.word	0x08005251

0800523c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f7ff ffe6 	bl	800523c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005270:	bf00      	nop
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	330c      	adds	r3, #12
 800528a:	7812      	ldrb	r2, [r2, #0]
 800528c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800529c:	b29b      	uxth	r3, r3
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d102      	bne.n	80052b6 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f8f1 	bl	8005498 <SPI_CloseTx_ISR>
  }
}
 80052b6:	bf00      	nop
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b082      	sub	sp, #8
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ca:	881a      	ldrh	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d6:	1c9a      	adds	r2, r3, #2
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	3b01      	subs	r3, #1
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d102      	bne.n	80052fa <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f8cf 	bl	8005498 <SPI_CloseTx_ISR>
  }
}
 80052fa:	bf00      	nop
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
	...

08005304 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	603b      	str	r3, [r7, #0]
 8005310:	4613      	mov	r3, r2
 8005312:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005314:	f7fd fcde 	bl	8002cd4 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531c:	1a9b      	subs	r3, r3, r2
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	4413      	add	r3, r2
 8005322:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005324:	f7fd fcd6 	bl	8002cd4 <HAL_GetTick>
 8005328:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800532a:	4b39      	ldr	r3, [pc, #228]	; (8005410 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	015b      	lsls	r3, r3, #5
 8005330:	0d1b      	lsrs	r3, r3, #20
 8005332:	69fa      	ldr	r2, [r7, #28]
 8005334:	fb02 f303 	mul.w	r3, r2, r3
 8005338:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800533a:	e054      	b.n	80053e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005342:	d050      	beq.n	80053e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005344:	f7fd fcc6 	bl	8002cd4 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	69fa      	ldr	r2, [r7, #28]
 8005350:	429a      	cmp	r2, r3
 8005352:	d902      	bls.n	800535a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d13d      	bne.n	80053d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005368:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005372:	d111      	bne.n	8005398 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800537c:	d004      	beq.n	8005388 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005386:	d107      	bne.n	8005398 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005396:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053a0:	d10f      	bne.n	80053c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053b0:	601a      	str	r2, [r3, #0]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e017      	b.n	8005406 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053dc:	2300      	movs	r3, #0
 80053de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	3b01      	subs	r3, #1
 80053e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689a      	ldr	r2, [r3, #8]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	4013      	ands	r3, r2
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	bf0c      	ite	eq
 80053f6:	2301      	moveq	r3, #1
 80053f8:	2300      	movne	r3, #0
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	461a      	mov	r2, r3
 80053fe:	79fb      	ldrb	r3, [r7, #7]
 8005400:	429a      	cmp	r2, r3
 8005402:	d19b      	bne.n	800533c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3720      	adds	r7, #32
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000004 	.word	0x20000004

08005414 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b088      	sub	sp, #32
 8005418:	af02      	add	r7, sp, #8
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005420:	4b1b      	ldr	r3, [pc, #108]	; (8005490 <SPI_EndRxTxTransaction+0x7c>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a1b      	ldr	r2, [pc, #108]	; (8005494 <SPI_EndRxTxTransaction+0x80>)
 8005426:	fba2 2303 	umull	r2, r3, r2, r3
 800542a:	0d5b      	lsrs	r3, r3, #21
 800542c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005430:	fb02 f303 	mul.w	r3, r2, r3
 8005434:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800543e:	d112      	bne.n	8005466 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	9300      	str	r3, [sp, #0]
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	2200      	movs	r2, #0
 8005448:	2180      	movs	r1, #128	; 0x80
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f7ff ff5a 	bl	8005304 <SPI_WaitFlagStateUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d016      	beq.n	8005484 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800545a:	f043 0220 	orr.w	r2, r3, #32
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e00f      	b.n	8005486 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	3b01      	subs	r3, #1
 8005470:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800547c:	2b80      	cmp	r3, #128	; 0x80
 800547e:	d0f2      	beq.n	8005466 <SPI_EndRxTxTransaction+0x52>
 8005480:	e000      	b.n	8005484 <SPI_EndRxTxTransaction+0x70>
        break;
 8005482:	bf00      	nop
  }

  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3718      	adds	r7, #24
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	20000004 	.word	0x20000004
 8005494:	165e9f81 	.word	0x165e9f81

08005498 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b086      	sub	sp, #24
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80054a0:	4b2c      	ldr	r3, [pc, #176]	; (8005554 <SPI_CloseTx_ISR+0xbc>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a2c      	ldr	r2, [pc, #176]	; (8005558 <SPI_CloseTx_ISR+0xc0>)
 80054a6:	fba2 2303 	umull	r2, r3, r2, r3
 80054aa:	0a5b      	lsrs	r3, r3, #9
 80054ac:	2264      	movs	r2, #100	; 0x64
 80054ae:	fb02 f303 	mul.w	r3, r2, r3
 80054b2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054b4:	f7fd fc0e 	bl	8002cd4 <HAL_GetTick>
 80054b8:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d106      	bne.n	80054ce <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054c4:	f043 0220 	orr.w	r2, r3, #32
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80054cc:	e009      	b.n	80054e2 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	3b01      	subs	r3, #1
 80054d2:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d0eb      	beq.n	80054ba <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80054f0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	2164      	movs	r1, #100	; 0x64
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff ff8c 	bl	8005414 <SPI_EndRxTxTransaction>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d005      	beq.n	800550e <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005506:	f043 0220 	orr.w	r2, r3, #32
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005516:	2300      	movs	r3, #0
 8005518:	60fb      	str	r3, [r7, #12]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	60fb      	str	r3, [r7, #12]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	60fb      	str	r3, [r7, #12]
 800552a:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005538:	2b00      	cmp	r3, #0
 800553a:	d003      	beq.n	8005544 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7ff fe7d 	bl	800523c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8005542:	e002      	b.n	800554a <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7fd f827 	bl	8002598 <HAL_SPI_TxCpltCallback>
}
 800554a:	bf00      	nop
 800554c:	3718      	adds	r7, #24
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	20000004 	.word	0x20000004
 8005558:	057619f1 	.word	0x057619f1

0800555c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e041      	b.n	80055f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	d106      	bne.n	8005588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f7fd f954 	bl	8002830 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	3304      	adds	r3, #4
 8005598:	4619      	mov	r1, r3
 800559a:	4610      	mov	r0, r2
 800559c:	f000 fade 	bl	8005b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
	...

080055fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b01      	cmp	r3, #1
 800560e:	d001      	beq.n	8005614 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e03c      	b.n	800568e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a1e      	ldr	r2, [pc, #120]	; (800569c <HAL_TIM_Base_Start+0xa0>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d018      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800562e:	d013      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a1a      	ldr	r2, [pc, #104]	; (80056a0 <HAL_TIM_Base_Start+0xa4>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d00e      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a19      	ldr	r2, [pc, #100]	; (80056a4 <HAL_TIM_Base_Start+0xa8>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d009      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a17      	ldr	r2, [pc, #92]	; (80056a8 <HAL_TIM_Base_Start+0xac>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d004      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a16      	ldr	r2, [pc, #88]	; (80056ac <HAL_TIM_Base_Start+0xb0>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d111      	bne.n	800567c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b06      	cmp	r3, #6
 8005668:	d010      	beq.n	800568c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0201 	orr.w	r2, r2, #1
 8005678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567a:	e007      	b.n	800568c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f042 0201 	orr.w	r2, r2, #1
 800568a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3714      	adds	r7, #20
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	40010000 	.word	0x40010000
 80056a0:	40000400 	.word	0x40000400
 80056a4:	40000800 	.word	0x40000800
 80056a8:	40000c00 	.word	0x40000c00
 80056ac:	40014000 	.word	0x40014000

080056b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d001      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e044      	b.n	8005752 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68da      	ldr	r2, [r3, #12]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a1e      	ldr	r2, [pc, #120]	; (8005760 <HAL_TIM_Base_Start_IT+0xb0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d018      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x6c>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f2:	d013      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x6c>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a1a      	ldr	r2, [pc, #104]	; (8005764 <HAL_TIM_Base_Start_IT+0xb4>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00e      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x6c>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a19      	ldr	r2, [pc, #100]	; (8005768 <HAL_TIM_Base_Start_IT+0xb8>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d009      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x6c>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a17      	ldr	r2, [pc, #92]	; (800576c <HAL_TIM_Base_Start_IT+0xbc>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d004      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x6c>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a16      	ldr	r2, [pc, #88]	; (8005770 <HAL_TIM_Base_Start_IT+0xc0>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d111      	bne.n	8005740 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 0307 	and.w	r3, r3, #7
 8005726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2b06      	cmp	r3, #6
 800572c:	d010      	beq.n	8005750 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f042 0201 	orr.w	r2, r2, #1
 800573c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573e:	e007      	b.n	8005750 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0201 	orr.w	r2, r2, #1
 800574e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40010000 	.word	0x40010000
 8005764:	40000400 	.word	0x40000400
 8005768:	40000800 	.word	0x40000800
 800576c:	40000c00 	.word	0x40000c00
 8005770:	40014000 	.word	0x40014000

08005774 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b02      	cmp	r3, #2
 8005788:	d122      	bne.n	80057d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f003 0302 	and.w	r3, r3, #2
 8005794:	2b02      	cmp	r3, #2
 8005796:	d11b      	bne.n	80057d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f06f 0202 	mvn.w	r2, #2
 80057a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2201      	movs	r2, #1
 80057a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	f003 0303 	and.w	r3, r3, #3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f9b2 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 80057bc:	e005      	b.n	80057ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f9a4 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f9b5 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	f003 0304 	and.w	r3, r3, #4
 80057da:	2b04      	cmp	r3, #4
 80057dc:	d122      	bne.n	8005824 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f003 0304 	and.w	r3, r3, #4
 80057e8:	2b04      	cmp	r3, #4
 80057ea:	d11b      	bne.n	8005824 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f06f 0204 	mvn.w	r2, #4
 80057f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2202      	movs	r2, #2
 80057fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005806:	2b00      	cmp	r3, #0
 8005808:	d003      	beq.n	8005812 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f988 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 8005810:	e005      	b.n	800581e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f97a 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f98b 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	f003 0308 	and.w	r3, r3, #8
 800582e:	2b08      	cmp	r3, #8
 8005830:	d122      	bne.n	8005878 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f003 0308 	and.w	r3, r3, #8
 800583c:	2b08      	cmp	r3, #8
 800583e:	d11b      	bne.n	8005878 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f06f 0208 	mvn.w	r2, #8
 8005848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2204      	movs	r2, #4
 800584e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	69db      	ldr	r3, [r3, #28]
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f95e 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 8005864:	e005      	b.n	8005872 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f950 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f961 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f003 0310 	and.w	r3, r3, #16
 8005882:	2b10      	cmp	r3, #16
 8005884:	d122      	bne.n	80058cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f003 0310 	and.w	r3, r3, #16
 8005890:	2b10      	cmp	r3, #16
 8005892:	d11b      	bne.n	80058cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f06f 0210 	mvn.w	r2, #16
 800589c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2208      	movs	r2, #8
 80058a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d003      	beq.n	80058ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 f934 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 80058b8:	e005      	b.n	80058c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f926 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f937 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d10e      	bne.n	80058f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d107      	bne.n	80058f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0201 	mvn.w	r2, #1
 80058f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7fc fe66 	bl	80025c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005902:	2b80      	cmp	r3, #128	; 0x80
 8005904:	d10e      	bne.n	8005924 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005910:	2b80      	cmp	r3, #128	; 0x80
 8005912:	d107      	bne.n	8005924 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800591c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 faae 	bl	8005e80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800592e:	2b40      	cmp	r3, #64	; 0x40
 8005930:	d10e      	bne.n	8005950 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800593c:	2b40      	cmp	r3, #64	; 0x40
 800593e:	d107      	bne.n	8005950 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f8fc 	bl	8005b48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	f003 0320 	and.w	r3, r3, #32
 800595a:	2b20      	cmp	r3, #32
 800595c:	d10e      	bne.n	800597c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	f003 0320 	and.w	r3, r3, #32
 8005968:	2b20      	cmp	r3, #32
 800596a:	d107      	bne.n	800597c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f06f 0220 	mvn.w	r2, #32
 8005974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 fa78 	bl	8005e6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800597c:	bf00      	nop
 800597e:	3708      	adds	r7, #8
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005994:	2b01      	cmp	r3, #1
 8005996:	d101      	bne.n	800599c <HAL_TIM_ConfigClockSource+0x18>
 8005998:	2302      	movs	r3, #2
 800599a:	e0b3      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x180>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2202      	movs	r2, #2
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059d4:	d03e      	beq.n	8005a54 <HAL_TIM_ConfigClockSource+0xd0>
 80059d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059da:	f200 8087 	bhi.w	8005aec <HAL_TIM_ConfigClockSource+0x168>
 80059de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059e2:	f000 8085 	beq.w	8005af0 <HAL_TIM_ConfigClockSource+0x16c>
 80059e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ea:	d87f      	bhi.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
 80059ec:	2b70      	cmp	r3, #112	; 0x70
 80059ee:	d01a      	beq.n	8005a26 <HAL_TIM_ConfigClockSource+0xa2>
 80059f0:	2b70      	cmp	r3, #112	; 0x70
 80059f2:	d87b      	bhi.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
 80059f4:	2b60      	cmp	r3, #96	; 0x60
 80059f6:	d050      	beq.n	8005a9a <HAL_TIM_ConfigClockSource+0x116>
 80059f8:	2b60      	cmp	r3, #96	; 0x60
 80059fa:	d877      	bhi.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
 80059fc:	2b50      	cmp	r3, #80	; 0x50
 80059fe:	d03c      	beq.n	8005a7a <HAL_TIM_ConfigClockSource+0xf6>
 8005a00:	2b50      	cmp	r3, #80	; 0x50
 8005a02:	d873      	bhi.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
 8005a04:	2b40      	cmp	r3, #64	; 0x40
 8005a06:	d058      	beq.n	8005aba <HAL_TIM_ConfigClockSource+0x136>
 8005a08:	2b40      	cmp	r3, #64	; 0x40
 8005a0a:	d86f      	bhi.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
 8005a0c:	2b30      	cmp	r3, #48	; 0x30
 8005a0e:	d064      	beq.n	8005ada <HAL_TIM_ConfigClockSource+0x156>
 8005a10:	2b30      	cmp	r3, #48	; 0x30
 8005a12:	d86b      	bhi.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
 8005a14:	2b20      	cmp	r3, #32
 8005a16:	d060      	beq.n	8005ada <HAL_TIM_ConfigClockSource+0x156>
 8005a18:	2b20      	cmp	r3, #32
 8005a1a:	d867      	bhi.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d05c      	beq.n	8005ada <HAL_TIM_ConfigClockSource+0x156>
 8005a20:	2b10      	cmp	r3, #16
 8005a22:	d05a      	beq.n	8005ada <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005a24:	e062      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	6899      	ldr	r1, [r3, #8]
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	f000 f98b 	bl	8005d50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a48:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	609a      	str	r2, [r3, #8]
      break;
 8005a52:	e04e      	b.n	8005af2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6818      	ldr	r0, [r3, #0]
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	6899      	ldr	r1, [r3, #8]
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	685a      	ldr	r2, [r3, #4]
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	f000 f974 	bl	8005d50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689a      	ldr	r2, [r3, #8]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a76:	609a      	str	r2, [r3, #8]
      break;
 8005a78:	e03b      	b.n	8005af2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6818      	ldr	r0, [r3, #0]
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	6859      	ldr	r1, [r3, #4]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	461a      	mov	r2, r3
 8005a88:	f000 f8e8 	bl	8005c5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2150      	movs	r1, #80	; 0x50
 8005a92:	4618      	mov	r0, r3
 8005a94:	f000 f941 	bl	8005d1a <TIM_ITRx_SetConfig>
      break;
 8005a98:	e02b      	b.n	8005af2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6818      	ldr	r0, [r3, #0]
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	6859      	ldr	r1, [r3, #4]
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	f000 f907 	bl	8005cba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2160      	movs	r1, #96	; 0x60
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 f931 	bl	8005d1a <TIM_ITRx_SetConfig>
      break;
 8005ab8:	e01b      	b.n	8005af2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6818      	ldr	r0, [r3, #0]
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	6859      	ldr	r1, [r3, #4]
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	f000 f8c8 	bl	8005c5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2140      	movs	r1, #64	; 0x40
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f000 f921 	bl	8005d1a <TIM_ITRx_SetConfig>
      break;
 8005ad8:	e00b      	b.n	8005af2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	4610      	mov	r0, r2
 8005ae6:	f000 f918 	bl	8005d1a <TIM_ITRx_SetConfig>
        break;
 8005aea:	e002      	b.n	8005af2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005aec:	bf00      	nop
 8005aee:	e000      	b.n	8005af2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005af0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a34      	ldr	r2, [pc, #208]	; (8005c40 <TIM_Base_SetConfig+0xe4>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d00f      	beq.n	8005b94 <TIM_Base_SetConfig+0x38>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b7a:	d00b      	beq.n	8005b94 <TIM_Base_SetConfig+0x38>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a31      	ldr	r2, [pc, #196]	; (8005c44 <TIM_Base_SetConfig+0xe8>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d007      	beq.n	8005b94 <TIM_Base_SetConfig+0x38>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a30      	ldr	r2, [pc, #192]	; (8005c48 <TIM_Base_SetConfig+0xec>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d003      	beq.n	8005b94 <TIM_Base_SetConfig+0x38>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a2f      	ldr	r2, [pc, #188]	; (8005c4c <TIM_Base_SetConfig+0xf0>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d108      	bne.n	8005ba6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a25      	ldr	r2, [pc, #148]	; (8005c40 <TIM_Base_SetConfig+0xe4>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d01b      	beq.n	8005be6 <TIM_Base_SetConfig+0x8a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb4:	d017      	beq.n	8005be6 <TIM_Base_SetConfig+0x8a>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a22      	ldr	r2, [pc, #136]	; (8005c44 <TIM_Base_SetConfig+0xe8>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d013      	beq.n	8005be6 <TIM_Base_SetConfig+0x8a>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a21      	ldr	r2, [pc, #132]	; (8005c48 <TIM_Base_SetConfig+0xec>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d00f      	beq.n	8005be6 <TIM_Base_SetConfig+0x8a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a20      	ldr	r2, [pc, #128]	; (8005c4c <TIM_Base_SetConfig+0xf0>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d00b      	beq.n	8005be6 <TIM_Base_SetConfig+0x8a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a1f      	ldr	r2, [pc, #124]	; (8005c50 <TIM_Base_SetConfig+0xf4>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d007      	beq.n	8005be6 <TIM_Base_SetConfig+0x8a>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a1e      	ldr	r2, [pc, #120]	; (8005c54 <TIM_Base_SetConfig+0xf8>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d003      	beq.n	8005be6 <TIM_Base_SetConfig+0x8a>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a1d      	ldr	r2, [pc, #116]	; (8005c58 <TIM_Base_SetConfig+0xfc>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d108      	bne.n	8005bf8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	68fa      	ldr	r2, [r7, #12]
 8005c0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	689a      	ldr	r2, [r3, #8]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a08      	ldr	r2, [pc, #32]	; (8005c40 <TIM_Base_SetConfig+0xe4>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d103      	bne.n	8005c2c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	691a      	ldr	r2, [r3, #16]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	615a      	str	r2, [r3, #20]
}
 8005c32:	bf00      	nop
 8005c34:	3714      	adds	r7, #20
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	40010000 	.word	0x40010000
 8005c44:	40000400 	.word	0x40000400
 8005c48:	40000800 	.word	0x40000800
 8005c4c:	40000c00 	.word	0x40000c00
 8005c50:	40014000 	.word	0x40014000
 8005c54:	40014400 	.word	0x40014400
 8005c58:	40014800 	.word	0x40014800

08005c5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b087      	sub	sp, #28
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	f023 0201 	bic.w	r2, r3, #1
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	011b      	lsls	r3, r3, #4
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f023 030a 	bic.w	r3, r3, #10
 8005c98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	621a      	str	r2, [r3, #32]
}
 8005cae:	bf00      	nop
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b087      	sub	sp, #28
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	60f8      	str	r0, [r7, #12]
 8005cc2:	60b9      	str	r1, [r7, #8]
 8005cc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	f023 0210 	bic.w	r2, r3, #16
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
 8005cdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ce4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	031b      	lsls	r3, r3, #12
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cf6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	011b      	lsls	r3, r3, #4
 8005cfc:	693a      	ldr	r2, [r7, #16]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	621a      	str	r2, [r3, #32]
}
 8005d0e:	bf00      	nop
 8005d10:	371c      	adds	r7, #28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b085      	sub	sp, #20
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d32:	683a      	ldr	r2, [r7, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	f043 0307 	orr.w	r3, r3, #7
 8005d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	609a      	str	r2, [r3, #8]
}
 8005d44:	bf00      	nop
 8005d46:	3714      	adds	r7, #20
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b087      	sub	sp, #28
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
 8005d5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	021a      	lsls	r2, r3, #8
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	431a      	orrs	r2, r3
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	609a      	str	r2, [r3, #8]
}
 8005d84:	bf00      	nop
 8005d86:	371c      	adds	r7, #28
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e050      	b.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a1c      	ldr	r2, [pc, #112]	; (8005e58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d018      	beq.n	8005e1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005df4:	d013      	beq.n	8005e1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a18      	ldr	r2, [pc, #96]	; (8005e5c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d00e      	beq.n	8005e1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a16      	ldr	r2, [pc, #88]	; (8005e60 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d009      	beq.n	8005e1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a15      	ldr	r2, [pc, #84]	; (8005e64 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d004      	beq.n	8005e1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a13      	ldr	r2, [pc, #76]	; (8005e68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d10c      	bne.n	8005e38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	68ba      	ldr	r2, [r7, #8]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68ba      	ldr	r2, [r7, #8]
 8005e36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3714      	adds	r7, #20
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	40010000 	.word	0x40010000
 8005e5c:	40000400 	.word	0x40000400
 8005e60:	40000800 	.word	0x40000800
 8005e64:	40000c00 	.word	0x40000c00
 8005e68:	40014000 	.word	0x40014000

08005e6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e03f      	b.n	8005f26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d106      	bne.n	8005ec0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fc fcf6 	bl	80028ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2224      	movs	r2, #36	; 0x24
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68da      	ldr	r2, [r3, #12]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ed6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 fc85 	bl	80067e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	691a      	ldr	r2, [r3, #16]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005eec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	695a      	ldr	r2, [r3, #20]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005efc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68da      	ldr	r2, [r3, #12]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2220      	movs	r2, #32
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2220      	movs	r2, #32
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b08a      	sub	sp, #40	; 0x28
 8005f32:	af02      	add	r7, sp, #8
 8005f34:	60f8      	str	r0, [r7, #12]
 8005f36:	60b9      	str	r1, [r7, #8]
 8005f38:	603b      	str	r3, [r7, #0]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b20      	cmp	r3, #32
 8005f4c:	d17c      	bne.n	8006048 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d002      	beq.n	8005f5a <HAL_UART_Transmit+0x2c>
 8005f54:	88fb      	ldrh	r3, [r7, #6]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e075      	b.n	800604a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d101      	bne.n	8005f6c <HAL_UART_Transmit+0x3e>
 8005f68:	2302      	movs	r3, #2
 8005f6a:	e06e      	b.n	800604a <HAL_UART_Transmit+0x11c>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2221      	movs	r2, #33	; 0x21
 8005f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f82:	f7fc fea7 	bl	8002cd4 <HAL_GetTick>
 8005f86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	88fa      	ldrh	r2, [r7, #6]
 8005f8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	88fa      	ldrh	r2, [r7, #6]
 8005f92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f9c:	d108      	bne.n	8005fb0 <HAL_UART_Transmit+0x82>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d104      	bne.n	8005fb0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	61bb      	str	r3, [r7, #24]
 8005fae:	e003      	b.n	8005fb8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005fc0:	e02a      	b.n	8006018 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	2180      	movs	r1, #128	; 0x80
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f000 fa47 	bl	8006460 <UART_WaitOnFlagUntilTimeout>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005fd8:	2303      	movs	r3, #3
 8005fda:	e036      	b.n	800604a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10b      	bne.n	8005ffa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ff0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	3302      	adds	r3, #2
 8005ff6:	61bb      	str	r3, [r7, #24]
 8005ff8:	e007      	b.n	800600a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	781a      	ldrb	r2, [r3, #0]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	3301      	adds	r3, #1
 8006008:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800600e:	b29b      	uxth	r3, r3
 8006010:	3b01      	subs	r3, #1
 8006012:	b29a      	uxth	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800601c:	b29b      	uxth	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1cf      	bne.n	8005fc2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2200      	movs	r2, #0
 800602a:	2140      	movs	r1, #64	; 0x40
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f000 fa17 	bl	8006460 <UART_WaitOnFlagUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e006      	b.n	800604a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2220      	movs	r2, #32
 8006040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006044:	2300      	movs	r3, #0
 8006046:	e000      	b.n	800604a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006048:	2302      	movs	r3, #2
  }
}
 800604a:	4618      	mov	r0, r3
 800604c:	3720      	adds	r7, #32
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006052:	b580      	push	{r7, lr}
 8006054:	b084      	sub	sp, #16
 8006056:	af00      	add	r7, sp, #0
 8006058:	60f8      	str	r0, [r7, #12]
 800605a:	60b9      	str	r1, [r7, #8]
 800605c:	4613      	mov	r3, r2
 800605e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006066:	b2db      	uxtb	r3, r3
 8006068:	2b20      	cmp	r3, #32
 800606a:	d11d      	bne.n	80060a8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d002      	beq.n	8006078 <HAL_UART_Receive_IT+0x26>
 8006072:	88fb      	ldrh	r3, [r7, #6]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e016      	b.n	80060aa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006082:	2b01      	cmp	r3, #1
 8006084:	d101      	bne.n	800608a <HAL_UART_Receive_IT+0x38>
 8006086:	2302      	movs	r3, #2
 8006088:	e00f      	b.n	80060aa <HAL_UART_Receive_IT+0x58>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006098:	88fb      	ldrh	r3, [r7, #6]
 800609a:	461a      	mov	r2, r3
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f000 fa28 	bl	80064f4 <UART_Start_Receive_IT>
 80060a4:	4603      	mov	r3, r0
 80060a6:	e000      	b.n	80060aa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80060a8:	2302      	movs	r3, #2
  }
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
	...

080060b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b08a      	sub	sp, #40	; 0x28
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80060d4:	2300      	movs	r3, #0
 80060d6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80060d8:	2300      	movs	r3, #0
 80060da:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060de:	f003 030f 	and.w	r3, r3, #15
 80060e2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10d      	bne.n	8006106 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	f003 0320 	and.w	r3, r3, #32
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d008      	beq.n	8006106 <HAL_UART_IRQHandler+0x52>
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	f003 0320 	and.w	r3, r3, #32
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 fadb 	bl	80066ba <UART_Receive_IT>
      return;
 8006104:	e17c      	b.n	8006400 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 80b1 	beq.w	8006270 <HAL_UART_IRQHandler+0x1bc>
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b00      	cmp	r3, #0
 8006116:	d105      	bne.n	8006124 <HAL_UART_IRQHandler+0x70>
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800611e:	2b00      	cmp	r3, #0
 8006120:	f000 80a6 	beq.w	8006270 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00a      	beq.n	8006144 <HAL_UART_IRQHandler+0x90>
 800612e:	6a3b      	ldr	r3, [r7, #32]
 8006130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613c:	f043 0201 	orr.w	r2, r3, #1
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006146:	f003 0304 	and.w	r3, r3, #4
 800614a:	2b00      	cmp	r3, #0
 800614c:	d00a      	beq.n	8006164 <HAL_UART_IRQHandler+0xb0>
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d005      	beq.n	8006164 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615c:	f043 0202 	orr.w	r2, r3, #2
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00a      	beq.n	8006184 <HAL_UART_IRQHandler+0xd0>
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	2b00      	cmp	r3, #0
 8006176:	d005      	beq.n	8006184 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617c:	f043 0204 	orr.w	r2, r3, #4
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	f003 0308 	and.w	r3, r3, #8
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00f      	beq.n	80061ae <HAL_UART_IRQHandler+0xfa>
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	f003 0320 	and.w	r3, r3, #32
 8006194:	2b00      	cmp	r3, #0
 8006196:	d104      	bne.n	80061a2 <HAL_UART_IRQHandler+0xee>
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d005      	beq.n	80061ae <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	f043 0208 	orr.w	r2, r3, #8
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f000 811f 	beq.w	80063f6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ba:	f003 0320 	and.w	r3, r3, #32
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d007      	beq.n	80061d2 <HAL_UART_IRQHandler+0x11e>
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	f003 0320 	and.w	r3, r3, #32
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d002      	beq.n	80061d2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 fa74 	bl	80066ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061dc:	2b40      	cmp	r3, #64	; 0x40
 80061de:	bf0c      	ite	eq
 80061e0:	2301      	moveq	r3, #1
 80061e2:	2300      	movne	r3, #0
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ec:	f003 0308 	and.w	r3, r3, #8
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d102      	bne.n	80061fa <HAL_UART_IRQHandler+0x146>
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d031      	beq.n	800625e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f9b4 	bl	8006568 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620a:	2b40      	cmp	r3, #64	; 0x40
 800620c:	d123      	bne.n	8006256 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	695a      	ldr	r2, [r3, #20]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800621c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006222:	2b00      	cmp	r3, #0
 8006224:	d013      	beq.n	800624e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622a:	4a77      	ldr	r2, [pc, #476]	; (8006408 <HAL_UART_IRQHandler+0x354>)
 800622c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006232:	4618      	mov	r0, r3
 8006234:	f7fd fd38 	bl	8003ca8 <HAL_DMA_Abort_IT>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d016      	beq.n	800626c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006248:	4610      	mov	r0, r2
 800624a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800624c:	e00e      	b.n	800626c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f8f0 	bl	8006434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006254:	e00a      	b.n	800626c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f8ec 	bl	8006434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800625c:	e006      	b.n	800626c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 f8e8 	bl	8006434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800626a:	e0c4      	b.n	80063f6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800626c:	bf00      	nop
    return;
 800626e:	e0c2      	b.n	80063f6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006274:	2b01      	cmp	r3, #1
 8006276:	f040 80a2 	bne.w	80063be <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627c:	f003 0310 	and.w	r3, r3, #16
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 809c 	beq.w	80063be <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006286:	6a3b      	ldr	r3, [r7, #32]
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 8096 	beq.w	80063be <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006292:	2300      	movs	r3, #0
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	60fb      	str	r3, [r7, #12]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	60fb      	str	r3, [r7, #12]
 80062a6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b2:	2b40      	cmp	r3, #64	; 0x40
 80062b4:	d14f      	bne.n	8006356 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80062c0:	8a3b      	ldrh	r3, [r7, #16]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f000 8099 	beq.w	80063fa <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062cc:	8a3a      	ldrh	r2, [r7, #16]
 80062ce:	429a      	cmp	r2, r3
 80062d0:	f080 8093 	bcs.w	80063fa <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	8a3a      	ldrh	r2, [r7, #16]
 80062d8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062de:	69db      	ldr	r3, [r3, #28]
 80062e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062e4:	d02b      	beq.n	800633e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062f4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	695a      	ldr	r2, [r3, #20]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f022 0201 	bic.w	r2, r2, #1
 8006304:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	695a      	ldr	r2, [r3, #20]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006314:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2220      	movs	r2, #32
 800631a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68da      	ldr	r2, [r3, #12]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0210 	bic.w	r2, r2, #16
 8006332:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006338:	4618      	mov	r0, r3
 800633a:	f7fd fc45 	bl	8003bc8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006346:	b29b      	uxth	r3, r3
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	b29b      	uxth	r3, r3
 800634c:	4619      	mov	r1, r3
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f87a 	bl	8006448 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006354:	e051      	b.n	80063fa <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800635e:	b29b      	uxth	r3, r3
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006368:	b29b      	uxth	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d047      	beq.n	80063fe <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800636e:	8a7b      	ldrh	r3, [r7, #18]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d044      	beq.n	80063fe <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006382:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	695a      	ldr	r2, [r3, #20]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 0201 	bic.w	r2, r2, #1
 8006392:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2220      	movs	r2, #32
 8006398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68da      	ldr	r2, [r3, #12]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 0210 	bic.w	r2, r2, #16
 80063b0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063b2:	8a7b      	ldrh	r3, [r7, #18]
 80063b4:	4619      	mov	r1, r3
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f846 	bl	8006448 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80063bc:	e01f      	b.n	80063fe <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <HAL_UART_IRQHandler+0x326>
 80063c8:	6a3b      	ldr	r3, [r7, #32]
 80063ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f909 	bl	80065ea <UART_Transmit_IT>
    return;
 80063d8:	e012      	b.n	8006400 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00d      	beq.n	8006400 <HAL_UART_IRQHandler+0x34c>
 80063e4:	6a3b      	ldr	r3, [r7, #32]
 80063e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d008      	beq.n	8006400 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 f94b 	bl	800668a <UART_EndTransmit_IT>
    return;
 80063f4:	e004      	b.n	8006400 <HAL_UART_IRQHandler+0x34c>
    return;
 80063f6:	bf00      	nop
 80063f8:	e002      	b.n	8006400 <HAL_UART_IRQHandler+0x34c>
      return;
 80063fa:	bf00      	nop
 80063fc:	e000      	b.n	8006400 <HAL_UART_IRQHandler+0x34c>
      return;
 80063fe:	bf00      	nop
  }
}
 8006400:	3728      	adds	r7, #40	; 0x28
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	080065c3 	.word	0x080065c3

0800640c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	460b      	mov	r3, r1
 8006452:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	4613      	mov	r3, r2
 800646e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006470:	e02c      	b.n	80064cc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006478:	d028      	beq.n	80064cc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d007      	beq.n	8006490 <UART_WaitOnFlagUntilTimeout+0x30>
 8006480:	f7fc fc28 	bl	8002cd4 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	69ba      	ldr	r2, [r7, #24]
 800648c:	429a      	cmp	r2, r3
 800648e:	d21d      	bcs.n	80064cc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800649e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	695a      	ldr	r2, [r3, #20]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 0201 	bic.w	r2, r2, #1
 80064ae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2220      	movs	r2, #32
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2220      	movs	r2, #32
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e00f      	b.n	80064ec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	4013      	ands	r3, r2
 80064d6:	68ba      	ldr	r2, [r7, #8]
 80064d8:	429a      	cmp	r2, r3
 80064da:	bf0c      	ite	eq
 80064dc:	2301      	moveq	r3, #1
 80064de:	2300      	movne	r3, #0
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	461a      	mov	r2, r3
 80064e4:	79fb      	ldrb	r3, [r7, #7]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d0c3      	beq.n	8006472 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3710      	adds	r7, #16
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	4613      	mov	r3, r2
 8006500:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	88fa      	ldrh	r2, [r7, #6]
 800650c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	88fa      	ldrh	r2, [r7, #6]
 8006512:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2200      	movs	r2, #0
 8006518:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2222      	movs	r2, #34	; 0x22
 800651e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68da      	ldr	r2, [r3, #12]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006538:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	695a      	ldr	r2, [r3, #20]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0201 	orr.w	r2, r2, #1
 8006548:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68da      	ldr	r2, [r3, #12]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f042 0220 	orr.w	r2, r2, #32
 8006558:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	68da      	ldr	r2, [r3, #12]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800657e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	695a      	ldr	r2, [r3, #20]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f022 0201 	bic.w	r2, r2, #1
 800658e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006594:	2b01      	cmp	r3, #1
 8006596:	d107      	bne.n	80065a8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68da      	ldr	r2, [r3, #12]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0210 	bic.w	r2, r2, #16
 80065a6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2220      	movs	r2, #32
 80065ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80065b6:	bf00      	nop
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b084      	sub	sp, #16
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f7ff ff29 	bl	8006434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065e2:	bf00      	nop
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b085      	sub	sp, #20
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b21      	cmp	r3, #33	; 0x21
 80065fc:	d13e      	bne.n	800667c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006606:	d114      	bne.n	8006632 <UART_Transmit_IT+0x48>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d110      	bne.n	8006632 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a1b      	ldr	r3, [r3, #32]
 8006614:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	881b      	ldrh	r3, [r3, #0]
 800661a:	461a      	mov	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006624:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	1c9a      	adds	r2, r3, #2
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	621a      	str	r2, [r3, #32]
 8006630:	e008      	b.n	8006644 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	1c59      	adds	r1, r3, #1
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	6211      	str	r1, [r2, #32]
 800663c:	781a      	ldrb	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006648:	b29b      	uxth	r3, r3
 800664a:	3b01      	subs	r3, #1
 800664c:	b29b      	uxth	r3, r3
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	4619      	mov	r1, r3
 8006652:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10f      	bne.n	8006678 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68da      	ldr	r2, [r3, #12]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006666:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006676:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006678:	2300      	movs	r3, #0
 800667a:	e000      	b.n	800667e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800667c:	2302      	movs	r3, #2
  }
}
 800667e:	4618      	mov	r0, r3
 8006680:	3714      	adds	r7, #20
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b082      	sub	sp, #8
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68da      	ldr	r2, [r3, #12]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7ff feae 	bl	800640c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3708      	adds	r7, #8
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b22      	cmp	r3, #34	; 0x22
 80066cc:	f040 8087 	bne.w	80067de <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d8:	d117      	bne.n	800670a <UART_Receive_IT+0x50>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d113      	bne.n	800670a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80066e2:	2300      	movs	r3, #0
 80066e4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ea:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066f8:	b29a      	uxth	r2, r3
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006702:	1c9a      	adds	r2, r3, #2
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	629a      	str	r2, [r3, #40]	; 0x28
 8006708:	e026      	b.n	8006758 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800670e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006710:	2300      	movs	r3, #0
 8006712:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800671c:	d007      	beq.n	800672e <UART_Receive_IT+0x74>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10a      	bne.n	800673c <UART_Receive_IT+0x82>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d106      	bne.n	800673c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	b2da      	uxtb	r2, r3
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	701a      	strb	r2, [r3, #0]
 800673a:	e008      	b.n	800674e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	b2db      	uxtb	r3, r3
 8006744:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006748:	b2da      	uxtb	r2, r3
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006752:	1c5a      	adds	r2, r3, #1
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800675c:	b29b      	uxth	r3, r3
 800675e:	3b01      	subs	r3, #1
 8006760:	b29b      	uxth	r3, r3
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	4619      	mov	r1, r3
 8006766:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006768:	2b00      	cmp	r3, #0
 800676a:	d136      	bne.n	80067da <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	68da      	ldr	r2, [r3, #12]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f022 0220 	bic.w	r2, r2, #32
 800677a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68da      	ldr	r2, [r3, #12]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800678a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	695a      	ldr	r2, [r3, #20]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f022 0201 	bic.w	r2, r2, #1
 800679a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2220      	movs	r2, #32
 80067a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d10e      	bne.n	80067ca <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68da      	ldr	r2, [r3, #12]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f022 0210 	bic.w	r2, r2, #16
 80067ba:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80067c0:	4619      	mov	r1, r3
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7ff fe40 	bl	8006448 <HAL_UARTEx_RxEventCallback>
 80067c8:	e002      	b.n	80067d0 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f7ff fe28 	bl	8006420 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80067d6:	2300      	movs	r3, #0
 80067d8:	e002      	b.n	80067e0 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80067da:	2300      	movs	r3, #0
 80067dc:	e000      	b.n	80067e0 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80067de:	2302      	movs	r3, #2
  }
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	b09f      	sub	sp, #124	; 0x7c
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80067fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067fe:	68d9      	ldr	r1, [r3, #12]
 8006800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	ea40 0301 	orr.w	r3, r0, r1
 8006808:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800680a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800680c:	689a      	ldr	r2, [r3, #8]
 800680e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006810:	691b      	ldr	r3, [r3, #16]
 8006812:	431a      	orrs	r2, r3
 8006814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006816:	695b      	ldr	r3, [r3, #20]
 8006818:	431a      	orrs	r2, r3
 800681a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	4313      	orrs	r3, r2
 8006820:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800682c:	f021 010c 	bic.w	r1, r1, #12
 8006830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006836:	430b      	orrs	r3, r1
 8006838:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800683a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006846:	6999      	ldr	r1, [r3, #24]
 8006848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	ea40 0301 	orr.w	r3, r0, r1
 8006850:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	4bc5      	ldr	r3, [pc, #788]	; (8006b6c <UART_SetConfig+0x384>)
 8006858:	429a      	cmp	r2, r3
 800685a:	d004      	beq.n	8006866 <UART_SetConfig+0x7e>
 800685c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	4bc3      	ldr	r3, [pc, #780]	; (8006b70 <UART_SetConfig+0x388>)
 8006862:	429a      	cmp	r2, r3
 8006864:	d103      	bne.n	800686e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006866:	f7fe fac1 	bl	8004dec <HAL_RCC_GetPCLK2Freq>
 800686a:	6778      	str	r0, [r7, #116]	; 0x74
 800686c:	e002      	b.n	8006874 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800686e:	f7fe faa9 	bl	8004dc4 <HAL_RCC_GetPCLK1Freq>
 8006872:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800687c:	f040 80b6 	bne.w	80069ec <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006882:	461c      	mov	r4, r3
 8006884:	f04f 0500 	mov.w	r5, #0
 8006888:	4622      	mov	r2, r4
 800688a:	462b      	mov	r3, r5
 800688c:	1891      	adds	r1, r2, r2
 800688e:	6439      	str	r1, [r7, #64]	; 0x40
 8006890:	415b      	adcs	r3, r3
 8006892:	647b      	str	r3, [r7, #68]	; 0x44
 8006894:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006898:	1912      	adds	r2, r2, r4
 800689a:	eb45 0303 	adc.w	r3, r5, r3
 800689e:	f04f 0000 	mov.w	r0, #0
 80068a2:	f04f 0100 	mov.w	r1, #0
 80068a6:	00d9      	lsls	r1, r3, #3
 80068a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80068ac:	00d0      	lsls	r0, r2, #3
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	1911      	adds	r1, r2, r4
 80068b4:	6639      	str	r1, [r7, #96]	; 0x60
 80068b6:	416b      	adcs	r3, r5
 80068b8:	667b      	str	r3, [r7, #100]	; 0x64
 80068ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	461a      	mov	r2, r3
 80068c0:	f04f 0300 	mov.w	r3, #0
 80068c4:	1891      	adds	r1, r2, r2
 80068c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80068c8:	415b      	adcs	r3, r3
 80068ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80068d0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80068d4:	f7fa faee 	bl	8000eb4 <__aeabi_uldivmod>
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	4ba5      	ldr	r3, [pc, #660]	; (8006b74 <UART_SetConfig+0x38c>)
 80068de:	fba3 2302 	umull	r2, r3, r3, r2
 80068e2:	095b      	lsrs	r3, r3, #5
 80068e4:	011e      	lsls	r6, r3, #4
 80068e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068e8:	461c      	mov	r4, r3
 80068ea:	f04f 0500 	mov.w	r5, #0
 80068ee:	4622      	mov	r2, r4
 80068f0:	462b      	mov	r3, r5
 80068f2:	1891      	adds	r1, r2, r2
 80068f4:	6339      	str	r1, [r7, #48]	; 0x30
 80068f6:	415b      	adcs	r3, r3
 80068f8:	637b      	str	r3, [r7, #52]	; 0x34
 80068fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80068fe:	1912      	adds	r2, r2, r4
 8006900:	eb45 0303 	adc.w	r3, r5, r3
 8006904:	f04f 0000 	mov.w	r0, #0
 8006908:	f04f 0100 	mov.w	r1, #0
 800690c:	00d9      	lsls	r1, r3, #3
 800690e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006912:	00d0      	lsls	r0, r2, #3
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	1911      	adds	r1, r2, r4
 800691a:	65b9      	str	r1, [r7, #88]	; 0x58
 800691c:	416b      	adcs	r3, r5
 800691e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006920:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	461a      	mov	r2, r3
 8006926:	f04f 0300 	mov.w	r3, #0
 800692a:	1891      	adds	r1, r2, r2
 800692c:	62b9      	str	r1, [r7, #40]	; 0x28
 800692e:	415b      	adcs	r3, r3
 8006930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006932:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006936:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800693a:	f7fa fabb 	bl	8000eb4 <__aeabi_uldivmod>
 800693e:	4602      	mov	r2, r0
 8006940:	460b      	mov	r3, r1
 8006942:	4b8c      	ldr	r3, [pc, #560]	; (8006b74 <UART_SetConfig+0x38c>)
 8006944:	fba3 1302 	umull	r1, r3, r3, r2
 8006948:	095b      	lsrs	r3, r3, #5
 800694a:	2164      	movs	r1, #100	; 0x64
 800694c:	fb01 f303 	mul.w	r3, r1, r3
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	00db      	lsls	r3, r3, #3
 8006954:	3332      	adds	r3, #50	; 0x32
 8006956:	4a87      	ldr	r2, [pc, #540]	; (8006b74 <UART_SetConfig+0x38c>)
 8006958:	fba2 2303 	umull	r2, r3, r2, r3
 800695c:	095b      	lsrs	r3, r3, #5
 800695e:	005b      	lsls	r3, r3, #1
 8006960:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006964:	441e      	add	r6, r3
 8006966:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006968:	4618      	mov	r0, r3
 800696a:	f04f 0100 	mov.w	r1, #0
 800696e:	4602      	mov	r2, r0
 8006970:	460b      	mov	r3, r1
 8006972:	1894      	adds	r4, r2, r2
 8006974:	623c      	str	r4, [r7, #32]
 8006976:	415b      	adcs	r3, r3
 8006978:	627b      	str	r3, [r7, #36]	; 0x24
 800697a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800697e:	1812      	adds	r2, r2, r0
 8006980:	eb41 0303 	adc.w	r3, r1, r3
 8006984:	f04f 0400 	mov.w	r4, #0
 8006988:	f04f 0500 	mov.w	r5, #0
 800698c:	00dd      	lsls	r5, r3, #3
 800698e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006992:	00d4      	lsls	r4, r2, #3
 8006994:	4622      	mov	r2, r4
 8006996:	462b      	mov	r3, r5
 8006998:	1814      	adds	r4, r2, r0
 800699a:	653c      	str	r4, [r7, #80]	; 0x50
 800699c:	414b      	adcs	r3, r1
 800699e:	657b      	str	r3, [r7, #84]	; 0x54
 80069a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	461a      	mov	r2, r3
 80069a6:	f04f 0300 	mov.w	r3, #0
 80069aa:	1891      	adds	r1, r2, r2
 80069ac:	61b9      	str	r1, [r7, #24]
 80069ae:	415b      	adcs	r3, r3
 80069b0:	61fb      	str	r3, [r7, #28]
 80069b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069b6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80069ba:	f7fa fa7b 	bl	8000eb4 <__aeabi_uldivmod>
 80069be:	4602      	mov	r2, r0
 80069c0:	460b      	mov	r3, r1
 80069c2:	4b6c      	ldr	r3, [pc, #432]	; (8006b74 <UART_SetConfig+0x38c>)
 80069c4:	fba3 1302 	umull	r1, r3, r3, r2
 80069c8:	095b      	lsrs	r3, r3, #5
 80069ca:	2164      	movs	r1, #100	; 0x64
 80069cc:	fb01 f303 	mul.w	r3, r1, r3
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	3332      	adds	r3, #50	; 0x32
 80069d6:	4a67      	ldr	r2, [pc, #412]	; (8006b74 <UART_SetConfig+0x38c>)
 80069d8:	fba2 2303 	umull	r2, r3, r2, r3
 80069dc:	095b      	lsrs	r3, r3, #5
 80069de:	f003 0207 	and.w	r2, r3, #7
 80069e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4432      	add	r2, r6
 80069e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069ea:	e0b9      	b.n	8006b60 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069ee:	461c      	mov	r4, r3
 80069f0:	f04f 0500 	mov.w	r5, #0
 80069f4:	4622      	mov	r2, r4
 80069f6:	462b      	mov	r3, r5
 80069f8:	1891      	adds	r1, r2, r2
 80069fa:	6139      	str	r1, [r7, #16]
 80069fc:	415b      	adcs	r3, r3
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006a04:	1912      	adds	r2, r2, r4
 8006a06:	eb45 0303 	adc.w	r3, r5, r3
 8006a0a:	f04f 0000 	mov.w	r0, #0
 8006a0e:	f04f 0100 	mov.w	r1, #0
 8006a12:	00d9      	lsls	r1, r3, #3
 8006a14:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006a18:	00d0      	lsls	r0, r2, #3
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	eb12 0804 	adds.w	r8, r2, r4
 8006a22:	eb43 0905 	adc.w	r9, r3, r5
 8006a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f04f 0100 	mov.w	r1, #0
 8006a30:	f04f 0200 	mov.w	r2, #0
 8006a34:	f04f 0300 	mov.w	r3, #0
 8006a38:	008b      	lsls	r3, r1, #2
 8006a3a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a3e:	0082      	lsls	r2, r0, #2
 8006a40:	4640      	mov	r0, r8
 8006a42:	4649      	mov	r1, r9
 8006a44:	f7fa fa36 	bl	8000eb4 <__aeabi_uldivmod>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4b49      	ldr	r3, [pc, #292]	; (8006b74 <UART_SetConfig+0x38c>)
 8006a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8006a52:	095b      	lsrs	r3, r3, #5
 8006a54:	011e      	lsls	r6, r3, #4
 8006a56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f04f 0100 	mov.w	r1, #0
 8006a5e:	4602      	mov	r2, r0
 8006a60:	460b      	mov	r3, r1
 8006a62:	1894      	adds	r4, r2, r2
 8006a64:	60bc      	str	r4, [r7, #8]
 8006a66:	415b      	adcs	r3, r3
 8006a68:	60fb      	str	r3, [r7, #12]
 8006a6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a6e:	1812      	adds	r2, r2, r0
 8006a70:	eb41 0303 	adc.w	r3, r1, r3
 8006a74:	f04f 0400 	mov.w	r4, #0
 8006a78:	f04f 0500 	mov.w	r5, #0
 8006a7c:	00dd      	lsls	r5, r3, #3
 8006a7e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a82:	00d4      	lsls	r4, r2, #3
 8006a84:	4622      	mov	r2, r4
 8006a86:	462b      	mov	r3, r5
 8006a88:	1814      	adds	r4, r2, r0
 8006a8a:	64bc      	str	r4, [r7, #72]	; 0x48
 8006a8c:	414b      	adcs	r3, r1
 8006a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f04f 0100 	mov.w	r1, #0
 8006a9a:	f04f 0200 	mov.w	r2, #0
 8006a9e:	f04f 0300 	mov.w	r3, #0
 8006aa2:	008b      	lsls	r3, r1, #2
 8006aa4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006aa8:	0082      	lsls	r2, r0, #2
 8006aaa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006aae:	f7fa fa01 	bl	8000eb4 <__aeabi_uldivmod>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	4b2f      	ldr	r3, [pc, #188]	; (8006b74 <UART_SetConfig+0x38c>)
 8006ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8006abc:	095b      	lsrs	r3, r3, #5
 8006abe:	2164      	movs	r1, #100	; 0x64
 8006ac0:	fb01 f303 	mul.w	r3, r1, r3
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	011b      	lsls	r3, r3, #4
 8006ac8:	3332      	adds	r3, #50	; 0x32
 8006aca:	4a2a      	ldr	r2, [pc, #168]	; (8006b74 <UART_SetConfig+0x38c>)
 8006acc:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad0:	095b      	lsrs	r3, r3, #5
 8006ad2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ad6:	441e      	add	r6, r3
 8006ad8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ada:	4618      	mov	r0, r3
 8006adc:	f04f 0100 	mov.w	r1, #0
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	1894      	adds	r4, r2, r2
 8006ae6:	603c      	str	r4, [r7, #0]
 8006ae8:	415b      	adcs	r3, r3
 8006aea:	607b      	str	r3, [r7, #4]
 8006aec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006af0:	1812      	adds	r2, r2, r0
 8006af2:	eb41 0303 	adc.w	r3, r1, r3
 8006af6:	f04f 0400 	mov.w	r4, #0
 8006afa:	f04f 0500 	mov.w	r5, #0
 8006afe:	00dd      	lsls	r5, r3, #3
 8006b00:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006b04:	00d4      	lsls	r4, r2, #3
 8006b06:	4622      	mov	r2, r4
 8006b08:	462b      	mov	r3, r5
 8006b0a:	eb12 0a00 	adds.w	sl, r2, r0
 8006b0e:	eb43 0b01 	adc.w	fp, r3, r1
 8006b12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f04f 0100 	mov.w	r1, #0
 8006b1c:	f04f 0200 	mov.w	r2, #0
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	008b      	lsls	r3, r1, #2
 8006b26:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006b2a:	0082      	lsls	r2, r0, #2
 8006b2c:	4650      	mov	r0, sl
 8006b2e:	4659      	mov	r1, fp
 8006b30:	f7fa f9c0 	bl	8000eb4 <__aeabi_uldivmod>
 8006b34:	4602      	mov	r2, r0
 8006b36:	460b      	mov	r3, r1
 8006b38:	4b0e      	ldr	r3, [pc, #56]	; (8006b74 <UART_SetConfig+0x38c>)
 8006b3a:	fba3 1302 	umull	r1, r3, r3, r2
 8006b3e:	095b      	lsrs	r3, r3, #5
 8006b40:	2164      	movs	r1, #100	; 0x64
 8006b42:	fb01 f303 	mul.w	r3, r1, r3
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	011b      	lsls	r3, r3, #4
 8006b4a:	3332      	adds	r3, #50	; 0x32
 8006b4c:	4a09      	ldr	r2, [pc, #36]	; (8006b74 <UART_SetConfig+0x38c>)
 8006b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b52:	095b      	lsrs	r3, r3, #5
 8006b54:	f003 020f 	and.w	r2, r3, #15
 8006b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4432      	add	r2, r6
 8006b5e:	609a      	str	r2, [r3, #8]
}
 8006b60:	bf00      	nop
 8006b62:	377c      	adds	r7, #124	; 0x7c
 8006b64:	46bd      	mov	sp, r7
 8006b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40011000 	.word	0x40011000
 8006b70:	40011400 	.word	0x40011400
 8006b74:	51eb851f 	.word	0x51eb851f

08006b78 <__errno>:
 8006b78:	4b01      	ldr	r3, [pc, #4]	; (8006b80 <__errno+0x8>)
 8006b7a:	6818      	ldr	r0, [r3, #0]
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	20000010 	.word	0x20000010

08006b84 <__libc_init_array>:
 8006b84:	b570      	push	{r4, r5, r6, lr}
 8006b86:	4d0d      	ldr	r5, [pc, #52]	; (8006bbc <__libc_init_array+0x38>)
 8006b88:	4c0d      	ldr	r4, [pc, #52]	; (8006bc0 <__libc_init_array+0x3c>)
 8006b8a:	1b64      	subs	r4, r4, r5
 8006b8c:	10a4      	asrs	r4, r4, #2
 8006b8e:	2600      	movs	r6, #0
 8006b90:	42a6      	cmp	r6, r4
 8006b92:	d109      	bne.n	8006ba8 <__libc_init_array+0x24>
 8006b94:	4d0b      	ldr	r5, [pc, #44]	; (8006bc4 <__libc_init_array+0x40>)
 8006b96:	4c0c      	ldr	r4, [pc, #48]	; (8006bc8 <__libc_init_array+0x44>)
 8006b98:	f003 feec 	bl	800a974 <_init>
 8006b9c:	1b64      	subs	r4, r4, r5
 8006b9e:	10a4      	asrs	r4, r4, #2
 8006ba0:	2600      	movs	r6, #0
 8006ba2:	42a6      	cmp	r6, r4
 8006ba4:	d105      	bne.n	8006bb2 <__libc_init_array+0x2e>
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}
 8006ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bac:	4798      	blx	r3
 8006bae:	3601      	adds	r6, #1
 8006bb0:	e7ee      	b.n	8006b90 <__libc_init_array+0xc>
 8006bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bb6:	4798      	blx	r3
 8006bb8:	3601      	adds	r6, #1
 8006bba:	e7f2      	b.n	8006ba2 <__libc_init_array+0x1e>
 8006bbc:	0800b410 	.word	0x0800b410
 8006bc0:	0800b410 	.word	0x0800b410
 8006bc4:	0800b410 	.word	0x0800b410
 8006bc8:	0800b414 	.word	0x0800b414

08006bcc <memcpy>:
 8006bcc:	440a      	add	r2, r1
 8006bce:	4291      	cmp	r1, r2
 8006bd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bd4:	d100      	bne.n	8006bd8 <memcpy+0xc>
 8006bd6:	4770      	bx	lr
 8006bd8:	b510      	push	{r4, lr}
 8006bda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006be2:	4291      	cmp	r1, r2
 8006be4:	d1f9      	bne.n	8006bda <memcpy+0xe>
 8006be6:	bd10      	pop	{r4, pc}

08006be8 <memset>:
 8006be8:	4402      	add	r2, r0
 8006bea:	4603      	mov	r3, r0
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d100      	bne.n	8006bf2 <memset+0xa>
 8006bf0:	4770      	bx	lr
 8006bf2:	f803 1b01 	strb.w	r1, [r3], #1
 8006bf6:	e7f9      	b.n	8006bec <memset+0x4>

08006bf8 <__cvt>:
 8006bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bfc:	ec55 4b10 	vmov	r4, r5, d0
 8006c00:	2d00      	cmp	r5, #0
 8006c02:	460e      	mov	r6, r1
 8006c04:	4619      	mov	r1, r3
 8006c06:	462b      	mov	r3, r5
 8006c08:	bfbb      	ittet	lt
 8006c0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006c0e:	461d      	movlt	r5, r3
 8006c10:	2300      	movge	r3, #0
 8006c12:	232d      	movlt	r3, #45	; 0x2d
 8006c14:	700b      	strb	r3, [r1, #0]
 8006c16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006c1c:	4691      	mov	r9, r2
 8006c1e:	f023 0820 	bic.w	r8, r3, #32
 8006c22:	bfbc      	itt	lt
 8006c24:	4622      	movlt	r2, r4
 8006c26:	4614      	movlt	r4, r2
 8006c28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c2c:	d005      	beq.n	8006c3a <__cvt+0x42>
 8006c2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c32:	d100      	bne.n	8006c36 <__cvt+0x3e>
 8006c34:	3601      	adds	r6, #1
 8006c36:	2102      	movs	r1, #2
 8006c38:	e000      	b.n	8006c3c <__cvt+0x44>
 8006c3a:	2103      	movs	r1, #3
 8006c3c:	ab03      	add	r3, sp, #12
 8006c3e:	9301      	str	r3, [sp, #4]
 8006c40:	ab02      	add	r3, sp, #8
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	ec45 4b10 	vmov	d0, r4, r5
 8006c48:	4653      	mov	r3, sl
 8006c4a:	4632      	mov	r2, r6
 8006c4c:	f000 fcec 	bl	8007628 <_dtoa_r>
 8006c50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c54:	4607      	mov	r7, r0
 8006c56:	d102      	bne.n	8006c5e <__cvt+0x66>
 8006c58:	f019 0f01 	tst.w	r9, #1
 8006c5c:	d022      	beq.n	8006ca4 <__cvt+0xac>
 8006c5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c62:	eb07 0906 	add.w	r9, r7, r6
 8006c66:	d110      	bne.n	8006c8a <__cvt+0x92>
 8006c68:	783b      	ldrb	r3, [r7, #0]
 8006c6a:	2b30      	cmp	r3, #48	; 0x30
 8006c6c:	d10a      	bne.n	8006c84 <__cvt+0x8c>
 8006c6e:	2200      	movs	r2, #0
 8006c70:	2300      	movs	r3, #0
 8006c72:	4620      	mov	r0, r4
 8006c74:	4629      	mov	r1, r5
 8006c76:	f7f9 ff2f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c7a:	b918      	cbnz	r0, 8006c84 <__cvt+0x8c>
 8006c7c:	f1c6 0601 	rsb	r6, r6, #1
 8006c80:	f8ca 6000 	str.w	r6, [sl]
 8006c84:	f8da 3000 	ldr.w	r3, [sl]
 8006c88:	4499      	add	r9, r3
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	4620      	mov	r0, r4
 8006c90:	4629      	mov	r1, r5
 8006c92:	f7f9 ff21 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c96:	b108      	cbz	r0, 8006c9c <__cvt+0xa4>
 8006c98:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c9c:	2230      	movs	r2, #48	; 0x30
 8006c9e:	9b03      	ldr	r3, [sp, #12]
 8006ca0:	454b      	cmp	r3, r9
 8006ca2:	d307      	bcc.n	8006cb4 <__cvt+0xbc>
 8006ca4:	9b03      	ldr	r3, [sp, #12]
 8006ca6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ca8:	1bdb      	subs	r3, r3, r7
 8006caa:	4638      	mov	r0, r7
 8006cac:	6013      	str	r3, [r2, #0]
 8006cae:	b004      	add	sp, #16
 8006cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb4:	1c59      	adds	r1, r3, #1
 8006cb6:	9103      	str	r1, [sp, #12]
 8006cb8:	701a      	strb	r2, [r3, #0]
 8006cba:	e7f0      	b.n	8006c9e <__cvt+0xa6>

08006cbc <__exponent>:
 8006cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2900      	cmp	r1, #0
 8006cc2:	bfb8      	it	lt
 8006cc4:	4249      	neglt	r1, r1
 8006cc6:	f803 2b02 	strb.w	r2, [r3], #2
 8006cca:	bfb4      	ite	lt
 8006ccc:	222d      	movlt	r2, #45	; 0x2d
 8006cce:	222b      	movge	r2, #43	; 0x2b
 8006cd0:	2909      	cmp	r1, #9
 8006cd2:	7042      	strb	r2, [r0, #1]
 8006cd4:	dd2a      	ble.n	8006d2c <__exponent+0x70>
 8006cd6:	f10d 0407 	add.w	r4, sp, #7
 8006cda:	46a4      	mov	ip, r4
 8006cdc:	270a      	movs	r7, #10
 8006cde:	46a6      	mov	lr, r4
 8006ce0:	460a      	mov	r2, r1
 8006ce2:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ce6:	fb07 1516 	mls	r5, r7, r6, r1
 8006cea:	3530      	adds	r5, #48	; 0x30
 8006cec:	2a63      	cmp	r2, #99	; 0x63
 8006cee:	f104 34ff 	add.w	r4, r4, #4294967295
 8006cf2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006cf6:	4631      	mov	r1, r6
 8006cf8:	dcf1      	bgt.n	8006cde <__exponent+0x22>
 8006cfa:	3130      	adds	r1, #48	; 0x30
 8006cfc:	f1ae 0502 	sub.w	r5, lr, #2
 8006d00:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006d04:	1c44      	adds	r4, r0, #1
 8006d06:	4629      	mov	r1, r5
 8006d08:	4561      	cmp	r1, ip
 8006d0a:	d30a      	bcc.n	8006d22 <__exponent+0x66>
 8006d0c:	f10d 0209 	add.w	r2, sp, #9
 8006d10:	eba2 020e 	sub.w	r2, r2, lr
 8006d14:	4565      	cmp	r5, ip
 8006d16:	bf88      	it	hi
 8006d18:	2200      	movhi	r2, #0
 8006d1a:	4413      	add	r3, r2
 8006d1c:	1a18      	subs	r0, r3, r0
 8006d1e:	b003      	add	sp, #12
 8006d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d26:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d2a:	e7ed      	b.n	8006d08 <__exponent+0x4c>
 8006d2c:	2330      	movs	r3, #48	; 0x30
 8006d2e:	3130      	adds	r1, #48	; 0x30
 8006d30:	7083      	strb	r3, [r0, #2]
 8006d32:	70c1      	strb	r1, [r0, #3]
 8006d34:	1d03      	adds	r3, r0, #4
 8006d36:	e7f1      	b.n	8006d1c <__exponent+0x60>

08006d38 <_printf_float>:
 8006d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3c:	ed2d 8b02 	vpush	{d8}
 8006d40:	b08d      	sub	sp, #52	; 0x34
 8006d42:	460c      	mov	r4, r1
 8006d44:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d48:	4616      	mov	r6, r2
 8006d4a:	461f      	mov	r7, r3
 8006d4c:	4605      	mov	r5, r0
 8006d4e:	f001 fa57 	bl	8008200 <_localeconv_r>
 8006d52:	f8d0 a000 	ldr.w	sl, [r0]
 8006d56:	4650      	mov	r0, sl
 8006d58:	f7f9 fa42 	bl	80001e0 <strlen>
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	930a      	str	r3, [sp, #40]	; 0x28
 8006d60:	6823      	ldr	r3, [r4, #0]
 8006d62:	9305      	str	r3, [sp, #20]
 8006d64:	f8d8 3000 	ldr.w	r3, [r8]
 8006d68:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d6c:	3307      	adds	r3, #7
 8006d6e:	f023 0307 	bic.w	r3, r3, #7
 8006d72:	f103 0208 	add.w	r2, r3, #8
 8006d76:	f8c8 2000 	str.w	r2, [r8]
 8006d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d82:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d8a:	9307      	str	r3, [sp, #28]
 8006d8c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d90:	ee08 0a10 	vmov	s16, r0
 8006d94:	4b9f      	ldr	r3, [pc, #636]	; (8007014 <_printf_float+0x2dc>)
 8006d96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d9e:	f7f9 fecd 	bl	8000b3c <__aeabi_dcmpun>
 8006da2:	bb88      	cbnz	r0, 8006e08 <_printf_float+0xd0>
 8006da4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006da8:	4b9a      	ldr	r3, [pc, #616]	; (8007014 <_printf_float+0x2dc>)
 8006daa:	f04f 32ff 	mov.w	r2, #4294967295
 8006dae:	f7f9 fea7 	bl	8000b00 <__aeabi_dcmple>
 8006db2:	bb48      	cbnz	r0, 8006e08 <_printf_float+0xd0>
 8006db4:	2200      	movs	r2, #0
 8006db6:	2300      	movs	r3, #0
 8006db8:	4640      	mov	r0, r8
 8006dba:	4649      	mov	r1, r9
 8006dbc:	f7f9 fe96 	bl	8000aec <__aeabi_dcmplt>
 8006dc0:	b110      	cbz	r0, 8006dc8 <_printf_float+0x90>
 8006dc2:	232d      	movs	r3, #45	; 0x2d
 8006dc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dc8:	4b93      	ldr	r3, [pc, #588]	; (8007018 <_printf_float+0x2e0>)
 8006dca:	4894      	ldr	r0, [pc, #592]	; (800701c <_printf_float+0x2e4>)
 8006dcc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006dd0:	bf94      	ite	ls
 8006dd2:	4698      	movls	r8, r3
 8006dd4:	4680      	movhi	r8, r0
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	6123      	str	r3, [r4, #16]
 8006dda:	9b05      	ldr	r3, [sp, #20]
 8006ddc:	f023 0204 	bic.w	r2, r3, #4
 8006de0:	6022      	str	r2, [r4, #0]
 8006de2:	f04f 0900 	mov.w	r9, #0
 8006de6:	9700      	str	r7, [sp, #0]
 8006de8:	4633      	mov	r3, r6
 8006dea:	aa0b      	add	r2, sp, #44	; 0x2c
 8006dec:	4621      	mov	r1, r4
 8006dee:	4628      	mov	r0, r5
 8006df0:	f000 f9d8 	bl	80071a4 <_printf_common>
 8006df4:	3001      	adds	r0, #1
 8006df6:	f040 8090 	bne.w	8006f1a <_printf_float+0x1e2>
 8006dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfe:	b00d      	add	sp, #52	; 0x34
 8006e00:	ecbd 8b02 	vpop	{d8}
 8006e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e08:	4642      	mov	r2, r8
 8006e0a:	464b      	mov	r3, r9
 8006e0c:	4640      	mov	r0, r8
 8006e0e:	4649      	mov	r1, r9
 8006e10:	f7f9 fe94 	bl	8000b3c <__aeabi_dcmpun>
 8006e14:	b140      	cbz	r0, 8006e28 <_printf_float+0xf0>
 8006e16:	464b      	mov	r3, r9
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	bfbc      	itt	lt
 8006e1c:	232d      	movlt	r3, #45	; 0x2d
 8006e1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006e22:	487f      	ldr	r0, [pc, #508]	; (8007020 <_printf_float+0x2e8>)
 8006e24:	4b7f      	ldr	r3, [pc, #508]	; (8007024 <_printf_float+0x2ec>)
 8006e26:	e7d1      	b.n	8006dcc <_printf_float+0x94>
 8006e28:	6863      	ldr	r3, [r4, #4]
 8006e2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006e2e:	9206      	str	r2, [sp, #24]
 8006e30:	1c5a      	adds	r2, r3, #1
 8006e32:	d13f      	bne.n	8006eb4 <_printf_float+0x17c>
 8006e34:	2306      	movs	r3, #6
 8006e36:	6063      	str	r3, [r4, #4]
 8006e38:	9b05      	ldr	r3, [sp, #20]
 8006e3a:	6861      	ldr	r1, [r4, #4]
 8006e3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006e40:	2300      	movs	r3, #0
 8006e42:	9303      	str	r3, [sp, #12]
 8006e44:	ab0a      	add	r3, sp, #40	; 0x28
 8006e46:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006e4a:	ab09      	add	r3, sp, #36	; 0x24
 8006e4c:	ec49 8b10 	vmov	d0, r8, r9
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	6022      	str	r2, [r4, #0]
 8006e54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e58:	4628      	mov	r0, r5
 8006e5a:	f7ff fecd 	bl	8006bf8 <__cvt>
 8006e5e:	9b06      	ldr	r3, [sp, #24]
 8006e60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e62:	2b47      	cmp	r3, #71	; 0x47
 8006e64:	4680      	mov	r8, r0
 8006e66:	d108      	bne.n	8006e7a <_printf_float+0x142>
 8006e68:	1cc8      	adds	r0, r1, #3
 8006e6a:	db02      	blt.n	8006e72 <_printf_float+0x13a>
 8006e6c:	6863      	ldr	r3, [r4, #4]
 8006e6e:	4299      	cmp	r1, r3
 8006e70:	dd41      	ble.n	8006ef6 <_printf_float+0x1be>
 8006e72:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e76:	fa5f fb8b 	uxtb.w	fp, fp
 8006e7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e7e:	d820      	bhi.n	8006ec2 <_printf_float+0x18a>
 8006e80:	3901      	subs	r1, #1
 8006e82:	465a      	mov	r2, fp
 8006e84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e88:	9109      	str	r1, [sp, #36]	; 0x24
 8006e8a:	f7ff ff17 	bl	8006cbc <__exponent>
 8006e8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e90:	1813      	adds	r3, r2, r0
 8006e92:	2a01      	cmp	r2, #1
 8006e94:	4681      	mov	r9, r0
 8006e96:	6123      	str	r3, [r4, #16]
 8006e98:	dc02      	bgt.n	8006ea0 <_printf_float+0x168>
 8006e9a:	6822      	ldr	r2, [r4, #0]
 8006e9c:	07d2      	lsls	r2, r2, #31
 8006e9e:	d501      	bpl.n	8006ea4 <_printf_float+0x16c>
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	6123      	str	r3, [r4, #16]
 8006ea4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d09c      	beq.n	8006de6 <_printf_float+0xae>
 8006eac:	232d      	movs	r3, #45	; 0x2d
 8006eae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eb2:	e798      	b.n	8006de6 <_printf_float+0xae>
 8006eb4:	9a06      	ldr	r2, [sp, #24]
 8006eb6:	2a47      	cmp	r2, #71	; 0x47
 8006eb8:	d1be      	bne.n	8006e38 <_printf_float+0x100>
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d1bc      	bne.n	8006e38 <_printf_float+0x100>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e7b9      	b.n	8006e36 <_printf_float+0xfe>
 8006ec2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006ec6:	d118      	bne.n	8006efa <_printf_float+0x1c2>
 8006ec8:	2900      	cmp	r1, #0
 8006eca:	6863      	ldr	r3, [r4, #4]
 8006ecc:	dd0b      	ble.n	8006ee6 <_printf_float+0x1ae>
 8006ece:	6121      	str	r1, [r4, #16]
 8006ed0:	b913      	cbnz	r3, 8006ed8 <_printf_float+0x1a0>
 8006ed2:	6822      	ldr	r2, [r4, #0]
 8006ed4:	07d0      	lsls	r0, r2, #31
 8006ed6:	d502      	bpl.n	8006ede <_printf_float+0x1a6>
 8006ed8:	3301      	adds	r3, #1
 8006eda:	440b      	add	r3, r1
 8006edc:	6123      	str	r3, [r4, #16]
 8006ede:	65a1      	str	r1, [r4, #88]	; 0x58
 8006ee0:	f04f 0900 	mov.w	r9, #0
 8006ee4:	e7de      	b.n	8006ea4 <_printf_float+0x16c>
 8006ee6:	b913      	cbnz	r3, 8006eee <_printf_float+0x1b6>
 8006ee8:	6822      	ldr	r2, [r4, #0]
 8006eea:	07d2      	lsls	r2, r2, #31
 8006eec:	d501      	bpl.n	8006ef2 <_printf_float+0x1ba>
 8006eee:	3302      	adds	r3, #2
 8006ef0:	e7f4      	b.n	8006edc <_printf_float+0x1a4>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e7f2      	b.n	8006edc <_printf_float+0x1a4>
 8006ef6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006efa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006efc:	4299      	cmp	r1, r3
 8006efe:	db05      	blt.n	8006f0c <_printf_float+0x1d4>
 8006f00:	6823      	ldr	r3, [r4, #0]
 8006f02:	6121      	str	r1, [r4, #16]
 8006f04:	07d8      	lsls	r0, r3, #31
 8006f06:	d5ea      	bpl.n	8006ede <_printf_float+0x1a6>
 8006f08:	1c4b      	adds	r3, r1, #1
 8006f0a:	e7e7      	b.n	8006edc <_printf_float+0x1a4>
 8006f0c:	2900      	cmp	r1, #0
 8006f0e:	bfd4      	ite	le
 8006f10:	f1c1 0202 	rsble	r2, r1, #2
 8006f14:	2201      	movgt	r2, #1
 8006f16:	4413      	add	r3, r2
 8006f18:	e7e0      	b.n	8006edc <_printf_float+0x1a4>
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	055a      	lsls	r2, r3, #21
 8006f1e:	d407      	bmi.n	8006f30 <_printf_float+0x1f8>
 8006f20:	6923      	ldr	r3, [r4, #16]
 8006f22:	4642      	mov	r2, r8
 8006f24:	4631      	mov	r1, r6
 8006f26:	4628      	mov	r0, r5
 8006f28:	47b8      	blx	r7
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d12c      	bne.n	8006f88 <_printf_float+0x250>
 8006f2e:	e764      	b.n	8006dfa <_printf_float+0xc2>
 8006f30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f34:	f240 80e0 	bls.w	80070f8 <_printf_float+0x3c0>
 8006f38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	2300      	movs	r3, #0
 8006f40:	f7f9 fdca 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f44:	2800      	cmp	r0, #0
 8006f46:	d034      	beq.n	8006fb2 <_printf_float+0x27a>
 8006f48:	4a37      	ldr	r2, [pc, #220]	; (8007028 <_printf_float+0x2f0>)
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4628      	mov	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	3001      	adds	r0, #1
 8006f54:	f43f af51 	beq.w	8006dfa <_printf_float+0xc2>
 8006f58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	db02      	blt.n	8006f66 <_printf_float+0x22e>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	07d8      	lsls	r0, r3, #31
 8006f64:	d510      	bpl.n	8006f88 <_printf_float+0x250>
 8006f66:	ee18 3a10 	vmov	r3, s16
 8006f6a:	4652      	mov	r2, sl
 8006f6c:	4631      	mov	r1, r6
 8006f6e:	4628      	mov	r0, r5
 8006f70:	47b8      	blx	r7
 8006f72:	3001      	adds	r0, #1
 8006f74:	f43f af41 	beq.w	8006dfa <_printf_float+0xc2>
 8006f78:	f04f 0800 	mov.w	r8, #0
 8006f7c:	f104 091a 	add.w	r9, r4, #26
 8006f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f82:	3b01      	subs	r3, #1
 8006f84:	4543      	cmp	r3, r8
 8006f86:	dc09      	bgt.n	8006f9c <_printf_float+0x264>
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	079b      	lsls	r3, r3, #30
 8006f8c:	f100 8105 	bmi.w	800719a <_printf_float+0x462>
 8006f90:	68e0      	ldr	r0, [r4, #12]
 8006f92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f94:	4298      	cmp	r0, r3
 8006f96:	bfb8      	it	lt
 8006f98:	4618      	movlt	r0, r3
 8006f9a:	e730      	b.n	8006dfe <_printf_float+0xc6>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	464a      	mov	r2, r9
 8006fa0:	4631      	mov	r1, r6
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	47b8      	blx	r7
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	f43f af27 	beq.w	8006dfa <_printf_float+0xc2>
 8006fac:	f108 0801 	add.w	r8, r8, #1
 8006fb0:	e7e6      	b.n	8006f80 <_printf_float+0x248>
 8006fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	dc39      	bgt.n	800702c <_printf_float+0x2f4>
 8006fb8:	4a1b      	ldr	r2, [pc, #108]	; (8007028 <_printf_float+0x2f0>)
 8006fba:	2301      	movs	r3, #1
 8006fbc:	4631      	mov	r1, r6
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	47b8      	blx	r7
 8006fc2:	3001      	adds	r0, #1
 8006fc4:	f43f af19 	beq.w	8006dfa <_printf_float+0xc2>
 8006fc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	d102      	bne.n	8006fd6 <_printf_float+0x29e>
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	07d9      	lsls	r1, r3, #31
 8006fd4:	d5d8      	bpl.n	8006f88 <_printf_float+0x250>
 8006fd6:	ee18 3a10 	vmov	r3, s16
 8006fda:	4652      	mov	r2, sl
 8006fdc:	4631      	mov	r1, r6
 8006fde:	4628      	mov	r0, r5
 8006fe0:	47b8      	blx	r7
 8006fe2:	3001      	adds	r0, #1
 8006fe4:	f43f af09 	beq.w	8006dfa <_printf_float+0xc2>
 8006fe8:	f04f 0900 	mov.w	r9, #0
 8006fec:	f104 0a1a 	add.w	sl, r4, #26
 8006ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ff2:	425b      	negs	r3, r3
 8006ff4:	454b      	cmp	r3, r9
 8006ff6:	dc01      	bgt.n	8006ffc <_printf_float+0x2c4>
 8006ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ffa:	e792      	b.n	8006f22 <_printf_float+0x1ea>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	4652      	mov	r2, sl
 8007000:	4631      	mov	r1, r6
 8007002:	4628      	mov	r0, r5
 8007004:	47b8      	blx	r7
 8007006:	3001      	adds	r0, #1
 8007008:	f43f aef7 	beq.w	8006dfa <_printf_float+0xc2>
 800700c:	f109 0901 	add.w	r9, r9, #1
 8007010:	e7ee      	b.n	8006ff0 <_printf_float+0x2b8>
 8007012:	bf00      	nop
 8007014:	7fefffff 	.word	0x7fefffff
 8007018:	0800ae50 	.word	0x0800ae50
 800701c:	0800ae54 	.word	0x0800ae54
 8007020:	0800ae5c 	.word	0x0800ae5c
 8007024:	0800ae58 	.word	0x0800ae58
 8007028:	0800ae60 	.word	0x0800ae60
 800702c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800702e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007030:	429a      	cmp	r2, r3
 8007032:	bfa8      	it	ge
 8007034:	461a      	movge	r2, r3
 8007036:	2a00      	cmp	r2, #0
 8007038:	4691      	mov	r9, r2
 800703a:	dc37      	bgt.n	80070ac <_printf_float+0x374>
 800703c:	f04f 0b00 	mov.w	fp, #0
 8007040:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007044:	f104 021a 	add.w	r2, r4, #26
 8007048:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800704a:	9305      	str	r3, [sp, #20]
 800704c:	eba3 0309 	sub.w	r3, r3, r9
 8007050:	455b      	cmp	r3, fp
 8007052:	dc33      	bgt.n	80070bc <_printf_float+0x384>
 8007054:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007058:	429a      	cmp	r2, r3
 800705a:	db3b      	blt.n	80070d4 <_printf_float+0x39c>
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	07da      	lsls	r2, r3, #31
 8007060:	d438      	bmi.n	80070d4 <_printf_float+0x39c>
 8007062:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007064:	9b05      	ldr	r3, [sp, #20]
 8007066:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	eba2 0901 	sub.w	r9, r2, r1
 800706e:	4599      	cmp	r9, r3
 8007070:	bfa8      	it	ge
 8007072:	4699      	movge	r9, r3
 8007074:	f1b9 0f00 	cmp.w	r9, #0
 8007078:	dc35      	bgt.n	80070e6 <_printf_float+0x3ae>
 800707a:	f04f 0800 	mov.w	r8, #0
 800707e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007082:	f104 0a1a 	add.w	sl, r4, #26
 8007086:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800708a:	1a9b      	subs	r3, r3, r2
 800708c:	eba3 0309 	sub.w	r3, r3, r9
 8007090:	4543      	cmp	r3, r8
 8007092:	f77f af79 	ble.w	8006f88 <_printf_float+0x250>
 8007096:	2301      	movs	r3, #1
 8007098:	4652      	mov	r2, sl
 800709a:	4631      	mov	r1, r6
 800709c:	4628      	mov	r0, r5
 800709e:	47b8      	blx	r7
 80070a0:	3001      	adds	r0, #1
 80070a2:	f43f aeaa 	beq.w	8006dfa <_printf_float+0xc2>
 80070a6:	f108 0801 	add.w	r8, r8, #1
 80070aa:	e7ec      	b.n	8007086 <_printf_float+0x34e>
 80070ac:	4613      	mov	r3, r2
 80070ae:	4631      	mov	r1, r6
 80070b0:	4642      	mov	r2, r8
 80070b2:	4628      	mov	r0, r5
 80070b4:	47b8      	blx	r7
 80070b6:	3001      	adds	r0, #1
 80070b8:	d1c0      	bne.n	800703c <_printf_float+0x304>
 80070ba:	e69e      	b.n	8006dfa <_printf_float+0xc2>
 80070bc:	2301      	movs	r3, #1
 80070be:	4631      	mov	r1, r6
 80070c0:	4628      	mov	r0, r5
 80070c2:	9205      	str	r2, [sp, #20]
 80070c4:	47b8      	blx	r7
 80070c6:	3001      	adds	r0, #1
 80070c8:	f43f ae97 	beq.w	8006dfa <_printf_float+0xc2>
 80070cc:	9a05      	ldr	r2, [sp, #20]
 80070ce:	f10b 0b01 	add.w	fp, fp, #1
 80070d2:	e7b9      	b.n	8007048 <_printf_float+0x310>
 80070d4:	ee18 3a10 	vmov	r3, s16
 80070d8:	4652      	mov	r2, sl
 80070da:	4631      	mov	r1, r6
 80070dc:	4628      	mov	r0, r5
 80070de:	47b8      	blx	r7
 80070e0:	3001      	adds	r0, #1
 80070e2:	d1be      	bne.n	8007062 <_printf_float+0x32a>
 80070e4:	e689      	b.n	8006dfa <_printf_float+0xc2>
 80070e6:	9a05      	ldr	r2, [sp, #20]
 80070e8:	464b      	mov	r3, r9
 80070ea:	4442      	add	r2, r8
 80070ec:	4631      	mov	r1, r6
 80070ee:	4628      	mov	r0, r5
 80070f0:	47b8      	blx	r7
 80070f2:	3001      	adds	r0, #1
 80070f4:	d1c1      	bne.n	800707a <_printf_float+0x342>
 80070f6:	e680      	b.n	8006dfa <_printf_float+0xc2>
 80070f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070fa:	2a01      	cmp	r2, #1
 80070fc:	dc01      	bgt.n	8007102 <_printf_float+0x3ca>
 80070fe:	07db      	lsls	r3, r3, #31
 8007100:	d538      	bpl.n	8007174 <_printf_float+0x43c>
 8007102:	2301      	movs	r3, #1
 8007104:	4642      	mov	r2, r8
 8007106:	4631      	mov	r1, r6
 8007108:	4628      	mov	r0, r5
 800710a:	47b8      	blx	r7
 800710c:	3001      	adds	r0, #1
 800710e:	f43f ae74 	beq.w	8006dfa <_printf_float+0xc2>
 8007112:	ee18 3a10 	vmov	r3, s16
 8007116:	4652      	mov	r2, sl
 8007118:	4631      	mov	r1, r6
 800711a:	4628      	mov	r0, r5
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	f43f ae6b 	beq.w	8006dfa <_printf_float+0xc2>
 8007124:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007128:	2200      	movs	r2, #0
 800712a:	2300      	movs	r3, #0
 800712c:	f7f9 fcd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007130:	b9d8      	cbnz	r0, 800716a <_printf_float+0x432>
 8007132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007134:	f108 0201 	add.w	r2, r8, #1
 8007138:	3b01      	subs	r3, #1
 800713a:	4631      	mov	r1, r6
 800713c:	4628      	mov	r0, r5
 800713e:	47b8      	blx	r7
 8007140:	3001      	adds	r0, #1
 8007142:	d10e      	bne.n	8007162 <_printf_float+0x42a>
 8007144:	e659      	b.n	8006dfa <_printf_float+0xc2>
 8007146:	2301      	movs	r3, #1
 8007148:	4652      	mov	r2, sl
 800714a:	4631      	mov	r1, r6
 800714c:	4628      	mov	r0, r5
 800714e:	47b8      	blx	r7
 8007150:	3001      	adds	r0, #1
 8007152:	f43f ae52 	beq.w	8006dfa <_printf_float+0xc2>
 8007156:	f108 0801 	add.w	r8, r8, #1
 800715a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800715c:	3b01      	subs	r3, #1
 800715e:	4543      	cmp	r3, r8
 8007160:	dcf1      	bgt.n	8007146 <_printf_float+0x40e>
 8007162:	464b      	mov	r3, r9
 8007164:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007168:	e6dc      	b.n	8006f24 <_printf_float+0x1ec>
 800716a:	f04f 0800 	mov.w	r8, #0
 800716e:	f104 0a1a 	add.w	sl, r4, #26
 8007172:	e7f2      	b.n	800715a <_printf_float+0x422>
 8007174:	2301      	movs	r3, #1
 8007176:	4642      	mov	r2, r8
 8007178:	e7df      	b.n	800713a <_printf_float+0x402>
 800717a:	2301      	movs	r3, #1
 800717c:	464a      	mov	r2, r9
 800717e:	4631      	mov	r1, r6
 8007180:	4628      	mov	r0, r5
 8007182:	47b8      	blx	r7
 8007184:	3001      	adds	r0, #1
 8007186:	f43f ae38 	beq.w	8006dfa <_printf_float+0xc2>
 800718a:	f108 0801 	add.w	r8, r8, #1
 800718e:	68e3      	ldr	r3, [r4, #12]
 8007190:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007192:	1a5b      	subs	r3, r3, r1
 8007194:	4543      	cmp	r3, r8
 8007196:	dcf0      	bgt.n	800717a <_printf_float+0x442>
 8007198:	e6fa      	b.n	8006f90 <_printf_float+0x258>
 800719a:	f04f 0800 	mov.w	r8, #0
 800719e:	f104 0919 	add.w	r9, r4, #25
 80071a2:	e7f4      	b.n	800718e <_printf_float+0x456>

080071a4 <_printf_common>:
 80071a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a8:	4616      	mov	r6, r2
 80071aa:	4699      	mov	r9, r3
 80071ac:	688a      	ldr	r2, [r1, #8]
 80071ae:	690b      	ldr	r3, [r1, #16]
 80071b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071b4:	4293      	cmp	r3, r2
 80071b6:	bfb8      	it	lt
 80071b8:	4613      	movlt	r3, r2
 80071ba:	6033      	str	r3, [r6, #0]
 80071bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071c0:	4607      	mov	r7, r0
 80071c2:	460c      	mov	r4, r1
 80071c4:	b10a      	cbz	r2, 80071ca <_printf_common+0x26>
 80071c6:	3301      	adds	r3, #1
 80071c8:	6033      	str	r3, [r6, #0]
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	0699      	lsls	r1, r3, #26
 80071ce:	bf42      	ittt	mi
 80071d0:	6833      	ldrmi	r3, [r6, #0]
 80071d2:	3302      	addmi	r3, #2
 80071d4:	6033      	strmi	r3, [r6, #0]
 80071d6:	6825      	ldr	r5, [r4, #0]
 80071d8:	f015 0506 	ands.w	r5, r5, #6
 80071dc:	d106      	bne.n	80071ec <_printf_common+0x48>
 80071de:	f104 0a19 	add.w	sl, r4, #25
 80071e2:	68e3      	ldr	r3, [r4, #12]
 80071e4:	6832      	ldr	r2, [r6, #0]
 80071e6:	1a9b      	subs	r3, r3, r2
 80071e8:	42ab      	cmp	r3, r5
 80071ea:	dc26      	bgt.n	800723a <_printf_common+0x96>
 80071ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071f0:	1e13      	subs	r3, r2, #0
 80071f2:	6822      	ldr	r2, [r4, #0]
 80071f4:	bf18      	it	ne
 80071f6:	2301      	movne	r3, #1
 80071f8:	0692      	lsls	r2, r2, #26
 80071fa:	d42b      	bmi.n	8007254 <_printf_common+0xb0>
 80071fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007200:	4649      	mov	r1, r9
 8007202:	4638      	mov	r0, r7
 8007204:	47c0      	blx	r8
 8007206:	3001      	adds	r0, #1
 8007208:	d01e      	beq.n	8007248 <_printf_common+0xa4>
 800720a:	6823      	ldr	r3, [r4, #0]
 800720c:	68e5      	ldr	r5, [r4, #12]
 800720e:	6832      	ldr	r2, [r6, #0]
 8007210:	f003 0306 	and.w	r3, r3, #6
 8007214:	2b04      	cmp	r3, #4
 8007216:	bf08      	it	eq
 8007218:	1aad      	subeq	r5, r5, r2
 800721a:	68a3      	ldr	r3, [r4, #8]
 800721c:	6922      	ldr	r2, [r4, #16]
 800721e:	bf0c      	ite	eq
 8007220:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007224:	2500      	movne	r5, #0
 8007226:	4293      	cmp	r3, r2
 8007228:	bfc4      	itt	gt
 800722a:	1a9b      	subgt	r3, r3, r2
 800722c:	18ed      	addgt	r5, r5, r3
 800722e:	2600      	movs	r6, #0
 8007230:	341a      	adds	r4, #26
 8007232:	42b5      	cmp	r5, r6
 8007234:	d11a      	bne.n	800726c <_printf_common+0xc8>
 8007236:	2000      	movs	r0, #0
 8007238:	e008      	b.n	800724c <_printf_common+0xa8>
 800723a:	2301      	movs	r3, #1
 800723c:	4652      	mov	r2, sl
 800723e:	4649      	mov	r1, r9
 8007240:	4638      	mov	r0, r7
 8007242:	47c0      	blx	r8
 8007244:	3001      	adds	r0, #1
 8007246:	d103      	bne.n	8007250 <_printf_common+0xac>
 8007248:	f04f 30ff 	mov.w	r0, #4294967295
 800724c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007250:	3501      	adds	r5, #1
 8007252:	e7c6      	b.n	80071e2 <_printf_common+0x3e>
 8007254:	18e1      	adds	r1, r4, r3
 8007256:	1c5a      	adds	r2, r3, #1
 8007258:	2030      	movs	r0, #48	; 0x30
 800725a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800725e:	4422      	add	r2, r4
 8007260:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007264:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007268:	3302      	adds	r3, #2
 800726a:	e7c7      	b.n	80071fc <_printf_common+0x58>
 800726c:	2301      	movs	r3, #1
 800726e:	4622      	mov	r2, r4
 8007270:	4649      	mov	r1, r9
 8007272:	4638      	mov	r0, r7
 8007274:	47c0      	blx	r8
 8007276:	3001      	adds	r0, #1
 8007278:	d0e6      	beq.n	8007248 <_printf_common+0xa4>
 800727a:	3601      	adds	r6, #1
 800727c:	e7d9      	b.n	8007232 <_printf_common+0x8e>
	...

08007280 <_printf_i>:
 8007280:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007284:	460c      	mov	r4, r1
 8007286:	4691      	mov	r9, r2
 8007288:	7e27      	ldrb	r7, [r4, #24]
 800728a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800728c:	2f78      	cmp	r7, #120	; 0x78
 800728e:	4680      	mov	r8, r0
 8007290:	469a      	mov	sl, r3
 8007292:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007296:	d807      	bhi.n	80072a8 <_printf_i+0x28>
 8007298:	2f62      	cmp	r7, #98	; 0x62
 800729a:	d80a      	bhi.n	80072b2 <_printf_i+0x32>
 800729c:	2f00      	cmp	r7, #0
 800729e:	f000 80d8 	beq.w	8007452 <_printf_i+0x1d2>
 80072a2:	2f58      	cmp	r7, #88	; 0x58
 80072a4:	f000 80a3 	beq.w	80073ee <_printf_i+0x16e>
 80072a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80072ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80072b0:	e03a      	b.n	8007328 <_printf_i+0xa8>
 80072b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072b6:	2b15      	cmp	r3, #21
 80072b8:	d8f6      	bhi.n	80072a8 <_printf_i+0x28>
 80072ba:	a001      	add	r0, pc, #4	; (adr r0, 80072c0 <_printf_i+0x40>)
 80072bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80072c0:	08007319 	.word	0x08007319
 80072c4:	0800732d 	.word	0x0800732d
 80072c8:	080072a9 	.word	0x080072a9
 80072cc:	080072a9 	.word	0x080072a9
 80072d0:	080072a9 	.word	0x080072a9
 80072d4:	080072a9 	.word	0x080072a9
 80072d8:	0800732d 	.word	0x0800732d
 80072dc:	080072a9 	.word	0x080072a9
 80072e0:	080072a9 	.word	0x080072a9
 80072e4:	080072a9 	.word	0x080072a9
 80072e8:	080072a9 	.word	0x080072a9
 80072ec:	08007439 	.word	0x08007439
 80072f0:	0800735d 	.word	0x0800735d
 80072f4:	0800741b 	.word	0x0800741b
 80072f8:	080072a9 	.word	0x080072a9
 80072fc:	080072a9 	.word	0x080072a9
 8007300:	0800745b 	.word	0x0800745b
 8007304:	080072a9 	.word	0x080072a9
 8007308:	0800735d 	.word	0x0800735d
 800730c:	080072a9 	.word	0x080072a9
 8007310:	080072a9 	.word	0x080072a9
 8007314:	08007423 	.word	0x08007423
 8007318:	680b      	ldr	r3, [r1, #0]
 800731a:	1d1a      	adds	r2, r3, #4
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	600a      	str	r2, [r1, #0]
 8007320:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007324:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007328:	2301      	movs	r3, #1
 800732a:	e0a3      	b.n	8007474 <_printf_i+0x1f4>
 800732c:	6825      	ldr	r5, [r4, #0]
 800732e:	6808      	ldr	r0, [r1, #0]
 8007330:	062e      	lsls	r6, r5, #24
 8007332:	f100 0304 	add.w	r3, r0, #4
 8007336:	d50a      	bpl.n	800734e <_printf_i+0xce>
 8007338:	6805      	ldr	r5, [r0, #0]
 800733a:	600b      	str	r3, [r1, #0]
 800733c:	2d00      	cmp	r5, #0
 800733e:	da03      	bge.n	8007348 <_printf_i+0xc8>
 8007340:	232d      	movs	r3, #45	; 0x2d
 8007342:	426d      	negs	r5, r5
 8007344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007348:	485e      	ldr	r0, [pc, #376]	; (80074c4 <_printf_i+0x244>)
 800734a:	230a      	movs	r3, #10
 800734c:	e019      	b.n	8007382 <_printf_i+0x102>
 800734e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007352:	6805      	ldr	r5, [r0, #0]
 8007354:	600b      	str	r3, [r1, #0]
 8007356:	bf18      	it	ne
 8007358:	b22d      	sxthne	r5, r5
 800735a:	e7ef      	b.n	800733c <_printf_i+0xbc>
 800735c:	680b      	ldr	r3, [r1, #0]
 800735e:	6825      	ldr	r5, [r4, #0]
 8007360:	1d18      	adds	r0, r3, #4
 8007362:	6008      	str	r0, [r1, #0]
 8007364:	0628      	lsls	r0, r5, #24
 8007366:	d501      	bpl.n	800736c <_printf_i+0xec>
 8007368:	681d      	ldr	r5, [r3, #0]
 800736a:	e002      	b.n	8007372 <_printf_i+0xf2>
 800736c:	0669      	lsls	r1, r5, #25
 800736e:	d5fb      	bpl.n	8007368 <_printf_i+0xe8>
 8007370:	881d      	ldrh	r5, [r3, #0]
 8007372:	4854      	ldr	r0, [pc, #336]	; (80074c4 <_printf_i+0x244>)
 8007374:	2f6f      	cmp	r7, #111	; 0x6f
 8007376:	bf0c      	ite	eq
 8007378:	2308      	moveq	r3, #8
 800737a:	230a      	movne	r3, #10
 800737c:	2100      	movs	r1, #0
 800737e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007382:	6866      	ldr	r6, [r4, #4]
 8007384:	60a6      	str	r6, [r4, #8]
 8007386:	2e00      	cmp	r6, #0
 8007388:	bfa2      	ittt	ge
 800738a:	6821      	ldrge	r1, [r4, #0]
 800738c:	f021 0104 	bicge.w	r1, r1, #4
 8007390:	6021      	strge	r1, [r4, #0]
 8007392:	b90d      	cbnz	r5, 8007398 <_printf_i+0x118>
 8007394:	2e00      	cmp	r6, #0
 8007396:	d04d      	beq.n	8007434 <_printf_i+0x1b4>
 8007398:	4616      	mov	r6, r2
 800739a:	fbb5 f1f3 	udiv	r1, r5, r3
 800739e:	fb03 5711 	mls	r7, r3, r1, r5
 80073a2:	5dc7      	ldrb	r7, [r0, r7]
 80073a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073a8:	462f      	mov	r7, r5
 80073aa:	42bb      	cmp	r3, r7
 80073ac:	460d      	mov	r5, r1
 80073ae:	d9f4      	bls.n	800739a <_printf_i+0x11a>
 80073b0:	2b08      	cmp	r3, #8
 80073b2:	d10b      	bne.n	80073cc <_printf_i+0x14c>
 80073b4:	6823      	ldr	r3, [r4, #0]
 80073b6:	07df      	lsls	r7, r3, #31
 80073b8:	d508      	bpl.n	80073cc <_printf_i+0x14c>
 80073ba:	6923      	ldr	r3, [r4, #16]
 80073bc:	6861      	ldr	r1, [r4, #4]
 80073be:	4299      	cmp	r1, r3
 80073c0:	bfde      	ittt	le
 80073c2:	2330      	movle	r3, #48	; 0x30
 80073c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80073c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80073cc:	1b92      	subs	r2, r2, r6
 80073ce:	6122      	str	r2, [r4, #16]
 80073d0:	f8cd a000 	str.w	sl, [sp]
 80073d4:	464b      	mov	r3, r9
 80073d6:	aa03      	add	r2, sp, #12
 80073d8:	4621      	mov	r1, r4
 80073da:	4640      	mov	r0, r8
 80073dc:	f7ff fee2 	bl	80071a4 <_printf_common>
 80073e0:	3001      	adds	r0, #1
 80073e2:	d14c      	bne.n	800747e <_printf_i+0x1fe>
 80073e4:	f04f 30ff 	mov.w	r0, #4294967295
 80073e8:	b004      	add	sp, #16
 80073ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ee:	4835      	ldr	r0, [pc, #212]	; (80074c4 <_printf_i+0x244>)
 80073f0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80073f4:	6823      	ldr	r3, [r4, #0]
 80073f6:	680e      	ldr	r6, [r1, #0]
 80073f8:	061f      	lsls	r7, r3, #24
 80073fa:	f856 5b04 	ldr.w	r5, [r6], #4
 80073fe:	600e      	str	r6, [r1, #0]
 8007400:	d514      	bpl.n	800742c <_printf_i+0x1ac>
 8007402:	07d9      	lsls	r1, r3, #31
 8007404:	bf44      	itt	mi
 8007406:	f043 0320 	orrmi.w	r3, r3, #32
 800740a:	6023      	strmi	r3, [r4, #0]
 800740c:	b91d      	cbnz	r5, 8007416 <_printf_i+0x196>
 800740e:	6823      	ldr	r3, [r4, #0]
 8007410:	f023 0320 	bic.w	r3, r3, #32
 8007414:	6023      	str	r3, [r4, #0]
 8007416:	2310      	movs	r3, #16
 8007418:	e7b0      	b.n	800737c <_printf_i+0xfc>
 800741a:	6823      	ldr	r3, [r4, #0]
 800741c:	f043 0320 	orr.w	r3, r3, #32
 8007420:	6023      	str	r3, [r4, #0]
 8007422:	2378      	movs	r3, #120	; 0x78
 8007424:	4828      	ldr	r0, [pc, #160]	; (80074c8 <_printf_i+0x248>)
 8007426:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800742a:	e7e3      	b.n	80073f4 <_printf_i+0x174>
 800742c:	065e      	lsls	r6, r3, #25
 800742e:	bf48      	it	mi
 8007430:	b2ad      	uxthmi	r5, r5
 8007432:	e7e6      	b.n	8007402 <_printf_i+0x182>
 8007434:	4616      	mov	r6, r2
 8007436:	e7bb      	b.n	80073b0 <_printf_i+0x130>
 8007438:	680b      	ldr	r3, [r1, #0]
 800743a:	6826      	ldr	r6, [r4, #0]
 800743c:	6960      	ldr	r0, [r4, #20]
 800743e:	1d1d      	adds	r5, r3, #4
 8007440:	600d      	str	r5, [r1, #0]
 8007442:	0635      	lsls	r5, r6, #24
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	d501      	bpl.n	800744c <_printf_i+0x1cc>
 8007448:	6018      	str	r0, [r3, #0]
 800744a:	e002      	b.n	8007452 <_printf_i+0x1d2>
 800744c:	0671      	lsls	r1, r6, #25
 800744e:	d5fb      	bpl.n	8007448 <_printf_i+0x1c8>
 8007450:	8018      	strh	r0, [r3, #0]
 8007452:	2300      	movs	r3, #0
 8007454:	6123      	str	r3, [r4, #16]
 8007456:	4616      	mov	r6, r2
 8007458:	e7ba      	b.n	80073d0 <_printf_i+0x150>
 800745a:	680b      	ldr	r3, [r1, #0]
 800745c:	1d1a      	adds	r2, r3, #4
 800745e:	600a      	str	r2, [r1, #0]
 8007460:	681e      	ldr	r6, [r3, #0]
 8007462:	6862      	ldr	r2, [r4, #4]
 8007464:	2100      	movs	r1, #0
 8007466:	4630      	mov	r0, r6
 8007468:	f7f8 fec2 	bl	80001f0 <memchr>
 800746c:	b108      	cbz	r0, 8007472 <_printf_i+0x1f2>
 800746e:	1b80      	subs	r0, r0, r6
 8007470:	6060      	str	r0, [r4, #4]
 8007472:	6863      	ldr	r3, [r4, #4]
 8007474:	6123      	str	r3, [r4, #16]
 8007476:	2300      	movs	r3, #0
 8007478:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800747c:	e7a8      	b.n	80073d0 <_printf_i+0x150>
 800747e:	6923      	ldr	r3, [r4, #16]
 8007480:	4632      	mov	r2, r6
 8007482:	4649      	mov	r1, r9
 8007484:	4640      	mov	r0, r8
 8007486:	47d0      	blx	sl
 8007488:	3001      	adds	r0, #1
 800748a:	d0ab      	beq.n	80073e4 <_printf_i+0x164>
 800748c:	6823      	ldr	r3, [r4, #0]
 800748e:	079b      	lsls	r3, r3, #30
 8007490:	d413      	bmi.n	80074ba <_printf_i+0x23a>
 8007492:	68e0      	ldr	r0, [r4, #12]
 8007494:	9b03      	ldr	r3, [sp, #12]
 8007496:	4298      	cmp	r0, r3
 8007498:	bfb8      	it	lt
 800749a:	4618      	movlt	r0, r3
 800749c:	e7a4      	b.n	80073e8 <_printf_i+0x168>
 800749e:	2301      	movs	r3, #1
 80074a0:	4632      	mov	r2, r6
 80074a2:	4649      	mov	r1, r9
 80074a4:	4640      	mov	r0, r8
 80074a6:	47d0      	blx	sl
 80074a8:	3001      	adds	r0, #1
 80074aa:	d09b      	beq.n	80073e4 <_printf_i+0x164>
 80074ac:	3501      	adds	r5, #1
 80074ae:	68e3      	ldr	r3, [r4, #12]
 80074b0:	9903      	ldr	r1, [sp, #12]
 80074b2:	1a5b      	subs	r3, r3, r1
 80074b4:	42ab      	cmp	r3, r5
 80074b6:	dcf2      	bgt.n	800749e <_printf_i+0x21e>
 80074b8:	e7eb      	b.n	8007492 <_printf_i+0x212>
 80074ba:	2500      	movs	r5, #0
 80074bc:	f104 0619 	add.w	r6, r4, #25
 80074c0:	e7f5      	b.n	80074ae <_printf_i+0x22e>
 80074c2:	bf00      	nop
 80074c4:	0800ae62 	.word	0x0800ae62
 80074c8:	0800ae73 	.word	0x0800ae73

080074cc <siprintf>:
 80074cc:	b40e      	push	{r1, r2, r3}
 80074ce:	b500      	push	{lr}
 80074d0:	b09c      	sub	sp, #112	; 0x70
 80074d2:	ab1d      	add	r3, sp, #116	; 0x74
 80074d4:	9002      	str	r0, [sp, #8]
 80074d6:	9006      	str	r0, [sp, #24]
 80074d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80074dc:	4809      	ldr	r0, [pc, #36]	; (8007504 <siprintf+0x38>)
 80074de:	9107      	str	r1, [sp, #28]
 80074e0:	9104      	str	r1, [sp, #16]
 80074e2:	4909      	ldr	r1, [pc, #36]	; (8007508 <siprintf+0x3c>)
 80074e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80074e8:	9105      	str	r1, [sp, #20]
 80074ea:	6800      	ldr	r0, [r0, #0]
 80074ec:	9301      	str	r3, [sp, #4]
 80074ee:	a902      	add	r1, sp, #8
 80074f0:	f001 fb26 	bl	8008b40 <_svfiprintf_r>
 80074f4:	9b02      	ldr	r3, [sp, #8]
 80074f6:	2200      	movs	r2, #0
 80074f8:	701a      	strb	r2, [r3, #0]
 80074fa:	b01c      	add	sp, #112	; 0x70
 80074fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007500:	b003      	add	sp, #12
 8007502:	4770      	bx	lr
 8007504:	20000010 	.word	0x20000010
 8007508:	ffff0208 	.word	0xffff0208

0800750c <quorem>:
 800750c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007510:	6903      	ldr	r3, [r0, #16]
 8007512:	690c      	ldr	r4, [r1, #16]
 8007514:	42a3      	cmp	r3, r4
 8007516:	4607      	mov	r7, r0
 8007518:	f2c0 8081 	blt.w	800761e <quorem+0x112>
 800751c:	3c01      	subs	r4, #1
 800751e:	f101 0814 	add.w	r8, r1, #20
 8007522:	f100 0514 	add.w	r5, r0, #20
 8007526:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800752a:	9301      	str	r3, [sp, #4]
 800752c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007530:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007534:	3301      	adds	r3, #1
 8007536:	429a      	cmp	r2, r3
 8007538:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800753c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007540:	fbb2 f6f3 	udiv	r6, r2, r3
 8007544:	d331      	bcc.n	80075aa <quorem+0x9e>
 8007546:	f04f 0e00 	mov.w	lr, #0
 800754a:	4640      	mov	r0, r8
 800754c:	46ac      	mov	ip, r5
 800754e:	46f2      	mov	sl, lr
 8007550:	f850 2b04 	ldr.w	r2, [r0], #4
 8007554:	b293      	uxth	r3, r2
 8007556:	fb06 e303 	mla	r3, r6, r3, lr
 800755a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800755e:	b29b      	uxth	r3, r3
 8007560:	ebaa 0303 	sub.w	r3, sl, r3
 8007564:	0c12      	lsrs	r2, r2, #16
 8007566:	f8dc a000 	ldr.w	sl, [ip]
 800756a:	fb06 e202 	mla	r2, r6, r2, lr
 800756e:	fa13 f38a 	uxtah	r3, r3, sl
 8007572:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007576:	fa1f fa82 	uxth.w	sl, r2
 800757a:	f8dc 2000 	ldr.w	r2, [ip]
 800757e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007582:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007586:	b29b      	uxth	r3, r3
 8007588:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800758c:	4581      	cmp	r9, r0
 800758e:	f84c 3b04 	str.w	r3, [ip], #4
 8007592:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007596:	d2db      	bcs.n	8007550 <quorem+0x44>
 8007598:	f855 300b 	ldr.w	r3, [r5, fp]
 800759c:	b92b      	cbnz	r3, 80075aa <quorem+0x9e>
 800759e:	9b01      	ldr	r3, [sp, #4]
 80075a0:	3b04      	subs	r3, #4
 80075a2:	429d      	cmp	r5, r3
 80075a4:	461a      	mov	r2, r3
 80075a6:	d32e      	bcc.n	8007606 <quorem+0xfa>
 80075a8:	613c      	str	r4, [r7, #16]
 80075aa:	4638      	mov	r0, r7
 80075ac:	f001 f8b2 	bl	8008714 <__mcmp>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	db24      	blt.n	80075fe <quorem+0xf2>
 80075b4:	3601      	adds	r6, #1
 80075b6:	4628      	mov	r0, r5
 80075b8:	f04f 0c00 	mov.w	ip, #0
 80075bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80075c0:	f8d0 e000 	ldr.w	lr, [r0]
 80075c4:	b293      	uxth	r3, r2
 80075c6:	ebac 0303 	sub.w	r3, ip, r3
 80075ca:	0c12      	lsrs	r2, r2, #16
 80075cc:	fa13 f38e 	uxtah	r3, r3, lr
 80075d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80075d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075d8:	b29b      	uxth	r3, r3
 80075da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075de:	45c1      	cmp	r9, r8
 80075e0:	f840 3b04 	str.w	r3, [r0], #4
 80075e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80075e8:	d2e8      	bcs.n	80075bc <quorem+0xb0>
 80075ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075f2:	b922      	cbnz	r2, 80075fe <quorem+0xf2>
 80075f4:	3b04      	subs	r3, #4
 80075f6:	429d      	cmp	r5, r3
 80075f8:	461a      	mov	r2, r3
 80075fa:	d30a      	bcc.n	8007612 <quorem+0x106>
 80075fc:	613c      	str	r4, [r7, #16]
 80075fe:	4630      	mov	r0, r6
 8007600:	b003      	add	sp, #12
 8007602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007606:	6812      	ldr	r2, [r2, #0]
 8007608:	3b04      	subs	r3, #4
 800760a:	2a00      	cmp	r2, #0
 800760c:	d1cc      	bne.n	80075a8 <quorem+0x9c>
 800760e:	3c01      	subs	r4, #1
 8007610:	e7c7      	b.n	80075a2 <quorem+0x96>
 8007612:	6812      	ldr	r2, [r2, #0]
 8007614:	3b04      	subs	r3, #4
 8007616:	2a00      	cmp	r2, #0
 8007618:	d1f0      	bne.n	80075fc <quorem+0xf0>
 800761a:	3c01      	subs	r4, #1
 800761c:	e7eb      	b.n	80075f6 <quorem+0xea>
 800761e:	2000      	movs	r0, #0
 8007620:	e7ee      	b.n	8007600 <quorem+0xf4>
 8007622:	0000      	movs	r0, r0
 8007624:	0000      	movs	r0, r0
	...

08007628 <_dtoa_r>:
 8007628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762c:	ed2d 8b02 	vpush	{d8}
 8007630:	ec57 6b10 	vmov	r6, r7, d0
 8007634:	b095      	sub	sp, #84	; 0x54
 8007636:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007638:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800763c:	9105      	str	r1, [sp, #20]
 800763e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007642:	4604      	mov	r4, r0
 8007644:	9209      	str	r2, [sp, #36]	; 0x24
 8007646:	930f      	str	r3, [sp, #60]	; 0x3c
 8007648:	b975      	cbnz	r5, 8007668 <_dtoa_r+0x40>
 800764a:	2010      	movs	r0, #16
 800764c:	f000 fddc 	bl	8008208 <malloc>
 8007650:	4602      	mov	r2, r0
 8007652:	6260      	str	r0, [r4, #36]	; 0x24
 8007654:	b920      	cbnz	r0, 8007660 <_dtoa_r+0x38>
 8007656:	4bb2      	ldr	r3, [pc, #712]	; (8007920 <_dtoa_r+0x2f8>)
 8007658:	21ea      	movs	r1, #234	; 0xea
 800765a:	48b2      	ldr	r0, [pc, #712]	; (8007924 <_dtoa_r+0x2fc>)
 800765c:	f001 fb80 	bl	8008d60 <__assert_func>
 8007660:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007664:	6005      	str	r5, [r0, #0]
 8007666:	60c5      	str	r5, [r0, #12]
 8007668:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800766a:	6819      	ldr	r1, [r3, #0]
 800766c:	b151      	cbz	r1, 8007684 <_dtoa_r+0x5c>
 800766e:	685a      	ldr	r2, [r3, #4]
 8007670:	604a      	str	r2, [r1, #4]
 8007672:	2301      	movs	r3, #1
 8007674:	4093      	lsls	r3, r2
 8007676:	608b      	str	r3, [r1, #8]
 8007678:	4620      	mov	r0, r4
 800767a:	f000 fe0d 	bl	8008298 <_Bfree>
 800767e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007680:	2200      	movs	r2, #0
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	1e3b      	subs	r3, r7, #0
 8007686:	bfb9      	ittee	lt
 8007688:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800768c:	9303      	strlt	r3, [sp, #12]
 800768e:	2300      	movge	r3, #0
 8007690:	f8c8 3000 	strge.w	r3, [r8]
 8007694:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007698:	4ba3      	ldr	r3, [pc, #652]	; (8007928 <_dtoa_r+0x300>)
 800769a:	bfbc      	itt	lt
 800769c:	2201      	movlt	r2, #1
 800769e:	f8c8 2000 	strlt.w	r2, [r8]
 80076a2:	ea33 0309 	bics.w	r3, r3, r9
 80076a6:	d11b      	bne.n	80076e0 <_dtoa_r+0xb8>
 80076a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076b4:	4333      	orrs	r3, r6
 80076b6:	f000 857a 	beq.w	80081ae <_dtoa_r+0xb86>
 80076ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076bc:	b963      	cbnz	r3, 80076d8 <_dtoa_r+0xb0>
 80076be:	4b9b      	ldr	r3, [pc, #620]	; (800792c <_dtoa_r+0x304>)
 80076c0:	e024      	b.n	800770c <_dtoa_r+0xe4>
 80076c2:	4b9b      	ldr	r3, [pc, #620]	; (8007930 <_dtoa_r+0x308>)
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	3308      	adds	r3, #8
 80076c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076ca:	6013      	str	r3, [r2, #0]
 80076cc:	9800      	ldr	r0, [sp, #0]
 80076ce:	b015      	add	sp, #84	; 0x54
 80076d0:	ecbd 8b02 	vpop	{d8}
 80076d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d8:	4b94      	ldr	r3, [pc, #592]	; (800792c <_dtoa_r+0x304>)
 80076da:	9300      	str	r3, [sp, #0]
 80076dc:	3303      	adds	r3, #3
 80076de:	e7f3      	b.n	80076c8 <_dtoa_r+0xa0>
 80076e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076e4:	2200      	movs	r2, #0
 80076e6:	ec51 0b17 	vmov	r0, r1, d7
 80076ea:	2300      	movs	r3, #0
 80076ec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80076f0:	f7f9 f9f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80076f4:	4680      	mov	r8, r0
 80076f6:	b158      	cbz	r0, 8007710 <_dtoa_r+0xe8>
 80076f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076fa:	2301      	movs	r3, #1
 80076fc:	6013      	str	r3, [r2, #0]
 80076fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 8551 	beq.w	80081a8 <_dtoa_r+0xb80>
 8007706:	488b      	ldr	r0, [pc, #556]	; (8007934 <_dtoa_r+0x30c>)
 8007708:	6018      	str	r0, [r3, #0]
 800770a:	1e43      	subs	r3, r0, #1
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	e7dd      	b.n	80076cc <_dtoa_r+0xa4>
 8007710:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007714:	aa12      	add	r2, sp, #72	; 0x48
 8007716:	a913      	add	r1, sp, #76	; 0x4c
 8007718:	4620      	mov	r0, r4
 800771a:	f001 f89f 	bl	800885c <__d2b>
 800771e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007722:	4683      	mov	fp, r0
 8007724:	2d00      	cmp	r5, #0
 8007726:	d07c      	beq.n	8007822 <_dtoa_r+0x1fa>
 8007728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800772a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800772e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007732:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007736:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800773a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800773e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007742:	4b7d      	ldr	r3, [pc, #500]	; (8007938 <_dtoa_r+0x310>)
 8007744:	2200      	movs	r2, #0
 8007746:	4630      	mov	r0, r6
 8007748:	4639      	mov	r1, r7
 800774a:	f7f8 fda5 	bl	8000298 <__aeabi_dsub>
 800774e:	a36e      	add	r3, pc, #440	; (adr r3, 8007908 <_dtoa_r+0x2e0>)
 8007750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007754:	f7f8 ff58 	bl	8000608 <__aeabi_dmul>
 8007758:	a36d      	add	r3, pc, #436	; (adr r3, 8007910 <_dtoa_r+0x2e8>)
 800775a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775e:	f7f8 fd9d 	bl	800029c <__adddf3>
 8007762:	4606      	mov	r6, r0
 8007764:	4628      	mov	r0, r5
 8007766:	460f      	mov	r7, r1
 8007768:	f7f8 fee4 	bl	8000534 <__aeabi_i2d>
 800776c:	a36a      	add	r3, pc, #424	; (adr r3, 8007918 <_dtoa_r+0x2f0>)
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	f7f8 ff49 	bl	8000608 <__aeabi_dmul>
 8007776:	4602      	mov	r2, r0
 8007778:	460b      	mov	r3, r1
 800777a:	4630      	mov	r0, r6
 800777c:	4639      	mov	r1, r7
 800777e:	f7f8 fd8d 	bl	800029c <__adddf3>
 8007782:	4606      	mov	r6, r0
 8007784:	460f      	mov	r7, r1
 8007786:	f7f9 f9ef 	bl	8000b68 <__aeabi_d2iz>
 800778a:	2200      	movs	r2, #0
 800778c:	4682      	mov	sl, r0
 800778e:	2300      	movs	r3, #0
 8007790:	4630      	mov	r0, r6
 8007792:	4639      	mov	r1, r7
 8007794:	f7f9 f9aa 	bl	8000aec <__aeabi_dcmplt>
 8007798:	b148      	cbz	r0, 80077ae <_dtoa_r+0x186>
 800779a:	4650      	mov	r0, sl
 800779c:	f7f8 feca 	bl	8000534 <__aeabi_i2d>
 80077a0:	4632      	mov	r2, r6
 80077a2:	463b      	mov	r3, r7
 80077a4:	f7f9 f998 	bl	8000ad8 <__aeabi_dcmpeq>
 80077a8:	b908      	cbnz	r0, 80077ae <_dtoa_r+0x186>
 80077aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077ae:	f1ba 0f16 	cmp.w	sl, #22
 80077b2:	d854      	bhi.n	800785e <_dtoa_r+0x236>
 80077b4:	4b61      	ldr	r3, [pc, #388]	; (800793c <_dtoa_r+0x314>)
 80077b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80077ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80077c2:	f7f9 f993 	bl	8000aec <__aeabi_dcmplt>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	d04b      	beq.n	8007862 <_dtoa_r+0x23a>
 80077ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077ce:	2300      	movs	r3, #0
 80077d0:	930e      	str	r3, [sp, #56]	; 0x38
 80077d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077d4:	1b5d      	subs	r5, r3, r5
 80077d6:	1e6b      	subs	r3, r5, #1
 80077d8:	9304      	str	r3, [sp, #16]
 80077da:	bf43      	ittte	mi
 80077dc:	2300      	movmi	r3, #0
 80077de:	f1c5 0801 	rsbmi	r8, r5, #1
 80077e2:	9304      	strmi	r3, [sp, #16]
 80077e4:	f04f 0800 	movpl.w	r8, #0
 80077e8:	f1ba 0f00 	cmp.w	sl, #0
 80077ec:	db3b      	blt.n	8007866 <_dtoa_r+0x23e>
 80077ee:	9b04      	ldr	r3, [sp, #16]
 80077f0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80077f4:	4453      	add	r3, sl
 80077f6:	9304      	str	r3, [sp, #16]
 80077f8:	2300      	movs	r3, #0
 80077fa:	9306      	str	r3, [sp, #24]
 80077fc:	9b05      	ldr	r3, [sp, #20]
 80077fe:	2b09      	cmp	r3, #9
 8007800:	d869      	bhi.n	80078d6 <_dtoa_r+0x2ae>
 8007802:	2b05      	cmp	r3, #5
 8007804:	bfc4      	itt	gt
 8007806:	3b04      	subgt	r3, #4
 8007808:	9305      	strgt	r3, [sp, #20]
 800780a:	9b05      	ldr	r3, [sp, #20]
 800780c:	f1a3 0302 	sub.w	r3, r3, #2
 8007810:	bfcc      	ite	gt
 8007812:	2500      	movgt	r5, #0
 8007814:	2501      	movle	r5, #1
 8007816:	2b03      	cmp	r3, #3
 8007818:	d869      	bhi.n	80078ee <_dtoa_r+0x2c6>
 800781a:	e8df f003 	tbb	[pc, r3]
 800781e:	4e2c      	.short	0x4e2c
 8007820:	5a4c      	.short	0x5a4c
 8007822:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007826:	441d      	add	r5, r3
 8007828:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800782c:	2b20      	cmp	r3, #32
 800782e:	bfc1      	itttt	gt
 8007830:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007834:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007838:	fa09 f303 	lslgt.w	r3, r9, r3
 800783c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007840:	bfda      	itte	le
 8007842:	f1c3 0320 	rsble	r3, r3, #32
 8007846:	fa06 f003 	lslle.w	r0, r6, r3
 800784a:	4318      	orrgt	r0, r3
 800784c:	f7f8 fe62 	bl	8000514 <__aeabi_ui2d>
 8007850:	2301      	movs	r3, #1
 8007852:	4606      	mov	r6, r0
 8007854:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007858:	3d01      	subs	r5, #1
 800785a:	9310      	str	r3, [sp, #64]	; 0x40
 800785c:	e771      	b.n	8007742 <_dtoa_r+0x11a>
 800785e:	2301      	movs	r3, #1
 8007860:	e7b6      	b.n	80077d0 <_dtoa_r+0x1a8>
 8007862:	900e      	str	r0, [sp, #56]	; 0x38
 8007864:	e7b5      	b.n	80077d2 <_dtoa_r+0x1aa>
 8007866:	f1ca 0300 	rsb	r3, sl, #0
 800786a:	9306      	str	r3, [sp, #24]
 800786c:	2300      	movs	r3, #0
 800786e:	eba8 080a 	sub.w	r8, r8, sl
 8007872:	930d      	str	r3, [sp, #52]	; 0x34
 8007874:	e7c2      	b.n	80077fc <_dtoa_r+0x1d4>
 8007876:	2300      	movs	r3, #0
 8007878:	9308      	str	r3, [sp, #32]
 800787a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800787c:	2b00      	cmp	r3, #0
 800787e:	dc39      	bgt.n	80078f4 <_dtoa_r+0x2cc>
 8007880:	f04f 0901 	mov.w	r9, #1
 8007884:	f8cd 9004 	str.w	r9, [sp, #4]
 8007888:	464b      	mov	r3, r9
 800788a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800788e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007890:	2200      	movs	r2, #0
 8007892:	6042      	str	r2, [r0, #4]
 8007894:	2204      	movs	r2, #4
 8007896:	f102 0614 	add.w	r6, r2, #20
 800789a:	429e      	cmp	r6, r3
 800789c:	6841      	ldr	r1, [r0, #4]
 800789e:	d92f      	bls.n	8007900 <_dtoa_r+0x2d8>
 80078a0:	4620      	mov	r0, r4
 80078a2:	f000 fcb9 	bl	8008218 <_Balloc>
 80078a6:	9000      	str	r0, [sp, #0]
 80078a8:	2800      	cmp	r0, #0
 80078aa:	d14b      	bne.n	8007944 <_dtoa_r+0x31c>
 80078ac:	4b24      	ldr	r3, [pc, #144]	; (8007940 <_dtoa_r+0x318>)
 80078ae:	4602      	mov	r2, r0
 80078b0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80078b4:	e6d1      	b.n	800765a <_dtoa_r+0x32>
 80078b6:	2301      	movs	r3, #1
 80078b8:	e7de      	b.n	8007878 <_dtoa_r+0x250>
 80078ba:	2300      	movs	r3, #0
 80078bc:	9308      	str	r3, [sp, #32]
 80078be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078c0:	eb0a 0903 	add.w	r9, sl, r3
 80078c4:	f109 0301 	add.w	r3, r9, #1
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	9301      	str	r3, [sp, #4]
 80078cc:	bfb8      	it	lt
 80078ce:	2301      	movlt	r3, #1
 80078d0:	e7dd      	b.n	800788e <_dtoa_r+0x266>
 80078d2:	2301      	movs	r3, #1
 80078d4:	e7f2      	b.n	80078bc <_dtoa_r+0x294>
 80078d6:	2501      	movs	r5, #1
 80078d8:	2300      	movs	r3, #0
 80078da:	9305      	str	r3, [sp, #20]
 80078dc:	9508      	str	r5, [sp, #32]
 80078de:	f04f 39ff 	mov.w	r9, #4294967295
 80078e2:	2200      	movs	r2, #0
 80078e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80078e8:	2312      	movs	r3, #18
 80078ea:	9209      	str	r2, [sp, #36]	; 0x24
 80078ec:	e7cf      	b.n	800788e <_dtoa_r+0x266>
 80078ee:	2301      	movs	r3, #1
 80078f0:	9308      	str	r3, [sp, #32]
 80078f2:	e7f4      	b.n	80078de <_dtoa_r+0x2b6>
 80078f4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80078f8:	f8cd 9004 	str.w	r9, [sp, #4]
 80078fc:	464b      	mov	r3, r9
 80078fe:	e7c6      	b.n	800788e <_dtoa_r+0x266>
 8007900:	3101      	adds	r1, #1
 8007902:	6041      	str	r1, [r0, #4]
 8007904:	0052      	lsls	r2, r2, #1
 8007906:	e7c6      	b.n	8007896 <_dtoa_r+0x26e>
 8007908:	636f4361 	.word	0x636f4361
 800790c:	3fd287a7 	.word	0x3fd287a7
 8007910:	8b60c8b3 	.word	0x8b60c8b3
 8007914:	3fc68a28 	.word	0x3fc68a28
 8007918:	509f79fb 	.word	0x509f79fb
 800791c:	3fd34413 	.word	0x3fd34413
 8007920:	0800ae91 	.word	0x0800ae91
 8007924:	0800aea8 	.word	0x0800aea8
 8007928:	7ff00000 	.word	0x7ff00000
 800792c:	0800ae8d 	.word	0x0800ae8d
 8007930:	0800ae84 	.word	0x0800ae84
 8007934:	0800ae61 	.word	0x0800ae61
 8007938:	3ff80000 	.word	0x3ff80000
 800793c:	0800afa0 	.word	0x0800afa0
 8007940:	0800af07 	.word	0x0800af07
 8007944:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007946:	9a00      	ldr	r2, [sp, #0]
 8007948:	601a      	str	r2, [r3, #0]
 800794a:	9b01      	ldr	r3, [sp, #4]
 800794c:	2b0e      	cmp	r3, #14
 800794e:	f200 80ad 	bhi.w	8007aac <_dtoa_r+0x484>
 8007952:	2d00      	cmp	r5, #0
 8007954:	f000 80aa 	beq.w	8007aac <_dtoa_r+0x484>
 8007958:	f1ba 0f00 	cmp.w	sl, #0
 800795c:	dd36      	ble.n	80079cc <_dtoa_r+0x3a4>
 800795e:	4ac3      	ldr	r2, [pc, #780]	; (8007c6c <_dtoa_r+0x644>)
 8007960:	f00a 030f 	and.w	r3, sl, #15
 8007964:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007968:	ed93 7b00 	vldr	d7, [r3]
 800796c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007970:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007974:	eeb0 8a47 	vmov.f32	s16, s14
 8007978:	eef0 8a67 	vmov.f32	s17, s15
 800797c:	d016      	beq.n	80079ac <_dtoa_r+0x384>
 800797e:	4bbc      	ldr	r3, [pc, #752]	; (8007c70 <_dtoa_r+0x648>)
 8007980:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007984:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007988:	f7f8 ff68 	bl	800085c <__aeabi_ddiv>
 800798c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007990:	f007 070f 	and.w	r7, r7, #15
 8007994:	2503      	movs	r5, #3
 8007996:	4eb6      	ldr	r6, [pc, #728]	; (8007c70 <_dtoa_r+0x648>)
 8007998:	b957      	cbnz	r7, 80079b0 <_dtoa_r+0x388>
 800799a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800799e:	ec53 2b18 	vmov	r2, r3, d8
 80079a2:	f7f8 ff5b 	bl	800085c <__aeabi_ddiv>
 80079a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079aa:	e029      	b.n	8007a00 <_dtoa_r+0x3d8>
 80079ac:	2502      	movs	r5, #2
 80079ae:	e7f2      	b.n	8007996 <_dtoa_r+0x36e>
 80079b0:	07f9      	lsls	r1, r7, #31
 80079b2:	d508      	bpl.n	80079c6 <_dtoa_r+0x39e>
 80079b4:	ec51 0b18 	vmov	r0, r1, d8
 80079b8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80079bc:	f7f8 fe24 	bl	8000608 <__aeabi_dmul>
 80079c0:	ec41 0b18 	vmov	d8, r0, r1
 80079c4:	3501      	adds	r5, #1
 80079c6:	107f      	asrs	r7, r7, #1
 80079c8:	3608      	adds	r6, #8
 80079ca:	e7e5      	b.n	8007998 <_dtoa_r+0x370>
 80079cc:	f000 80a6 	beq.w	8007b1c <_dtoa_r+0x4f4>
 80079d0:	f1ca 0600 	rsb	r6, sl, #0
 80079d4:	4ba5      	ldr	r3, [pc, #660]	; (8007c6c <_dtoa_r+0x644>)
 80079d6:	4fa6      	ldr	r7, [pc, #664]	; (8007c70 <_dtoa_r+0x648>)
 80079d8:	f006 020f 	and.w	r2, r6, #15
 80079dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80079e8:	f7f8 fe0e 	bl	8000608 <__aeabi_dmul>
 80079ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079f0:	1136      	asrs	r6, r6, #4
 80079f2:	2300      	movs	r3, #0
 80079f4:	2502      	movs	r5, #2
 80079f6:	2e00      	cmp	r6, #0
 80079f8:	f040 8085 	bne.w	8007b06 <_dtoa_r+0x4de>
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1d2      	bne.n	80079a6 <_dtoa_r+0x37e>
 8007a00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 808c 	beq.w	8007b20 <_dtoa_r+0x4f8>
 8007a08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007a0c:	4b99      	ldr	r3, [pc, #612]	; (8007c74 <_dtoa_r+0x64c>)
 8007a0e:	2200      	movs	r2, #0
 8007a10:	4630      	mov	r0, r6
 8007a12:	4639      	mov	r1, r7
 8007a14:	f7f9 f86a 	bl	8000aec <__aeabi_dcmplt>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	f000 8081 	beq.w	8007b20 <_dtoa_r+0x4f8>
 8007a1e:	9b01      	ldr	r3, [sp, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d07d      	beq.n	8007b20 <_dtoa_r+0x4f8>
 8007a24:	f1b9 0f00 	cmp.w	r9, #0
 8007a28:	dd3c      	ble.n	8007aa4 <_dtoa_r+0x47c>
 8007a2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007a2e:	9307      	str	r3, [sp, #28]
 8007a30:	2200      	movs	r2, #0
 8007a32:	4b91      	ldr	r3, [pc, #580]	; (8007c78 <_dtoa_r+0x650>)
 8007a34:	4630      	mov	r0, r6
 8007a36:	4639      	mov	r1, r7
 8007a38:	f7f8 fde6 	bl	8000608 <__aeabi_dmul>
 8007a3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a40:	3501      	adds	r5, #1
 8007a42:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007a46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007a4a:	4628      	mov	r0, r5
 8007a4c:	f7f8 fd72 	bl	8000534 <__aeabi_i2d>
 8007a50:	4632      	mov	r2, r6
 8007a52:	463b      	mov	r3, r7
 8007a54:	f7f8 fdd8 	bl	8000608 <__aeabi_dmul>
 8007a58:	4b88      	ldr	r3, [pc, #544]	; (8007c7c <_dtoa_r+0x654>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f7f8 fc1e 	bl	800029c <__adddf3>
 8007a60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a68:	9303      	str	r3, [sp, #12]
 8007a6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d15c      	bne.n	8007b2a <_dtoa_r+0x502>
 8007a70:	4b83      	ldr	r3, [pc, #524]	; (8007c80 <_dtoa_r+0x658>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	4630      	mov	r0, r6
 8007a76:	4639      	mov	r1, r7
 8007a78:	f7f8 fc0e 	bl	8000298 <__aeabi_dsub>
 8007a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a80:	4606      	mov	r6, r0
 8007a82:	460f      	mov	r7, r1
 8007a84:	f7f9 f850 	bl	8000b28 <__aeabi_dcmpgt>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	f040 8296 	bne.w	8007fba <_dtoa_r+0x992>
 8007a8e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007a92:	4630      	mov	r0, r6
 8007a94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a98:	4639      	mov	r1, r7
 8007a9a:	f7f9 f827 	bl	8000aec <__aeabi_dcmplt>
 8007a9e:	2800      	cmp	r0, #0
 8007aa0:	f040 8288 	bne.w	8007fb4 <_dtoa_r+0x98c>
 8007aa4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007aa8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007aac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	f2c0 8158 	blt.w	8007d64 <_dtoa_r+0x73c>
 8007ab4:	f1ba 0f0e 	cmp.w	sl, #14
 8007ab8:	f300 8154 	bgt.w	8007d64 <_dtoa_r+0x73c>
 8007abc:	4b6b      	ldr	r3, [pc, #428]	; (8007c6c <_dtoa_r+0x644>)
 8007abe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007ac2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f280 80e3 	bge.w	8007c94 <_dtoa_r+0x66c>
 8007ace:	9b01      	ldr	r3, [sp, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f300 80df 	bgt.w	8007c94 <_dtoa_r+0x66c>
 8007ad6:	f040 826d 	bne.w	8007fb4 <_dtoa_r+0x98c>
 8007ada:	4b69      	ldr	r3, [pc, #420]	; (8007c80 <_dtoa_r+0x658>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	4640      	mov	r0, r8
 8007ae0:	4649      	mov	r1, r9
 8007ae2:	f7f8 fd91 	bl	8000608 <__aeabi_dmul>
 8007ae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007aea:	f7f9 f813 	bl	8000b14 <__aeabi_dcmpge>
 8007aee:	9e01      	ldr	r6, [sp, #4]
 8007af0:	4637      	mov	r7, r6
 8007af2:	2800      	cmp	r0, #0
 8007af4:	f040 8243 	bne.w	8007f7e <_dtoa_r+0x956>
 8007af8:	9d00      	ldr	r5, [sp, #0]
 8007afa:	2331      	movs	r3, #49	; 0x31
 8007afc:	f805 3b01 	strb.w	r3, [r5], #1
 8007b00:	f10a 0a01 	add.w	sl, sl, #1
 8007b04:	e23f      	b.n	8007f86 <_dtoa_r+0x95e>
 8007b06:	07f2      	lsls	r2, r6, #31
 8007b08:	d505      	bpl.n	8007b16 <_dtoa_r+0x4ee>
 8007b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b0e:	f7f8 fd7b 	bl	8000608 <__aeabi_dmul>
 8007b12:	3501      	adds	r5, #1
 8007b14:	2301      	movs	r3, #1
 8007b16:	1076      	asrs	r6, r6, #1
 8007b18:	3708      	adds	r7, #8
 8007b1a:	e76c      	b.n	80079f6 <_dtoa_r+0x3ce>
 8007b1c:	2502      	movs	r5, #2
 8007b1e:	e76f      	b.n	8007a00 <_dtoa_r+0x3d8>
 8007b20:	9b01      	ldr	r3, [sp, #4]
 8007b22:	f8cd a01c 	str.w	sl, [sp, #28]
 8007b26:	930c      	str	r3, [sp, #48]	; 0x30
 8007b28:	e78d      	b.n	8007a46 <_dtoa_r+0x41e>
 8007b2a:	9900      	ldr	r1, [sp, #0]
 8007b2c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007b2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b30:	4b4e      	ldr	r3, [pc, #312]	; (8007c6c <_dtoa_r+0x644>)
 8007b32:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b36:	4401      	add	r1, r0
 8007b38:	9102      	str	r1, [sp, #8]
 8007b3a:	9908      	ldr	r1, [sp, #32]
 8007b3c:	eeb0 8a47 	vmov.f32	s16, s14
 8007b40:	eef0 8a67 	vmov.f32	s17, s15
 8007b44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b4c:	2900      	cmp	r1, #0
 8007b4e:	d045      	beq.n	8007bdc <_dtoa_r+0x5b4>
 8007b50:	494c      	ldr	r1, [pc, #304]	; (8007c84 <_dtoa_r+0x65c>)
 8007b52:	2000      	movs	r0, #0
 8007b54:	f7f8 fe82 	bl	800085c <__aeabi_ddiv>
 8007b58:	ec53 2b18 	vmov	r2, r3, d8
 8007b5c:	f7f8 fb9c 	bl	8000298 <__aeabi_dsub>
 8007b60:	9d00      	ldr	r5, [sp, #0]
 8007b62:	ec41 0b18 	vmov	d8, r0, r1
 8007b66:	4639      	mov	r1, r7
 8007b68:	4630      	mov	r0, r6
 8007b6a:	f7f8 fffd 	bl	8000b68 <__aeabi_d2iz>
 8007b6e:	900c      	str	r0, [sp, #48]	; 0x30
 8007b70:	f7f8 fce0 	bl	8000534 <__aeabi_i2d>
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	4630      	mov	r0, r6
 8007b7a:	4639      	mov	r1, r7
 8007b7c:	f7f8 fb8c 	bl	8000298 <__aeabi_dsub>
 8007b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b82:	3330      	adds	r3, #48	; 0x30
 8007b84:	f805 3b01 	strb.w	r3, [r5], #1
 8007b88:	ec53 2b18 	vmov	r2, r3, d8
 8007b8c:	4606      	mov	r6, r0
 8007b8e:	460f      	mov	r7, r1
 8007b90:	f7f8 ffac 	bl	8000aec <__aeabi_dcmplt>
 8007b94:	2800      	cmp	r0, #0
 8007b96:	d165      	bne.n	8007c64 <_dtoa_r+0x63c>
 8007b98:	4632      	mov	r2, r6
 8007b9a:	463b      	mov	r3, r7
 8007b9c:	4935      	ldr	r1, [pc, #212]	; (8007c74 <_dtoa_r+0x64c>)
 8007b9e:	2000      	movs	r0, #0
 8007ba0:	f7f8 fb7a 	bl	8000298 <__aeabi_dsub>
 8007ba4:	ec53 2b18 	vmov	r2, r3, d8
 8007ba8:	f7f8 ffa0 	bl	8000aec <__aeabi_dcmplt>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	f040 80b9 	bne.w	8007d24 <_dtoa_r+0x6fc>
 8007bb2:	9b02      	ldr	r3, [sp, #8]
 8007bb4:	429d      	cmp	r5, r3
 8007bb6:	f43f af75 	beq.w	8007aa4 <_dtoa_r+0x47c>
 8007bba:	4b2f      	ldr	r3, [pc, #188]	; (8007c78 <_dtoa_r+0x650>)
 8007bbc:	ec51 0b18 	vmov	r0, r1, d8
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f7f8 fd21 	bl	8000608 <__aeabi_dmul>
 8007bc6:	4b2c      	ldr	r3, [pc, #176]	; (8007c78 <_dtoa_r+0x650>)
 8007bc8:	ec41 0b18 	vmov	d8, r0, r1
 8007bcc:	2200      	movs	r2, #0
 8007bce:	4630      	mov	r0, r6
 8007bd0:	4639      	mov	r1, r7
 8007bd2:	f7f8 fd19 	bl	8000608 <__aeabi_dmul>
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460f      	mov	r7, r1
 8007bda:	e7c4      	b.n	8007b66 <_dtoa_r+0x53e>
 8007bdc:	ec51 0b17 	vmov	r0, r1, d7
 8007be0:	f7f8 fd12 	bl	8000608 <__aeabi_dmul>
 8007be4:	9b02      	ldr	r3, [sp, #8]
 8007be6:	9d00      	ldr	r5, [sp, #0]
 8007be8:	930c      	str	r3, [sp, #48]	; 0x30
 8007bea:	ec41 0b18 	vmov	d8, r0, r1
 8007bee:	4639      	mov	r1, r7
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	f7f8 ffb9 	bl	8000b68 <__aeabi_d2iz>
 8007bf6:	9011      	str	r0, [sp, #68]	; 0x44
 8007bf8:	f7f8 fc9c 	bl	8000534 <__aeabi_i2d>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	460b      	mov	r3, r1
 8007c00:	4630      	mov	r0, r6
 8007c02:	4639      	mov	r1, r7
 8007c04:	f7f8 fb48 	bl	8000298 <__aeabi_dsub>
 8007c08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c0a:	3330      	adds	r3, #48	; 0x30
 8007c0c:	f805 3b01 	strb.w	r3, [r5], #1
 8007c10:	9b02      	ldr	r3, [sp, #8]
 8007c12:	429d      	cmp	r5, r3
 8007c14:	4606      	mov	r6, r0
 8007c16:	460f      	mov	r7, r1
 8007c18:	f04f 0200 	mov.w	r2, #0
 8007c1c:	d134      	bne.n	8007c88 <_dtoa_r+0x660>
 8007c1e:	4b19      	ldr	r3, [pc, #100]	; (8007c84 <_dtoa_r+0x65c>)
 8007c20:	ec51 0b18 	vmov	r0, r1, d8
 8007c24:	f7f8 fb3a 	bl	800029c <__adddf3>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	4639      	mov	r1, r7
 8007c30:	f7f8 ff7a 	bl	8000b28 <__aeabi_dcmpgt>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	d175      	bne.n	8007d24 <_dtoa_r+0x6fc>
 8007c38:	ec53 2b18 	vmov	r2, r3, d8
 8007c3c:	4911      	ldr	r1, [pc, #68]	; (8007c84 <_dtoa_r+0x65c>)
 8007c3e:	2000      	movs	r0, #0
 8007c40:	f7f8 fb2a 	bl	8000298 <__aeabi_dsub>
 8007c44:	4602      	mov	r2, r0
 8007c46:	460b      	mov	r3, r1
 8007c48:	4630      	mov	r0, r6
 8007c4a:	4639      	mov	r1, r7
 8007c4c:	f7f8 ff4e 	bl	8000aec <__aeabi_dcmplt>
 8007c50:	2800      	cmp	r0, #0
 8007c52:	f43f af27 	beq.w	8007aa4 <_dtoa_r+0x47c>
 8007c56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c58:	1e6b      	subs	r3, r5, #1
 8007c5a:	930c      	str	r3, [sp, #48]	; 0x30
 8007c5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c60:	2b30      	cmp	r3, #48	; 0x30
 8007c62:	d0f8      	beq.n	8007c56 <_dtoa_r+0x62e>
 8007c64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007c68:	e04a      	b.n	8007d00 <_dtoa_r+0x6d8>
 8007c6a:	bf00      	nop
 8007c6c:	0800afa0 	.word	0x0800afa0
 8007c70:	0800af78 	.word	0x0800af78
 8007c74:	3ff00000 	.word	0x3ff00000
 8007c78:	40240000 	.word	0x40240000
 8007c7c:	401c0000 	.word	0x401c0000
 8007c80:	40140000 	.word	0x40140000
 8007c84:	3fe00000 	.word	0x3fe00000
 8007c88:	4baf      	ldr	r3, [pc, #700]	; (8007f48 <_dtoa_r+0x920>)
 8007c8a:	f7f8 fcbd 	bl	8000608 <__aeabi_dmul>
 8007c8e:	4606      	mov	r6, r0
 8007c90:	460f      	mov	r7, r1
 8007c92:	e7ac      	b.n	8007bee <_dtoa_r+0x5c6>
 8007c94:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c98:	9d00      	ldr	r5, [sp, #0]
 8007c9a:	4642      	mov	r2, r8
 8007c9c:	464b      	mov	r3, r9
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	4639      	mov	r1, r7
 8007ca2:	f7f8 fddb 	bl	800085c <__aeabi_ddiv>
 8007ca6:	f7f8 ff5f 	bl	8000b68 <__aeabi_d2iz>
 8007caa:	9002      	str	r0, [sp, #8]
 8007cac:	f7f8 fc42 	bl	8000534 <__aeabi_i2d>
 8007cb0:	4642      	mov	r2, r8
 8007cb2:	464b      	mov	r3, r9
 8007cb4:	f7f8 fca8 	bl	8000608 <__aeabi_dmul>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4630      	mov	r0, r6
 8007cbe:	4639      	mov	r1, r7
 8007cc0:	f7f8 faea 	bl	8000298 <__aeabi_dsub>
 8007cc4:	9e02      	ldr	r6, [sp, #8]
 8007cc6:	9f01      	ldr	r7, [sp, #4]
 8007cc8:	3630      	adds	r6, #48	; 0x30
 8007cca:	f805 6b01 	strb.w	r6, [r5], #1
 8007cce:	9e00      	ldr	r6, [sp, #0]
 8007cd0:	1bae      	subs	r6, r5, r6
 8007cd2:	42b7      	cmp	r7, r6
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	d137      	bne.n	8007d4a <_dtoa_r+0x722>
 8007cda:	f7f8 fadf 	bl	800029c <__adddf3>
 8007cde:	4642      	mov	r2, r8
 8007ce0:	464b      	mov	r3, r9
 8007ce2:	4606      	mov	r6, r0
 8007ce4:	460f      	mov	r7, r1
 8007ce6:	f7f8 ff1f 	bl	8000b28 <__aeabi_dcmpgt>
 8007cea:	b9c8      	cbnz	r0, 8007d20 <_dtoa_r+0x6f8>
 8007cec:	4642      	mov	r2, r8
 8007cee:	464b      	mov	r3, r9
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	4639      	mov	r1, r7
 8007cf4:	f7f8 fef0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007cf8:	b110      	cbz	r0, 8007d00 <_dtoa_r+0x6d8>
 8007cfa:	9b02      	ldr	r3, [sp, #8]
 8007cfc:	07d9      	lsls	r1, r3, #31
 8007cfe:	d40f      	bmi.n	8007d20 <_dtoa_r+0x6f8>
 8007d00:	4620      	mov	r0, r4
 8007d02:	4659      	mov	r1, fp
 8007d04:	f000 fac8 	bl	8008298 <_Bfree>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	702b      	strb	r3, [r5, #0]
 8007d0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d0e:	f10a 0001 	add.w	r0, sl, #1
 8007d12:	6018      	str	r0, [r3, #0]
 8007d14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	f43f acd8 	beq.w	80076cc <_dtoa_r+0xa4>
 8007d1c:	601d      	str	r5, [r3, #0]
 8007d1e:	e4d5      	b.n	80076cc <_dtoa_r+0xa4>
 8007d20:	f8cd a01c 	str.w	sl, [sp, #28]
 8007d24:	462b      	mov	r3, r5
 8007d26:	461d      	mov	r5, r3
 8007d28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d2c:	2a39      	cmp	r2, #57	; 0x39
 8007d2e:	d108      	bne.n	8007d42 <_dtoa_r+0x71a>
 8007d30:	9a00      	ldr	r2, [sp, #0]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d1f7      	bne.n	8007d26 <_dtoa_r+0x6fe>
 8007d36:	9a07      	ldr	r2, [sp, #28]
 8007d38:	9900      	ldr	r1, [sp, #0]
 8007d3a:	3201      	adds	r2, #1
 8007d3c:	9207      	str	r2, [sp, #28]
 8007d3e:	2230      	movs	r2, #48	; 0x30
 8007d40:	700a      	strb	r2, [r1, #0]
 8007d42:	781a      	ldrb	r2, [r3, #0]
 8007d44:	3201      	adds	r2, #1
 8007d46:	701a      	strb	r2, [r3, #0]
 8007d48:	e78c      	b.n	8007c64 <_dtoa_r+0x63c>
 8007d4a:	4b7f      	ldr	r3, [pc, #508]	; (8007f48 <_dtoa_r+0x920>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f7f8 fc5b 	bl	8000608 <__aeabi_dmul>
 8007d52:	2200      	movs	r2, #0
 8007d54:	2300      	movs	r3, #0
 8007d56:	4606      	mov	r6, r0
 8007d58:	460f      	mov	r7, r1
 8007d5a:	f7f8 febd 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	d09b      	beq.n	8007c9a <_dtoa_r+0x672>
 8007d62:	e7cd      	b.n	8007d00 <_dtoa_r+0x6d8>
 8007d64:	9a08      	ldr	r2, [sp, #32]
 8007d66:	2a00      	cmp	r2, #0
 8007d68:	f000 80c4 	beq.w	8007ef4 <_dtoa_r+0x8cc>
 8007d6c:	9a05      	ldr	r2, [sp, #20]
 8007d6e:	2a01      	cmp	r2, #1
 8007d70:	f300 80a8 	bgt.w	8007ec4 <_dtoa_r+0x89c>
 8007d74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d76:	2a00      	cmp	r2, #0
 8007d78:	f000 80a0 	beq.w	8007ebc <_dtoa_r+0x894>
 8007d7c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d80:	9e06      	ldr	r6, [sp, #24]
 8007d82:	4645      	mov	r5, r8
 8007d84:	9a04      	ldr	r2, [sp, #16]
 8007d86:	2101      	movs	r1, #1
 8007d88:	441a      	add	r2, r3
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	4498      	add	r8, r3
 8007d8e:	9204      	str	r2, [sp, #16]
 8007d90:	f000 fb3e 	bl	8008410 <__i2b>
 8007d94:	4607      	mov	r7, r0
 8007d96:	2d00      	cmp	r5, #0
 8007d98:	dd0b      	ble.n	8007db2 <_dtoa_r+0x78a>
 8007d9a:	9b04      	ldr	r3, [sp, #16]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	dd08      	ble.n	8007db2 <_dtoa_r+0x78a>
 8007da0:	42ab      	cmp	r3, r5
 8007da2:	9a04      	ldr	r2, [sp, #16]
 8007da4:	bfa8      	it	ge
 8007da6:	462b      	movge	r3, r5
 8007da8:	eba8 0803 	sub.w	r8, r8, r3
 8007dac:	1aed      	subs	r5, r5, r3
 8007dae:	1ad3      	subs	r3, r2, r3
 8007db0:	9304      	str	r3, [sp, #16]
 8007db2:	9b06      	ldr	r3, [sp, #24]
 8007db4:	b1fb      	cbz	r3, 8007df6 <_dtoa_r+0x7ce>
 8007db6:	9b08      	ldr	r3, [sp, #32]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 809f 	beq.w	8007efc <_dtoa_r+0x8d4>
 8007dbe:	2e00      	cmp	r6, #0
 8007dc0:	dd11      	ble.n	8007de6 <_dtoa_r+0x7be>
 8007dc2:	4639      	mov	r1, r7
 8007dc4:	4632      	mov	r2, r6
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f000 fbde 	bl	8008588 <__pow5mult>
 8007dcc:	465a      	mov	r2, fp
 8007dce:	4601      	mov	r1, r0
 8007dd0:	4607      	mov	r7, r0
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f000 fb32 	bl	800843c <__multiply>
 8007dd8:	4659      	mov	r1, fp
 8007dda:	9007      	str	r0, [sp, #28]
 8007ddc:	4620      	mov	r0, r4
 8007dde:	f000 fa5b 	bl	8008298 <_Bfree>
 8007de2:	9b07      	ldr	r3, [sp, #28]
 8007de4:	469b      	mov	fp, r3
 8007de6:	9b06      	ldr	r3, [sp, #24]
 8007de8:	1b9a      	subs	r2, r3, r6
 8007dea:	d004      	beq.n	8007df6 <_dtoa_r+0x7ce>
 8007dec:	4659      	mov	r1, fp
 8007dee:	4620      	mov	r0, r4
 8007df0:	f000 fbca 	bl	8008588 <__pow5mult>
 8007df4:	4683      	mov	fp, r0
 8007df6:	2101      	movs	r1, #1
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f000 fb09 	bl	8008410 <__i2b>
 8007dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	4606      	mov	r6, r0
 8007e04:	dd7c      	ble.n	8007f00 <_dtoa_r+0x8d8>
 8007e06:	461a      	mov	r2, r3
 8007e08:	4601      	mov	r1, r0
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	f000 fbbc 	bl	8008588 <__pow5mult>
 8007e10:	9b05      	ldr	r3, [sp, #20]
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	4606      	mov	r6, r0
 8007e16:	dd76      	ble.n	8007f06 <_dtoa_r+0x8de>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	9306      	str	r3, [sp, #24]
 8007e1c:	6933      	ldr	r3, [r6, #16]
 8007e1e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007e22:	6918      	ldr	r0, [r3, #16]
 8007e24:	f000 faa4 	bl	8008370 <__hi0bits>
 8007e28:	f1c0 0020 	rsb	r0, r0, #32
 8007e2c:	9b04      	ldr	r3, [sp, #16]
 8007e2e:	4418      	add	r0, r3
 8007e30:	f010 001f 	ands.w	r0, r0, #31
 8007e34:	f000 8086 	beq.w	8007f44 <_dtoa_r+0x91c>
 8007e38:	f1c0 0320 	rsb	r3, r0, #32
 8007e3c:	2b04      	cmp	r3, #4
 8007e3e:	dd7f      	ble.n	8007f40 <_dtoa_r+0x918>
 8007e40:	f1c0 001c 	rsb	r0, r0, #28
 8007e44:	9b04      	ldr	r3, [sp, #16]
 8007e46:	4403      	add	r3, r0
 8007e48:	4480      	add	r8, r0
 8007e4a:	4405      	add	r5, r0
 8007e4c:	9304      	str	r3, [sp, #16]
 8007e4e:	f1b8 0f00 	cmp.w	r8, #0
 8007e52:	dd05      	ble.n	8007e60 <_dtoa_r+0x838>
 8007e54:	4659      	mov	r1, fp
 8007e56:	4642      	mov	r2, r8
 8007e58:	4620      	mov	r0, r4
 8007e5a:	f000 fbef 	bl	800863c <__lshift>
 8007e5e:	4683      	mov	fp, r0
 8007e60:	9b04      	ldr	r3, [sp, #16]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	dd05      	ble.n	8007e72 <_dtoa_r+0x84a>
 8007e66:	4631      	mov	r1, r6
 8007e68:	461a      	mov	r2, r3
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f000 fbe6 	bl	800863c <__lshift>
 8007e70:	4606      	mov	r6, r0
 8007e72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d069      	beq.n	8007f4c <_dtoa_r+0x924>
 8007e78:	4631      	mov	r1, r6
 8007e7a:	4658      	mov	r0, fp
 8007e7c:	f000 fc4a 	bl	8008714 <__mcmp>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	da63      	bge.n	8007f4c <_dtoa_r+0x924>
 8007e84:	2300      	movs	r3, #0
 8007e86:	4659      	mov	r1, fp
 8007e88:	220a      	movs	r2, #10
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f000 fa26 	bl	80082dc <__multadd>
 8007e90:	9b08      	ldr	r3, [sp, #32]
 8007e92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e96:	4683      	mov	fp, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 818f 	beq.w	80081bc <_dtoa_r+0xb94>
 8007e9e:	4639      	mov	r1, r7
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	220a      	movs	r2, #10
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	f000 fa19 	bl	80082dc <__multadd>
 8007eaa:	f1b9 0f00 	cmp.w	r9, #0
 8007eae:	4607      	mov	r7, r0
 8007eb0:	f300 808e 	bgt.w	8007fd0 <_dtoa_r+0x9a8>
 8007eb4:	9b05      	ldr	r3, [sp, #20]
 8007eb6:	2b02      	cmp	r3, #2
 8007eb8:	dc50      	bgt.n	8007f5c <_dtoa_r+0x934>
 8007eba:	e089      	b.n	8007fd0 <_dtoa_r+0x9a8>
 8007ebc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ebe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ec2:	e75d      	b.n	8007d80 <_dtoa_r+0x758>
 8007ec4:	9b01      	ldr	r3, [sp, #4]
 8007ec6:	1e5e      	subs	r6, r3, #1
 8007ec8:	9b06      	ldr	r3, [sp, #24]
 8007eca:	42b3      	cmp	r3, r6
 8007ecc:	bfbf      	itttt	lt
 8007ece:	9b06      	ldrlt	r3, [sp, #24]
 8007ed0:	9606      	strlt	r6, [sp, #24]
 8007ed2:	1af2      	sublt	r2, r6, r3
 8007ed4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007ed6:	bfb6      	itet	lt
 8007ed8:	189b      	addlt	r3, r3, r2
 8007eda:	1b9e      	subge	r6, r3, r6
 8007edc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007ede:	9b01      	ldr	r3, [sp, #4]
 8007ee0:	bfb8      	it	lt
 8007ee2:	2600      	movlt	r6, #0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	bfb5      	itete	lt
 8007ee8:	eba8 0503 	sublt.w	r5, r8, r3
 8007eec:	9b01      	ldrge	r3, [sp, #4]
 8007eee:	2300      	movlt	r3, #0
 8007ef0:	4645      	movge	r5, r8
 8007ef2:	e747      	b.n	8007d84 <_dtoa_r+0x75c>
 8007ef4:	9e06      	ldr	r6, [sp, #24]
 8007ef6:	9f08      	ldr	r7, [sp, #32]
 8007ef8:	4645      	mov	r5, r8
 8007efa:	e74c      	b.n	8007d96 <_dtoa_r+0x76e>
 8007efc:	9a06      	ldr	r2, [sp, #24]
 8007efe:	e775      	b.n	8007dec <_dtoa_r+0x7c4>
 8007f00:	9b05      	ldr	r3, [sp, #20]
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	dc18      	bgt.n	8007f38 <_dtoa_r+0x910>
 8007f06:	9b02      	ldr	r3, [sp, #8]
 8007f08:	b9b3      	cbnz	r3, 8007f38 <_dtoa_r+0x910>
 8007f0a:	9b03      	ldr	r3, [sp, #12]
 8007f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f10:	b9a3      	cbnz	r3, 8007f3c <_dtoa_r+0x914>
 8007f12:	9b03      	ldr	r3, [sp, #12]
 8007f14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f18:	0d1b      	lsrs	r3, r3, #20
 8007f1a:	051b      	lsls	r3, r3, #20
 8007f1c:	b12b      	cbz	r3, 8007f2a <_dtoa_r+0x902>
 8007f1e:	9b04      	ldr	r3, [sp, #16]
 8007f20:	3301      	adds	r3, #1
 8007f22:	9304      	str	r3, [sp, #16]
 8007f24:	f108 0801 	add.w	r8, r8, #1
 8007f28:	2301      	movs	r3, #1
 8007f2a:	9306      	str	r3, [sp, #24]
 8007f2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	f47f af74 	bne.w	8007e1c <_dtoa_r+0x7f4>
 8007f34:	2001      	movs	r0, #1
 8007f36:	e779      	b.n	8007e2c <_dtoa_r+0x804>
 8007f38:	2300      	movs	r3, #0
 8007f3a:	e7f6      	b.n	8007f2a <_dtoa_r+0x902>
 8007f3c:	9b02      	ldr	r3, [sp, #8]
 8007f3e:	e7f4      	b.n	8007f2a <_dtoa_r+0x902>
 8007f40:	d085      	beq.n	8007e4e <_dtoa_r+0x826>
 8007f42:	4618      	mov	r0, r3
 8007f44:	301c      	adds	r0, #28
 8007f46:	e77d      	b.n	8007e44 <_dtoa_r+0x81c>
 8007f48:	40240000 	.word	0x40240000
 8007f4c:	9b01      	ldr	r3, [sp, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	dc38      	bgt.n	8007fc4 <_dtoa_r+0x99c>
 8007f52:	9b05      	ldr	r3, [sp, #20]
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	dd35      	ble.n	8007fc4 <_dtoa_r+0x99c>
 8007f58:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007f5c:	f1b9 0f00 	cmp.w	r9, #0
 8007f60:	d10d      	bne.n	8007f7e <_dtoa_r+0x956>
 8007f62:	4631      	mov	r1, r6
 8007f64:	464b      	mov	r3, r9
 8007f66:	2205      	movs	r2, #5
 8007f68:	4620      	mov	r0, r4
 8007f6a:	f000 f9b7 	bl	80082dc <__multadd>
 8007f6e:	4601      	mov	r1, r0
 8007f70:	4606      	mov	r6, r0
 8007f72:	4658      	mov	r0, fp
 8007f74:	f000 fbce 	bl	8008714 <__mcmp>
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	f73f adbd 	bgt.w	8007af8 <_dtoa_r+0x4d0>
 8007f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f80:	9d00      	ldr	r5, [sp, #0]
 8007f82:	ea6f 0a03 	mvn.w	sl, r3
 8007f86:	f04f 0800 	mov.w	r8, #0
 8007f8a:	4631      	mov	r1, r6
 8007f8c:	4620      	mov	r0, r4
 8007f8e:	f000 f983 	bl	8008298 <_Bfree>
 8007f92:	2f00      	cmp	r7, #0
 8007f94:	f43f aeb4 	beq.w	8007d00 <_dtoa_r+0x6d8>
 8007f98:	f1b8 0f00 	cmp.w	r8, #0
 8007f9c:	d005      	beq.n	8007faa <_dtoa_r+0x982>
 8007f9e:	45b8      	cmp	r8, r7
 8007fa0:	d003      	beq.n	8007faa <_dtoa_r+0x982>
 8007fa2:	4641      	mov	r1, r8
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 f977 	bl	8008298 <_Bfree>
 8007faa:	4639      	mov	r1, r7
 8007fac:	4620      	mov	r0, r4
 8007fae:	f000 f973 	bl	8008298 <_Bfree>
 8007fb2:	e6a5      	b.n	8007d00 <_dtoa_r+0x6d8>
 8007fb4:	2600      	movs	r6, #0
 8007fb6:	4637      	mov	r7, r6
 8007fb8:	e7e1      	b.n	8007f7e <_dtoa_r+0x956>
 8007fba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007fbc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007fc0:	4637      	mov	r7, r6
 8007fc2:	e599      	b.n	8007af8 <_dtoa_r+0x4d0>
 8007fc4:	9b08      	ldr	r3, [sp, #32]
 8007fc6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f000 80fd 	beq.w	80081ca <_dtoa_r+0xba2>
 8007fd0:	2d00      	cmp	r5, #0
 8007fd2:	dd05      	ble.n	8007fe0 <_dtoa_r+0x9b8>
 8007fd4:	4639      	mov	r1, r7
 8007fd6:	462a      	mov	r2, r5
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 fb2f 	bl	800863c <__lshift>
 8007fde:	4607      	mov	r7, r0
 8007fe0:	9b06      	ldr	r3, [sp, #24]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d05c      	beq.n	80080a0 <_dtoa_r+0xa78>
 8007fe6:	6879      	ldr	r1, [r7, #4]
 8007fe8:	4620      	mov	r0, r4
 8007fea:	f000 f915 	bl	8008218 <_Balloc>
 8007fee:	4605      	mov	r5, r0
 8007ff0:	b928      	cbnz	r0, 8007ffe <_dtoa_r+0x9d6>
 8007ff2:	4b80      	ldr	r3, [pc, #512]	; (80081f4 <_dtoa_r+0xbcc>)
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007ffa:	f7ff bb2e 	b.w	800765a <_dtoa_r+0x32>
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	3202      	adds	r2, #2
 8008002:	0092      	lsls	r2, r2, #2
 8008004:	f107 010c 	add.w	r1, r7, #12
 8008008:	300c      	adds	r0, #12
 800800a:	f7fe fddf 	bl	8006bcc <memcpy>
 800800e:	2201      	movs	r2, #1
 8008010:	4629      	mov	r1, r5
 8008012:	4620      	mov	r0, r4
 8008014:	f000 fb12 	bl	800863c <__lshift>
 8008018:	9b00      	ldr	r3, [sp, #0]
 800801a:	3301      	adds	r3, #1
 800801c:	9301      	str	r3, [sp, #4]
 800801e:	9b00      	ldr	r3, [sp, #0]
 8008020:	444b      	add	r3, r9
 8008022:	9307      	str	r3, [sp, #28]
 8008024:	9b02      	ldr	r3, [sp, #8]
 8008026:	f003 0301 	and.w	r3, r3, #1
 800802a:	46b8      	mov	r8, r7
 800802c:	9306      	str	r3, [sp, #24]
 800802e:	4607      	mov	r7, r0
 8008030:	9b01      	ldr	r3, [sp, #4]
 8008032:	4631      	mov	r1, r6
 8008034:	3b01      	subs	r3, #1
 8008036:	4658      	mov	r0, fp
 8008038:	9302      	str	r3, [sp, #8]
 800803a:	f7ff fa67 	bl	800750c <quorem>
 800803e:	4603      	mov	r3, r0
 8008040:	3330      	adds	r3, #48	; 0x30
 8008042:	9004      	str	r0, [sp, #16]
 8008044:	4641      	mov	r1, r8
 8008046:	4658      	mov	r0, fp
 8008048:	9308      	str	r3, [sp, #32]
 800804a:	f000 fb63 	bl	8008714 <__mcmp>
 800804e:	463a      	mov	r2, r7
 8008050:	4681      	mov	r9, r0
 8008052:	4631      	mov	r1, r6
 8008054:	4620      	mov	r0, r4
 8008056:	f000 fb79 	bl	800874c <__mdiff>
 800805a:	68c2      	ldr	r2, [r0, #12]
 800805c:	9b08      	ldr	r3, [sp, #32]
 800805e:	4605      	mov	r5, r0
 8008060:	bb02      	cbnz	r2, 80080a4 <_dtoa_r+0xa7c>
 8008062:	4601      	mov	r1, r0
 8008064:	4658      	mov	r0, fp
 8008066:	f000 fb55 	bl	8008714 <__mcmp>
 800806a:	9b08      	ldr	r3, [sp, #32]
 800806c:	4602      	mov	r2, r0
 800806e:	4629      	mov	r1, r5
 8008070:	4620      	mov	r0, r4
 8008072:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008076:	f000 f90f 	bl	8008298 <_Bfree>
 800807a:	9b05      	ldr	r3, [sp, #20]
 800807c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800807e:	9d01      	ldr	r5, [sp, #4]
 8008080:	ea43 0102 	orr.w	r1, r3, r2
 8008084:	9b06      	ldr	r3, [sp, #24]
 8008086:	430b      	orrs	r3, r1
 8008088:	9b08      	ldr	r3, [sp, #32]
 800808a:	d10d      	bne.n	80080a8 <_dtoa_r+0xa80>
 800808c:	2b39      	cmp	r3, #57	; 0x39
 800808e:	d029      	beq.n	80080e4 <_dtoa_r+0xabc>
 8008090:	f1b9 0f00 	cmp.w	r9, #0
 8008094:	dd01      	ble.n	800809a <_dtoa_r+0xa72>
 8008096:	9b04      	ldr	r3, [sp, #16]
 8008098:	3331      	adds	r3, #49	; 0x31
 800809a:	9a02      	ldr	r2, [sp, #8]
 800809c:	7013      	strb	r3, [r2, #0]
 800809e:	e774      	b.n	8007f8a <_dtoa_r+0x962>
 80080a0:	4638      	mov	r0, r7
 80080a2:	e7b9      	b.n	8008018 <_dtoa_r+0x9f0>
 80080a4:	2201      	movs	r2, #1
 80080a6:	e7e2      	b.n	800806e <_dtoa_r+0xa46>
 80080a8:	f1b9 0f00 	cmp.w	r9, #0
 80080ac:	db06      	blt.n	80080bc <_dtoa_r+0xa94>
 80080ae:	9905      	ldr	r1, [sp, #20]
 80080b0:	ea41 0909 	orr.w	r9, r1, r9
 80080b4:	9906      	ldr	r1, [sp, #24]
 80080b6:	ea59 0101 	orrs.w	r1, r9, r1
 80080ba:	d120      	bne.n	80080fe <_dtoa_r+0xad6>
 80080bc:	2a00      	cmp	r2, #0
 80080be:	ddec      	ble.n	800809a <_dtoa_r+0xa72>
 80080c0:	4659      	mov	r1, fp
 80080c2:	2201      	movs	r2, #1
 80080c4:	4620      	mov	r0, r4
 80080c6:	9301      	str	r3, [sp, #4]
 80080c8:	f000 fab8 	bl	800863c <__lshift>
 80080cc:	4631      	mov	r1, r6
 80080ce:	4683      	mov	fp, r0
 80080d0:	f000 fb20 	bl	8008714 <__mcmp>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	9b01      	ldr	r3, [sp, #4]
 80080d8:	dc02      	bgt.n	80080e0 <_dtoa_r+0xab8>
 80080da:	d1de      	bne.n	800809a <_dtoa_r+0xa72>
 80080dc:	07da      	lsls	r2, r3, #31
 80080de:	d5dc      	bpl.n	800809a <_dtoa_r+0xa72>
 80080e0:	2b39      	cmp	r3, #57	; 0x39
 80080e2:	d1d8      	bne.n	8008096 <_dtoa_r+0xa6e>
 80080e4:	9a02      	ldr	r2, [sp, #8]
 80080e6:	2339      	movs	r3, #57	; 0x39
 80080e8:	7013      	strb	r3, [r2, #0]
 80080ea:	462b      	mov	r3, r5
 80080ec:	461d      	mov	r5, r3
 80080ee:	3b01      	subs	r3, #1
 80080f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80080f4:	2a39      	cmp	r2, #57	; 0x39
 80080f6:	d050      	beq.n	800819a <_dtoa_r+0xb72>
 80080f8:	3201      	adds	r2, #1
 80080fa:	701a      	strb	r2, [r3, #0]
 80080fc:	e745      	b.n	8007f8a <_dtoa_r+0x962>
 80080fe:	2a00      	cmp	r2, #0
 8008100:	dd03      	ble.n	800810a <_dtoa_r+0xae2>
 8008102:	2b39      	cmp	r3, #57	; 0x39
 8008104:	d0ee      	beq.n	80080e4 <_dtoa_r+0xabc>
 8008106:	3301      	adds	r3, #1
 8008108:	e7c7      	b.n	800809a <_dtoa_r+0xa72>
 800810a:	9a01      	ldr	r2, [sp, #4]
 800810c:	9907      	ldr	r1, [sp, #28]
 800810e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008112:	428a      	cmp	r2, r1
 8008114:	d02a      	beq.n	800816c <_dtoa_r+0xb44>
 8008116:	4659      	mov	r1, fp
 8008118:	2300      	movs	r3, #0
 800811a:	220a      	movs	r2, #10
 800811c:	4620      	mov	r0, r4
 800811e:	f000 f8dd 	bl	80082dc <__multadd>
 8008122:	45b8      	cmp	r8, r7
 8008124:	4683      	mov	fp, r0
 8008126:	f04f 0300 	mov.w	r3, #0
 800812a:	f04f 020a 	mov.w	r2, #10
 800812e:	4641      	mov	r1, r8
 8008130:	4620      	mov	r0, r4
 8008132:	d107      	bne.n	8008144 <_dtoa_r+0xb1c>
 8008134:	f000 f8d2 	bl	80082dc <__multadd>
 8008138:	4680      	mov	r8, r0
 800813a:	4607      	mov	r7, r0
 800813c:	9b01      	ldr	r3, [sp, #4]
 800813e:	3301      	adds	r3, #1
 8008140:	9301      	str	r3, [sp, #4]
 8008142:	e775      	b.n	8008030 <_dtoa_r+0xa08>
 8008144:	f000 f8ca 	bl	80082dc <__multadd>
 8008148:	4639      	mov	r1, r7
 800814a:	4680      	mov	r8, r0
 800814c:	2300      	movs	r3, #0
 800814e:	220a      	movs	r2, #10
 8008150:	4620      	mov	r0, r4
 8008152:	f000 f8c3 	bl	80082dc <__multadd>
 8008156:	4607      	mov	r7, r0
 8008158:	e7f0      	b.n	800813c <_dtoa_r+0xb14>
 800815a:	f1b9 0f00 	cmp.w	r9, #0
 800815e:	9a00      	ldr	r2, [sp, #0]
 8008160:	bfcc      	ite	gt
 8008162:	464d      	movgt	r5, r9
 8008164:	2501      	movle	r5, #1
 8008166:	4415      	add	r5, r2
 8008168:	f04f 0800 	mov.w	r8, #0
 800816c:	4659      	mov	r1, fp
 800816e:	2201      	movs	r2, #1
 8008170:	4620      	mov	r0, r4
 8008172:	9301      	str	r3, [sp, #4]
 8008174:	f000 fa62 	bl	800863c <__lshift>
 8008178:	4631      	mov	r1, r6
 800817a:	4683      	mov	fp, r0
 800817c:	f000 faca 	bl	8008714 <__mcmp>
 8008180:	2800      	cmp	r0, #0
 8008182:	dcb2      	bgt.n	80080ea <_dtoa_r+0xac2>
 8008184:	d102      	bne.n	800818c <_dtoa_r+0xb64>
 8008186:	9b01      	ldr	r3, [sp, #4]
 8008188:	07db      	lsls	r3, r3, #31
 800818a:	d4ae      	bmi.n	80080ea <_dtoa_r+0xac2>
 800818c:	462b      	mov	r3, r5
 800818e:	461d      	mov	r5, r3
 8008190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008194:	2a30      	cmp	r2, #48	; 0x30
 8008196:	d0fa      	beq.n	800818e <_dtoa_r+0xb66>
 8008198:	e6f7      	b.n	8007f8a <_dtoa_r+0x962>
 800819a:	9a00      	ldr	r2, [sp, #0]
 800819c:	429a      	cmp	r2, r3
 800819e:	d1a5      	bne.n	80080ec <_dtoa_r+0xac4>
 80081a0:	f10a 0a01 	add.w	sl, sl, #1
 80081a4:	2331      	movs	r3, #49	; 0x31
 80081a6:	e779      	b.n	800809c <_dtoa_r+0xa74>
 80081a8:	4b13      	ldr	r3, [pc, #76]	; (80081f8 <_dtoa_r+0xbd0>)
 80081aa:	f7ff baaf 	b.w	800770c <_dtoa_r+0xe4>
 80081ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f47f aa86 	bne.w	80076c2 <_dtoa_r+0x9a>
 80081b6:	4b11      	ldr	r3, [pc, #68]	; (80081fc <_dtoa_r+0xbd4>)
 80081b8:	f7ff baa8 	b.w	800770c <_dtoa_r+0xe4>
 80081bc:	f1b9 0f00 	cmp.w	r9, #0
 80081c0:	dc03      	bgt.n	80081ca <_dtoa_r+0xba2>
 80081c2:	9b05      	ldr	r3, [sp, #20]
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	f73f aec9 	bgt.w	8007f5c <_dtoa_r+0x934>
 80081ca:	9d00      	ldr	r5, [sp, #0]
 80081cc:	4631      	mov	r1, r6
 80081ce:	4658      	mov	r0, fp
 80081d0:	f7ff f99c 	bl	800750c <quorem>
 80081d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80081d8:	f805 3b01 	strb.w	r3, [r5], #1
 80081dc:	9a00      	ldr	r2, [sp, #0]
 80081de:	1aaa      	subs	r2, r5, r2
 80081e0:	4591      	cmp	r9, r2
 80081e2:	ddba      	ble.n	800815a <_dtoa_r+0xb32>
 80081e4:	4659      	mov	r1, fp
 80081e6:	2300      	movs	r3, #0
 80081e8:	220a      	movs	r2, #10
 80081ea:	4620      	mov	r0, r4
 80081ec:	f000 f876 	bl	80082dc <__multadd>
 80081f0:	4683      	mov	fp, r0
 80081f2:	e7eb      	b.n	80081cc <_dtoa_r+0xba4>
 80081f4:	0800af07 	.word	0x0800af07
 80081f8:	0800ae60 	.word	0x0800ae60
 80081fc:	0800ae84 	.word	0x0800ae84

08008200 <_localeconv_r>:
 8008200:	4800      	ldr	r0, [pc, #0]	; (8008204 <_localeconv_r+0x4>)
 8008202:	4770      	bx	lr
 8008204:	20000164 	.word	0x20000164

08008208 <malloc>:
 8008208:	4b02      	ldr	r3, [pc, #8]	; (8008214 <malloc+0xc>)
 800820a:	4601      	mov	r1, r0
 800820c:	6818      	ldr	r0, [r3, #0]
 800820e:	f000 bbe1 	b.w	80089d4 <_malloc_r>
 8008212:	bf00      	nop
 8008214:	20000010 	.word	0x20000010

08008218 <_Balloc>:
 8008218:	b570      	push	{r4, r5, r6, lr}
 800821a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800821c:	4604      	mov	r4, r0
 800821e:	460d      	mov	r5, r1
 8008220:	b976      	cbnz	r6, 8008240 <_Balloc+0x28>
 8008222:	2010      	movs	r0, #16
 8008224:	f7ff fff0 	bl	8008208 <malloc>
 8008228:	4602      	mov	r2, r0
 800822a:	6260      	str	r0, [r4, #36]	; 0x24
 800822c:	b920      	cbnz	r0, 8008238 <_Balloc+0x20>
 800822e:	4b18      	ldr	r3, [pc, #96]	; (8008290 <_Balloc+0x78>)
 8008230:	4818      	ldr	r0, [pc, #96]	; (8008294 <_Balloc+0x7c>)
 8008232:	2166      	movs	r1, #102	; 0x66
 8008234:	f000 fd94 	bl	8008d60 <__assert_func>
 8008238:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800823c:	6006      	str	r6, [r0, #0]
 800823e:	60c6      	str	r6, [r0, #12]
 8008240:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008242:	68f3      	ldr	r3, [r6, #12]
 8008244:	b183      	cbz	r3, 8008268 <_Balloc+0x50>
 8008246:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800824e:	b9b8      	cbnz	r0, 8008280 <_Balloc+0x68>
 8008250:	2101      	movs	r1, #1
 8008252:	fa01 f605 	lsl.w	r6, r1, r5
 8008256:	1d72      	adds	r2, r6, #5
 8008258:	0092      	lsls	r2, r2, #2
 800825a:	4620      	mov	r0, r4
 800825c:	f000 fb5a 	bl	8008914 <_calloc_r>
 8008260:	b160      	cbz	r0, 800827c <_Balloc+0x64>
 8008262:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008266:	e00e      	b.n	8008286 <_Balloc+0x6e>
 8008268:	2221      	movs	r2, #33	; 0x21
 800826a:	2104      	movs	r1, #4
 800826c:	4620      	mov	r0, r4
 800826e:	f000 fb51 	bl	8008914 <_calloc_r>
 8008272:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008274:	60f0      	str	r0, [r6, #12]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1e4      	bne.n	8008246 <_Balloc+0x2e>
 800827c:	2000      	movs	r0, #0
 800827e:	bd70      	pop	{r4, r5, r6, pc}
 8008280:	6802      	ldr	r2, [r0, #0]
 8008282:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008286:	2300      	movs	r3, #0
 8008288:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800828c:	e7f7      	b.n	800827e <_Balloc+0x66>
 800828e:	bf00      	nop
 8008290:	0800ae91 	.word	0x0800ae91
 8008294:	0800af18 	.word	0x0800af18

08008298 <_Bfree>:
 8008298:	b570      	push	{r4, r5, r6, lr}
 800829a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800829c:	4605      	mov	r5, r0
 800829e:	460c      	mov	r4, r1
 80082a0:	b976      	cbnz	r6, 80082c0 <_Bfree+0x28>
 80082a2:	2010      	movs	r0, #16
 80082a4:	f7ff ffb0 	bl	8008208 <malloc>
 80082a8:	4602      	mov	r2, r0
 80082aa:	6268      	str	r0, [r5, #36]	; 0x24
 80082ac:	b920      	cbnz	r0, 80082b8 <_Bfree+0x20>
 80082ae:	4b09      	ldr	r3, [pc, #36]	; (80082d4 <_Bfree+0x3c>)
 80082b0:	4809      	ldr	r0, [pc, #36]	; (80082d8 <_Bfree+0x40>)
 80082b2:	218a      	movs	r1, #138	; 0x8a
 80082b4:	f000 fd54 	bl	8008d60 <__assert_func>
 80082b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082bc:	6006      	str	r6, [r0, #0]
 80082be:	60c6      	str	r6, [r0, #12]
 80082c0:	b13c      	cbz	r4, 80082d2 <_Bfree+0x3a>
 80082c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80082c4:	6862      	ldr	r2, [r4, #4]
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082cc:	6021      	str	r1, [r4, #0]
 80082ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082d2:	bd70      	pop	{r4, r5, r6, pc}
 80082d4:	0800ae91 	.word	0x0800ae91
 80082d8:	0800af18 	.word	0x0800af18

080082dc <__multadd>:
 80082dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e0:	690e      	ldr	r6, [r1, #16]
 80082e2:	4607      	mov	r7, r0
 80082e4:	4698      	mov	r8, r3
 80082e6:	460c      	mov	r4, r1
 80082e8:	f101 0014 	add.w	r0, r1, #20
 80082ec:	2300      	movs	r3, #0
 80082ee:	6805      	ldr	r5, [r0, #0]
 80082f0:	b2a9      	uxth	r1, r5
 80082f2:	fb02 8101 	mla	r1, r2, r1, r8
 80082f6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80082fa:	0c2d      	lsrs	r5, r5, #16
 80082fc:	fb02 c505 	mla	r5, r2, r5, ip
 8008300:	b289      	uxth	r1, r1
 8008302:	3301      	adds	r3, #1
 8008304:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008308:	429e      	cmp	r6, r3
 800830a:	f840 1b04 	str.w	r1, [r0], #4
 800830e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008312:	dcec      	bgt.n	80082ee <__multadd+0x12>
 8008314:	f1b8 0f00 	cmp.w	r8, #0
 8008318:	d022      	beq.n	8008360 <__multadd+0x84>
 800831a:	68a3      	ldr	r3, [r4, #8]
 800831c:	42b3      	cmp	r3, r6
 800831e:	dc19      	bgt.n	8008354 <__multadd+0x78>
 8008320:	6861      	ldr	r1, [r4, #4]
 8008322:	4638      	mov	r0, r7
 8008324:	3101      	adds	r1, #1
 8008326:	f7ff ff77 	bl	8008218 <_Balloc>
 800832a:	4605      	mov	r5, r0
 800832c:	b928      	cbnz	r0, 800833a <__multadd+0x5e>
 800832e:	4602      	mov	r2, r0
 8008330:	4b0d      	ldr	r3, [pc, #52]	; (8008368 <__multadd+0x8c>)
 8008332:	480e      	ldr	r0, [pc, #56]	; (800836c <__multadd+0x90>)
 8008334:	21b5      	movs	r1, #181	; 0xb5
 8008336:	f000 fd13 	bl	8008d60 <__assert_func>
 800833a:	6922      	ldr	r2, [r4, #16]
 800833c:	3202      	adds	r2, #2
 800833e:	f104 010c 	add.w	r1, r4, #12
 8008342:	0092      	lsls	r2, r2, #2
 8008344:	300c      	adds	r0, #12
 8008346:	f7fe fc41 	bl	8006bcc <memcpy>
 800834a:	4621      	mov	r1, r4
 800834c:	4638      	mov	r0, r7
 800834e:	f7ff ffa3 	bl	8008298 <_Bfree>
 8008352:	462c      	mov	r4, r5
 8008354:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008358:	3601      	adds	r6, #1
 800835a:	f8c3 8014 	str.w	r8, [r3, #20]
 800835e:	6126      	str	r6, [r4, #16]
 8008360:	4620      	mov	r0, r4
 8008362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008366:	bf00      	nop
 8008368:	0800af07 	.word	0x0800af07
 800836c:	0800af18 	.word	0x0800af18

08008370 <__hi0bits>:
 8008370:	0c03      	lsrs	r3, r0, #16
 8008372:	041b      	lsls	r3, r3, #16
 8008374:	b9d3      	cbnz	r3, 80083ac <__hi0bits+0x3c>
 8008376:	0400      	lsls	r0, r0, #16
 8008378:	2310      	movs	r3, #16
 800837a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800837e:	bf04      	itt	eq
 8008380:	0200      	lsleq	r0, r0, #8
 8008382:	3308      	addeq	r3, #8
 8008384:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008388:	bf04      	itt	eq
 800838a:	0100      	lsleq	r0, r0, #4
 800838c:	3304      	addeq	r3, #4
 800838e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008392:	bf04      	itt	eq
 8008394:	0080      	lsleq	r0, r0, #2
 8008396:	3302      	addeq	r3, #2
 8008398:	2800      	cmp	r0, #0
 800839a:	db05      	blt.n	80083a8 <__hi0bits+0x38>
 800839c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80083a0:	f103 0301 	add.w	r3, r3, #1
 80083a4:	bf08      	it	eq
 80083a6:	2320      	moveq	r3, #32
 80083a8:	4618      	mov	r0, r3
 80083aa:	4770      	bx	lr
 80083ac:	2300      	movs	r3, #0
 80083ae:	e7e4      	b.n	800837a <__hi0bits+0xa>

080083b0 <__lo0bits>:
 80083b0:	6803      	ldr	r3, [r0, #0]
 80083b2:	f013 0207 	ands.w	r2, r3, #7
 80083b6:	4601      	mov	r1, r0
 80083b8:	d00b      	beq.n	80083d2 <__lo0bits+0x22>
 80083ba:	07da      	lsls	r2, r3, #31
 80083bc:	d424      	bmi.n	8008408 <__lo0bits+0x58>
 80083be:	0798      	lsls	r0, r3, #30
 80083c0:	bf49      	itett	mi
 80083c2:	085b      	lsrmi	r3, r3, #1
 80083c4:	089b      	lsrpl	r3, r3, #2
 80083c6:	2001      	movmi	r0, #1
 80083c8:	600b      	strmi	r3, [r1, #0]
 80083ca:	bf5c      	itt	pl
 80083cc:	600b      	strpl	r3, [r1, #0]
 80083ce:	2002      	movpl	r0, #2
 80083d0:	4770      	bx	lr
 80083d2:	b298      	uxth	r0, r3
 80083d4:	b9b0      	cbnz	r0, 8008404 <__lo0bits+0x54>
 80083d6:	0c1b      	lsrs	r3, r3, #16
 80083d8:	2010      	movs	r0, #16
 80083da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80083de:	bf04      	itt	eq
 80083e0:	0a1b      	lsreq	r3, r3, #8
 80083e2:	3008      	addeq	r0, #8
 80083e4:	071a      	lsls	r2, r3, #28
 80083e6:	bf04      	itt	eq
 80083e8:	091b      	lsreq	r3, r3, #4
 80083ea:	3004      	addeq	r0, #4
 80083ec:	079a      	lsls	r2, r3, #30
 80083ee:	bf04      	itt	eq
 80083f0:	089b      	lsreq	r3, r3, #2
 80083f2:	3002      	addeq	r0, #2
 80083f4:	07da      	lsls	r2, r3, #31
 80083f6:	d403      	bmi.n	8008400 <__lo0bits+0x50>
 80083f8:	085b      	lsrs	r3, r3, #1
 80083fa:	f100 0001 	add.w	r0, r0, #1
 80083fe:	d005      	beq.n	800840c <__lo0bits+0x5c>
 8008400:	600b      	str	r3, [r1, #0]
 8008402:	4770      	bx	lr
 8008404:	4610      	mov	r0, r2
 8008406:	e7e8      	b.n	80083da <__lo0bits+0x2a>
 8008408:	2000      	movs	r0, #0
 800840a:	4770      	bx	lr
 800840c:	2020      	movs	r0, #32
 800840e:	4770      	bx	lr

08008410 <__i2b>:
 8008410:	b510      	push	{r4, lr}
 8008412:	460c      	mov	r4, r1
 8008414:	2101      	movs	r1, #1
 8008416:	f7ff feff 	bl	8008218 <_Balloc>
 800841a:	4602      	mov	r2, r0
 800841c:	b928      	cbnz	r0, 800842a <__i2b+0x1a>
 800841e:	4b05      	ldr	r3, [pc, #20]	; (8008434 <__i2b+0x24>)
 8008420:	4805      	ldr	r0, [pc, #20]	; (8008438 <__i2b+0x28>)
 8008422:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008426:	f000 fc9b 	bl	8008d60 <__assert_func>
 800842a:	2301      	movs	r3, #1
 800842c:	6144      	str	r4, [r0, #20]
 800842e:	6103      	str	r3, [r0, #16]
 8008430:	bd10      	pop	{r4, pc}
 8008432:	bf00      	nop
 8008434:	0800af07 	.word	0x0800af07
 8008438:	0800af18 	.word	0x0800af18

0800843c <__multiply>:
 800843c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008440:	4614      	mov	r4, r2
 8008442:	690a      	ldr	r2, [r1, #16]
 8008444:	6923      	ldr	r3, [r4, #16]
 8008446:	429a      	cmp	r2, r3
 8008448:	bfb8      	it	lt
 800844a:	460b      	movlt	r3, r1
 800844c:	460d      	mov	r5, r1
 800844e:	bfbc      	itt	lt
 8008450:	4625      	movlt	r5, r4
 8008452:	461c      	movlt	r4, r3
 8008454:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008458:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800845c:	68ab      	ldr	r3, [r5, #8]
 800845e:	6869      	ldr	r1, [r5, #4]
 8008460:	eb0a 0709 	add.w	r7, sl, r9
 8008464:	42bb      	cmp	r3, r7
 8008466:	b085      	sub	sp, #20
 8008468:	bfb8      	it	lt
 800846a:	3101      	addlt	r1, #1
 800846c:	f7ff fed4 	bl	8008218 <_Balloc>
 8008470:	b930      	cbnz	r0, 8008480 <__multiply+0x44>
 8008472:	4602      	mov	r2, r0
 8008474:	4b42      	ldr	r3, [pc, #264]	; (8008580 <__multiply+0x144>)
 8008476:	4843      	ldr	r0, [pc, #268]	; (8008584 <__multiply+0x148>)
 8008478:	f240 115d 	movw	r1, #349	; 0x15d
 800847c:	f000 fc70 	bl	8008d60 <__assert_func>
 8008480:	f100 0614 	add.w	r6, r0, #20
 8008484:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008488:	4633      	mov	r3, r6
 800848a:	2200      	movs	r2, #0
 800848c:	4543      	cmp	r3, r8
 800848e:	d31e      	bcc.n	80084ce <__multiply+0x92>
 8008490:	f105 0c14 	add.w	ip, r5, #20
 8008494:	f104 0314 	add.w	r3, r4, #20
 8008498:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800849c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80084a0:	9202      	str	r2, [sp, #8]
 80084a2:	ebac 0205 	sub.w	r2, ip, r5
 80084a6:	3a15      	subs	r2, #21
 80084a8:	f022 0203 	bic.w	r2, r2, #3
 80084ac:	3204      	adds	r2, #4
 80084ae:	f105 0115 	add.w	r1, r5, #21
 80084b2:	458c      	cmp	ip, r1
 80084b4:	bf38      	it	cc
 80084b6:	2204      	movcc	r2, #4
 80084b8:	9201      	str	r2, [sp, #4]
 80084ba:	9a02      	ldr	r2, [sp, #8]
 80084bc:	9303      	str	r3, [sp, #12]
 80084be:	429a      	cmp	r2, r3
 80084c0:	d808      	bhi.n	80084d4 <__multiply+0x98>
 80084c2:	2f00      	cmp	r7, #0
 80084c4:	dc55      	bgt.n	8008572 <__multiply+0x136>
 80084c6:	6107      	str	r7, [r0, #16]
 80084c8:	b005      	add	sp, #20
 80084ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ce:	f843 2b04 	str.w	r2, [r3], #4
 80084d2:	e7db      	b.n	800848c <__multiply+0x50>
 80084d4:	f8b3 a000 	ldrh.w	sl, [r3]
 80084d8:	f1ba 0f00 	cmp.w	sl, #0
 80084dc:	d020      	beq.n	8008520 <__multiply+0xe4>
 80084de:	f105 0e14 	add.w	lr, r5, #20
 80084e2:	46b1      	mov	r9, r6
 80084e4:	2200      	movs	r2, #0
 80084e6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80084ea:	f8d9 b000 	ldr.w	fp, [r9]
 80084ee:	b2a1      	uxth	r1, r4
 80084f0:	fa1f fb8b 	uxth.w	fp, fp
 80084f4:	fb0a b101 	mla	r1, sl, r1, fp
 80084f8:	4411      	add	r1, r2
 80084fa:	f8d9 2000 	ldr.w	r2, [r9]
 80084fe:	0c24      	lsrs	r4, r4, #16
 8008500:	0c12      	lsrs	r2, r2, #16
 8008502:	fb0a 2404 	mla	r4, sl, r4, r2
 8008506:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800850a:	b289      	uxth	r1, r1
 800850c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008510:	45f4      	cmp	ip, lr
 8008512:	f849 1b04 	str.w	r1, [r9], #4
 8008516:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800851a:	d8e4      	bhi.n	80084e6 <__multiply+0xaa>
 800851c:	9901      	ldr	r1, [sp, #4]
 800851e:	5072      	str	r2, [r6, r1]
 8008520:	9a03      	ldr	r2, [sp, #12]
 8008522:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008526:	3304      	adds	r3, #4
 8008528:	f1b9 0f00 	cmp.w	r9, #0
 800852c:	d01f      	beq.n	800856e <__multiply+0x132>
 800852e:	6834      	ldr	r4, [r6, #0]
 8008530:	f105 0114 	add.w	r1, r5, #20
 8008534:	46b6      	mov	lr, r6
 8008536:	f04f 0a00 	mov.w	sl, #0
 800853a:	880a      	ldrh	r2, [r1, #0]
 800853c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008540:	fb09 b202 	mla	r2, r9, r2, fp
 8008544:	4492      	add	sl, r2
 8008546:	b2a4      	uxth	r4, r4
 8008548:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800854c:	f84e 4b04 	str.w	r4, [lr], #4
 8008550:	f851 4b04 	ldr.w	r4, [r1], #4
 8008554:	f8be 2000 	ldrh.w	r2, [lr]
 8008558:	0c24      	lsrs	r4, r4, #16
 800855a:	fb09 2404 	mla	r4, r9, r4, r2
 800855e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008562:	458c      	cmp	ip, r1
 8008564:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008568:	d8e7      	bhi.n	800853a <__multiply+0xfe>
 800856a:	9a01      	ldr	r2, [sp, #4]
 800856c:	50b4      	str	r4, [r6, r2]
 800856e:	3604      	adds	r6, #4
 8008570:	e7a3      	b.n	80084ba <__multiply+0x7e>
 8008572:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008576:	2b00      	cmp	r3, #0
 8008578:	d1a5      	bne.n	80084c6 <__multiply+0x8a>
 800857a:	3f01      	subs	r7, #1
 800857c:	e7a1      	b.n	80084c2 <__multiply+0x86>
 800857e:	bf00      	nop
 8008580:	0800af07 	.word	0x0800af07
 8008584:	0800af18 	.word	0x0800af18

08008588 <__pow5mult>:
 8008588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800858c:	4615      	mov	r5, r2
 800858e:	f012 0203 	ands.w	r2, r2, #3
 8008592:	4606      	mov	r6, r0
 8008594:	460f      	mov	r7, r1
 8008596:	d007      	beq.n	80085a8 <__pow5mult+0x20>
 8008598:	4c25      	ldr	r4, [pc, #148]	; (8008630 <__pow5mult+0xa8>)
 800859a:	3a01      	subs	r2, #1
 800859c:	2300      	movs	r3, #0
 800859e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085a2:	f7ff fe9b 	bl	80082dc <__multadd>
 80085a6:	4607      	mov	r7, r0
 80085a8:	10ad      	asrs	r5, r5, #2
 80085aa:	d03d      	beq.n	8008628 <__pow5mult+0xa0>
 80085ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80085ae:	b97c      	cbnz	r4, 80085d0 <__pow5mult+0x48>
 80085b0:	2010      	movs	r0, #16
 80085b2:	f7ff fe29 	bl	8008208 <malloc>
 80085b6:	4602      	mov	r2, r0
 80085b8:	6270      	str	r0, [r6, #36]	; 0x24
 80085ba:	b928      	cbnz	r0, 80085c8 <__pow5mult+0x40>
 80085bc:	4b1d      	ldr	r3, [pc, #116]	; (8008634 <__pow5mult+0xac>)
 80085be:	481e      	ldr	r0, [pc, #120]	; (8008638 <__pow5mult+0xb0>)
 80085c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80085c4:	f000 fbcc 	bl	8008d60 <__assert_func>
 80085c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085cc:	6004      	str	r4, [r0, #0]
 80085ce:	60c4      	str	r4, [r0, #12]
 80085d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80085d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085d8:	b94c      	cbnz	r4, 80085ee <__pow5mult+0x66>
 80085da:	f240 2171 	movw	r1, #625	; 0x271
 80085de:	4630      	mov	r0, r6
 80085e0:	f7ff ff16 	bl	8008410 <__i2b>
 80085e4:	2300      	movs	r3, #0
 80085e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80085ea:	4604      	mov	r4, r0
 80085ec:	6003      	str	r3, [r0, #0]
 80085ee:	f04f 0900 	mov.w	r9, #0
 80085f2:	07eb      	lsls	r3, r5, #31
 80085f4:	d50a      	bpl.n	800860c <__pow5mult+0x84>
 80085f6:	4639      	mov	r1, r7
 80085f8:	4622      	mov	r2, r4
 80085fa:	4630      	mov	r0, r6
 80085fc:	f7ff ff1e 	bl	800843c <__multiply>
 8008600:	4639      	mov	r1, r7
 8008602:	4680      	mov	r8, r0
 8008604:	4630      	mov	r0, r6
 8008606:	f7ff fe47 	bl	8008298 <_Bfree>
 800860a:	4647      	mov	r7, r8
 800860c:	106d      	asrs	r5, r5, #1
 800860e:	d00b      	beq.n	8008628 <__pow5mult+0xa0>
 8008610:	6820      	ldr	r0, [r4, #0]
 8008612:	b938      	cbnz	r0, 8008624 <__pow5mult+0x9c>
 8008614:	4622      	mov	r2, r4
 8008616:	4621      	mov	r1, r4
 8008618:	4630      	mov	r0, r6
 800861a:	f7ff ff0f 	bl	800843c <__multiply>
 800861e:	6020      	str	r0, [r4, #0]
 8008620:	f8c0 9000 	str.w	r9, [r0]
 8008624:	4604      	mov	r4, r0
 8008626:	e7e4      	b.n	80085f2 <__pow5mult+0x6a>
 8008628:	4638      	mov	r0, r7
 800862a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800862e:	bf00      	nop
 8008630:	0800b068 	.word	0x0800b068
 8008634:	0800ae91 	.word	0x0800ae91
 8008638:	0800af18 	.word	0x0800af18

0800863c <__lshift>:
 800863c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008640:	460c      	mov	r4, r1
 8008642:	6849      	ldr	r1, [r1, #4]
 8008644:	6923      	ldr	r3, [r4, #16]
 8008646:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800864a:	68a3      	ldr	r3, [r4, #8]
 800864c:	4607      	mov	r7, r0
 800864e:	4691      	mov	r9, r2
 8008650:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008654:	f108 0601 	add.w	r6, r8, #1
 8008658:	42b3      	cmp	r3, r6
 800865a:	db0b      	blt.n	8008674 <__lshift+0x38>
 800865c:	4638      	mov	r0, r7
 800865e:	f7ff fddb 	bl	8008218 <_Balloc>
 8008662:	4605      	mov	r5, r0
 8008664:	b948      	cbnz	r0, 800867a <__lshift+0x3e>
 8008666:	4602      	mov	r2, r0
 8008668:	4b28      	ldr	r3, [pc, #160]	; (800870c <__lshift+0xd0>)
 800866a:	4829      	ldr	r0, [pc, #164]	; (8008710 <__lshift+0xd4>)
 800866c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008670:	f000 fb76 	bl	8008d60 <__assert_func>
 8008674:	3101      	adds	r1, #1
 8008676:	005b      	lsls	r3, r3, #1
 8008678:	e7ee      	b.n	8008658 <__lshift+0x1c>
 800867a:	2300      	movs	r3, #0
 800867c:	f100 0114 	add.w	r1, r0, #20
 8008680:	f100 0210 	add.w	r2, r0, #16
 8008684:	4618      	mov	r0, r3
 8008686:	4553      	cmp	r3, sl
 8008688:	db33      	blt.n	80086f2 <__lshift+0xb6>
 800868a:	6920      	ldr	r0, [r4, #16]
 800868c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008690:	f104 0314 	add.w	r3, r4, #20
 8008694:	f019 091f 	ands.w	r9, r9, #31
 8008698:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800869c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086a0:	d02b      	beq.n	80086fa <__lshift+0xbe>
 80086a2:	f1c9 0e20 	rsb	lr, r9, #32
 80086a6:	468a      	mov	sl, r1
 80086a8:	2200      	movs	r2, #0
 80086aa:	6818      	ldr	r0, [r3, #0]
 80086ac:	fa00 f009 	lsl.w	r0, r0, r9
 80086b0:	4302      	orrs	r2, r0
 80086b2:	f84a 2b04 	str.w	r2, [sl], #4
 80086b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ba:	459c      	cmp	ip, r3
 80086bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80086c0:	d8f3      	bhi.n	80086aa <__lshift+0x6e>
 80086c2:	ebac 0304 	sub.w	r3, ip, r4
 80086c6:	3b15      	subs	r3, #21
 80086c8:	f023 0303 	bic.w	r3, r3, #3
 80086cc:	3304      	adds	r3, #4
 80086ce:	f104 0015 	add.w	r0, r4, #21
 80086d2:	4584      	cmp	ip, r0
 80086d4:	bf38      	it	cc
 80086d6:	2304      	movcc	r3, #4
 80086d8:	50ca      	str	r2, [r1, r3]
 80086da:	b10a      	cbz	r2, 80086e0 <__lshift+0xa4>
 80086dc:	f108 0602 	add.w	r6, r8, #2
 80086e0:	3e01      	subs	r6, #1
 80086e2:	4638      	mov	r0, r7
 80086e4:	612e      	str	r6, [r5, #16]
 80086e6:	4621      	mov	r1, r4
 80086e8:	f7ff fdd6 	bl	8008298 <_Bfree>
 80086ec:	4628      	mov	r0, r5
 80086ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80086f6:	3301      	adds	r3, #1
 80086f8:	e7c5      	b.n	8008686 <__lshift+0x4a>
 80086fa:	3904      	subs	r1, #4
 80086fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008700:	f841 2f04 	str.w	r2, [r1, #4]!
 8008704:	459c      	cmp	ip, r3
 8008706:	d8f9      	bhi.n	80086fc <__lshift+0xc0>
 8008708:	e7ea      	b.n	80086e0 <__lshift+0xa4>
 800870a:	bf00      	nop
 800870c:	0800af07 	.word	0x0800af07
 8008710:	0800af18 	.word	0x0800af18

08008714 <__mcmp>:
 8008714:	b530      	push	{r4, r5, lr}
 8008716:	6902      	ldr	r2, [r0, #16]
 8008718:	690c      	ldr	r4, [r1, #16]
 800871a:	1b12      	subs	r2, r2, r4
 800871c:	d10e      	bne.n	800873c <__mcmp+0x28>
 800871e:	f100 0314 	add.w	r3, r0, #20
 8008722:	3114      	adds	r1, #20
 8008724:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008728:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800872c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008730:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008734:	42a5      	cmp	r5, r4
 8008736:	d003      	beq.n	8008740 <__mcmp+0x2c>
 8008738:	d305      	bcc.n	8008746 <__mcmp+0x32>
 800873a:	2201      	movs	r2, #1
 800873c:	4610      	mov	r0, r2
 800873e:	bd30      	pop	{r4, r5, pc}
 8008740:	4283      	cmp	r3, r0
 8008742:	d3f3      	bcc.n	800872c <__mcmp+0x18>
 8008744:	e7fa      	b.n	800873c <__mcmp+0x28>
 8008746:	f04f 32ff 	mov.w	r2, #4294967295
 800874a:	e7f7      	b.n	800873c <__mcmp+0x28>

0800874c <__mdiff>:
 800874c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008750:	460c      	mov	r4, r1
 8008752:	4606      	mov	r6, r0
 8008754:	4611      	mov	r1, r2
 8008756:	4620      	mov	r0, r4
 8008758:	4617      	mov	r7, r2
 800875a:	f7ff ffdb 	bl	8008714 <__mcmp>
 800875e:	1e05      	subs	r5, r0, #0
 8008760:	d110      	bne.n	8008784 <__mdiff+0x38>
 8008762:	4629      	mov	r1, r5
 8008764:	4630      	mov	r0, r6
 8008766:	f7ff fd57 	bl	8008218 <_Balloc>
 800876a:	b930      	cbnz	r0, 800877a <__mdiff+0x2e>
 800876c:	4b39      	ldr	r3, [pc, #228]	; (8008854 <__mdiff+0x108>)
 800876e:	4602      	mov	r2, r0
 8008770:	f240 2132 	movw	r1, #562	; 0x232
 8008774:	4838      	ldr	r0, [pc, #224]	; (8008858 <__mdiff+0x10c>)
 8008776:	f000 faf3 	bl	8008d60 <__assert_func>
 800877a:	2301      	movs	r3, #1
 800877c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008780:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008784:	bfa4      	itt	ge
 8008786:	463b      	movge	r3, r7
 8008788:	4627      	movge	r7, r4
 800878a:	4630      	mov	r0, r6
 800878c:	6879      	ldr	r1, [r7, #4]
 800878e:	bfa6      	itte	ge
 8008790:	461c      	movge	r4, r3
 8008792:	2500      	movge	r5, #0
 8008794:	2501      	movlt	r5, #1
 8008796:	f7ff fd3f 	bl	8008218 <_Balloc>
 800879a:	b920      	cbnz	r0, 80087a6 <__mdiff+0x5a>
 800879c:	4b2d      	ldr	r3, [pc, #180]	; (8008854 <__mdiff+0x108>)
 800879e:	4602      	mov	r2, r0
 80087a0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80087a4:	e7e6      	b.n	8008774 <__mdiff+0x28>
 80087a6:	693e      	ldr	r6, [r7, #16]
 80087a8:	60c5      	str	r5, [r0, #12]
 80087aa:	6925      	ldr	r5, [r4, #16]
 80087ac:	f107 0114 	add.w	r1, r7, #20
 80087b0:	f104 0914 	add.w	r9, r4, #20
 80087b4:	f100 0e14 	add.w	lr, r0, #20
 80087b8:	f107 0210 	add.w	r2, r7, #16
 80087bc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80087c0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80087c4:	46f2      	mov	sl, lr
 80087c6:	2700      	movs	r7, #0
 80087c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80087cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80087d0:	fa1f f883 	uxth.w	r8, r3
 80087d4:	fa17 f78b 	uxtah	r7, r7, fp
 80087d8:	0c1b      	lsrs	r3, r3, #16
 80087da:	eba7 0808 	sub.w	r8, r7, r8
 80087de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087e6:	fa1f f888 	uxth.w	r8, r8
 80087ea:	141f      	asrs	r7, r3, #16
 80087ec:	454d      	cmp	r5, r9
 80087ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80087f2:	f84a 3b04 	str.w	r3, [sl], #4
 80087f6:	d8e7      	bhi.n	80087c8 <__mdiff+0x7c>
 80087f8:	1b2b      	subs	r3, r5, r4
 80087fa:	3b15      	subs	r3, #21
 80087fc:	f023 0303 	bic.w	r3, r3, #3
 8008800:	3304      	adds	r3, #4
 8008802:	3415      	adds	r4, #21
 8008804:	42a5      	cmp	r5, r4
 8008806:	bf38      	it	cc
 8008808:	2304      	movcc	r3, #4
 800880a:	4419      	add	r1, r3
 800880c:	4473      	add	r3, lr
 800880e:	469e      	mov	lr, r3
 8008810:	460d      	mov	r5, r1
 8008812:	4565      	cmp	r5, ip
 8008814:	d30e      	bcc.n	8008834 <__mdiff+0xe8>
 8008816:	f10c 0203 	add.w	r2, ip, #3
 800881a:	1a52      	subs	r2, r2, r1
 800881c:	f022 0203 	bic.w	r2, r2, #3
 8008820:	3903      	subs	r1, #3
 8008822:	458c      	cmp	ip, r1
 8008824:	bf38      	it	cc
 8008826:	2200      	movcc	r2, #0
 8008828:	441a      	add	r2, r3
 800882a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800882e:	b17b      	cbz	r3, 8008850 <__mdiff+0x104>
 8008830:	6106      	str	r6, [r0, #16]
 8008832:	e7a5      	b.n	8008780 <__mdiff+0x34>
 8008834:	f855 8b04 	ldr.w	r8, [r5], #4
 8008838:	fa17 f488 	uxtah	r4, r7, r8
 800883c:	1422      	asrs	r2, r4, #16
 800883e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008842:	b2a4      	uxth	r4, r4
 8008844:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008848:	f84e 4b04 	str.w	r4, [lr], #4
 800884c:	1417      	asrs	r7, r2, #16
 800884e:	e7e0      	b.n	8008812 <__mdiff+0xc6>
 8008850:	3e01      	subs	r6, #1
 8008852:	e7ea      	b.n	800882a <__mdiff+0xde>
 8008854:	0800af07 	.word	0x0800af07
 8008858:	0800af18 	.word	0x0800af18

0800885c <__d2b>:
 800885c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008860:	4689      	mov	r9, r1
 8008862:	2101      	movs	r1, #1
 8008864:	ec57 6b10 	vmov	r6, r7, d0
 8008868:	4690      	mov	r8, r2
 800886a:	f7ff fcd5 	bl	8008218 <_Balloc>
 800886e:	4604      	mov	r4, r0
 8008870:	b930      	cbnz	r0, 8008880 <__d2b+0x24>
 8008872:	4602      	mov	r2, r0
 8008874:	4b25      	ldr	r3, [pc, #148]	; (800890c <__d2b+0xb0>)
 8008876:	4826      	ldr	r0, [pc, #152]	; (8008910 <__d2b+0xb4>)
 8008878:	f240 310a 	movw	r1, #778	; 0x30a
 800887c:	f000 fa70 	bl	8008d60 <__assert_func>
 8008880:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008884:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008888:	bb35      	cbnz	r5, 80088d8 <__d2b+0x7c>
 800888a:	2e00      	cmp	r6, #0
 800888c:	9301      	str	r3, [sp, #4]
 800888e:	d028      	beq.n	80088e2 <__d2b+0x86>
 8008890:	4668      	mov	r0, sp
 8008892:	9600      	str	r6, [sp, #0]
 8008894:	f7ff fd8c 	bl	80083b0 <__lo0bits>
 8008898:	9900      	ldr	r1, [sp, #0]
 800889a:	b300      	cbz	r0, 80088de <__d2b+0x82>
 800889c:	9a01      	ldr	r2, [sp, #4]
 800889e:	f1c0 0320 	rsb	r3, r0, #32
 80088a2:	fa02 f303 	lsl.w	r3, r2, r3
 80088a6:	430b      	orrs	r3, r1
 80088a8:	40c2      	lsrs	r2, r0
 80088aa:	6163      	str	r3, [r4, #20]
 80088ac:	9201      	str	r2, [sp, #4]
 80088ae:	9b01      	ldr	r3, [sp, #4]
 80088b0:	61a3      	str	r3, [r4, #24]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	bf14      	ite	ne
 80088b6:	2202      	movne	r2, #2
 80088b8:	2201      	moveq	r2, #1
 80088ba:	6122      	str	r2, [r4, #16]
 80088bc:	b1d5      	cbz	r5, 80088f4 <__d2b+0x98>
 80088be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80088c2:	4405      	add	r5, r0
 80088c4:	f8c9 5000 	str.w	r5, [r9]
 80088c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80088cc:	f8c8 0000 	str.w	r0, [r8]
 80088d0:	4620      	mov	r0, r4
 80088d2:	b003      	add	sp, #12
 80088d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088dc:	e7d5      	b.n	800888a <__d2b+0x2e>
 80088de:	6161      	str	r1, [r4, #20]
 80088e0:	e7e5      	b.n	80088ae <__d2b+0x52>
 80088e2:	a801      	add	r0, sp, #4
 80088e4:	f7ff fd64 	bl	80083b0 <__lo0bits>
 80088e8:	9b01      	ldr	r3, [sp, #4]
 80088ea:	6163      	str	r3, [r4, #20]
 80088ec:	2201      	movs	r2, #1
 80088ee:	6122      	str	r2, [r4, #16]
 80088f0:	3020      	adds	r0, #32
 80088f2:	e7e3      	b.n	80088bc <__d2b+0x60>
 80088f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088fc:	f8c9 0000 	str.w	r0, [r9]
 8008900:	6918      	ldr	r0, [r3, #16]
 8008902:	f7ff fd35 	bl	8008370 <__hi0bits>
 8008906:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800890a:	e7df      	b.n	80088cc <__d2b+0x70>
 800890c:	0800af07 	.word	0x0800af07
 8008910:	0800af18 	.word	0x0800af18

08008914 <_calloc_r>:
 8008914:	b513      	push	{r0, r1, r4, lr}
 8008916:	434a      	muls	r2, r1
 8008918:	4611      	mov	r1, r2
 800891a:	9201      	str	r2, [sp, #4]
 800891c:	f000 f85a 	bl	80089d4 <_malloc_r>
 8008920:	4604      	mov	r4, r0
 8008922:	b118      	cbz	r0, 800892c <_calloc_r+0x18>
 8008924:	9a01      	ldr	r2, [sp, #4]
 8008926:	2100      	movs	r1, #0
 8008928:	f7fe f95e 	bl	8006be8 <memset>
 800892c:	4620      	mov	r0, r4
 800892e:	b002      	add	sp, #8
 8008930:	bd10      	pop	{r4, pc}
	...

08008934 <_free_r>:
 8008934:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008936:	2900      	cmp	r1, #0
 8008938:	d048      	beq.n	80089cc <_free_r+0x98>
 800893a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800893e:	9001      	str	r0, [sp, #4]
 8008940:	2b00      	cmp	r3, #0
 8008942:	f1a1 0404 	sub.w	r4, r1, #4
 8008946:	bfb8      	it	lt
 8008948:	18e4      	addlt	r4, r4, r3
 800894a:	f000 fa65 	bl	8008e18 <__malloc_lock>
 800894e:	4a20      	ldr	r2, [pc, #128]	; (80089d0 <_free_r+0x9c>)
 8008950:	9801      	ldr	r0, [sp, #4]
 8008952:	6813      	ldr	r3, [r2, #0]
 8008954:	4615      	mov	r5, r2
 8008956:	b933      	cbnz	r3, 8008966 <_free_r+0x32>
 8008958:	6063      	str	r3, [r4, #4]
 800895a:	6014      	str	r4, [r2, #0]
 800895c:	b003      	add	sp, #12
 800895e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008962:	f000 ba5f 	b.w	8008e24 <__malloc_unlock>
 8008966:	42a3      	cmp	r3, r4
 8008968:	d90b      	bls.n	8008982 <_free_r+0x4e>
 800896a:	6821      	ldr	r1, [r4, #0]
 800896c:	1862      	adds	r2, r4, r1
 800896e:	4293      	cmp	r3, r2
 8008970:	bf04      	itt	eq
 8008972:	681a      	ldreq	r2, [r3, #0]
 8008974:	685b      	ldreq	r3, [r3, #4]
 8008976:	6063      	str	r3, [r4, #4]
 8008978:	bf04      	itt	eq
 800897a:	1852      	addeq	r2, r2, r1
 800897c:	6022      	streq	r2, [r4, #0]
 800897e:	602c      	str	r4, [r5, #0]
 8008980:	e7ec      	b.n	800895c <_free_r+0x28>
 8008982:	461a      	mov	r2, r3
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	b10b      	cbz	r3, 800898c <_free_r+0x58>
 8008988:	42a3      	cmp	r3, r4
 800898a:	d9fa      	bls.n	8008982 <_free_r+0x4e>
 800898c:	6811      	ldr	r1, [r2, #0]
 800898e:	1855      	adds	r5, r2, r1
 8008990:	42a5      	cmp	r5, r4
 8008992:	d10b      	bne.n	80089ac <_free_r+0x78>
 8008994:	6824      	ldr	r4, [r4, #0]
 8008996:	4421      	add	r1, r4
 8008998:	1854      	adds	r4, r2, r1
 800899a:	42a3      	cmp	r3, r4
 800899c:	6011      	str	r1, [r2, #0]
 800899e:	d1dd      	bne.n	800895c <_free_r+0x28>
 80089a0:	681c      	ldr	r4, [r3, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	6053      	str	r3, [r2, #4]
 80089a6:	4421      	add	r1, r4
 80089a8:	6011      	str	r1, [r2, #0]
 80089aa:	e7d7      	b.n	800895c <_free_r+0x28>
 80089ac:	d902      	bls.n	80089b4 <_free_r+0x80>
 80089ae:	230c      	movs	r3, #12
 80089b0:	6003      	str	r3, [r0, #0]
 80089b2:	e7d3      	b.n	800895c <_free_r+0x28>
 80089b4:	6825      	ldr	r5, [r4, #0]
 80089b6:	1961      	adds	r1, r4, r5
 80089b8:	428b      	cmp	r3, r1
 80089ba:	bf04      	itt	eq
 80089bc:	6819      	ldreq	r1, [r3, #0]
 80089be:	685b      	ldreq	r3, [r3, #4]
 80089c0:	6063      	str	r3, [r4, #4]
 80089c2:	bf04      	itt	eq
 80089c4:	1949      	addeq	r1, r1, r5
 80089c6:	6021      	streq	r1, [r4, #0]
 80089c8:	6054      	str	r4, [r2, #4]
 80089ca:	e7c7      	b.n	800895c <_free_r+0x28>
 80089cc:	b003      	add	sp, #12
 80089ce:	bd30      	pop	{r4, r5, pc}
 80089d0:	20000270 	.word	0x20000270

080089d4 <_malloc_r>:
 80089d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089d6:	1ccd      	adds	r5, r1, #3
 80089d8:	f025 0503 	bic.w	r5, r5, #3
 80089dc:	3508      	adds	r5, #8
 80089de:	2d0c      	cmp	r5, #12
 80089e0:	bf38      	it	cc
 80089e2:	250c      	movcc	r5, #12
 80089e4:	2d00      	cmp	r5, #0
 80089e6:	4606      	mov	r6, r0
 80089e8:	db01      	blt.n	80089ee <_malloc_r+0x1a>
 80089ea:	42a9      	cmp	r1, r5
 80089ec:	d903      	bls.n	80089f6 <_malloc_r+0x22>
 80089ee:	230c      	movs	r3, #12
 80089f0:	6033      	str	r3, [r6, #0]
 80089f2:	2000      	movs	r0, #0
 80089f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089f6:	f000 fa0f 	bl	8008e18 <__malloc_lock>
 80089fa:	4921      	ldr	r1, [pc, #132]	; (8008a80 <_malloc_r+0xac>)
 80089fc:	680a      	ldr	r2, [r1, #0]
 80089fe:	4614      	mov	r4, r2
 8008a00:	b99c      	cbnz	r4, 8008a2a <_malloc_r+0x56>
 8008a02:	4f20      	ldr	r7, [pc, #128]	; (8008a84 <_malloc_r+0xb0>)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	b923      	cbnz	r3, 8008a12 <_malloc_r+0x3e>
 8008a08:	4621      	mov	r1, r4
 8008a0a:	4630      	mov	r0, r6
 8008a0c:	f000 f998 	bl	8008d40 <_sbrk_r>
 8008a10:	6038      	str	r0, [r7, #0]
 8008a12:	4629      	mov	r1, r5
 8008a14:	4630      	mov	r0, r6
 8008a16:	f000 f993 	bl	8008d40 <_sbrk_r>
 8008a1a:	1c43      	adds	r3, r0, #1
 8008a1c:	d123      	bne.n	8008a66 <_malloc_r+0x92>
 8008a1e:	230c      	movs	r3, #12
 8008a20:	6033      	str	r3, [r6, #0]
 8008a22:	4630      	mov	r0, r6
 8008a24:	f000 f9fe 	bl	8008e24 <__malloc_unlock>
 8008a28:	e7e3      	b.n	80089f2 <_malloc_r+0x1e>
 8008a2a:	6823      	ldr	r3, [r4, #0]
 8008a2c:	1b5b      	subs	r3, r3, r5
 8008a2e:	d417      	bmi.n	8008a60 <_malloc_r+0x8c>
 8008a30:	2b0b      	cmp	r3, #11
 8008a32:	d903      	bls.n	8008a3c <_malloc_r+0x68>
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	441c      	add	r4, r3
 8008a38:	6025      	str	r5, [r4, #0]
 8008a3a:	e004      	b.n	8008a46 <_malloc_r+0x72>
 8008a3c:	6863      	ldr	r3, [r4, #4]
 8008a3e:	42a2      	cmp	r2, r4
 8008a40:	bf0c      	ite	eq
 8008a42:	600b      	streq	r3, [r1, #0]
 8008a44:	6053      	strne	r3, [r2, #4]
 8008a46:	4630      	mov	r0, r6
 8008a48:	f000 f9ec 	bl	8008e24 <__malloc_unlock>
 8008a4c:	f104 000b 	add.w	r0, r4, #11
 8008a50:	1d23      	adds	r3, r4, #4
 8008a52:	f020 0007 	bic.w	r0, r0, #7
 8008a56:	1ac2      	subs	r2, r0, r3
 8008a58:	d0cc      	beq.n	80089f4 <_malloc_r+0x20>
 8008a5a:	1a1b      	subs	r3, r3, r0
 8008a5c:	50a3      	str	r3, [r4, r2]
 8008a5e:	e7c9      	b.n	80089f4 <_malloc_r+0x20>
 8008a60:	4622      	mov	r2, r4
 8008a62:	6864      	ldr	r4, [r4, #4]
 8008a64:	e7cc      	b.n	8008a00 <_malloc_r+0x2c>
 8008a66:	1cc4      	adds	r4, r0, #3
 8008a68:	f024 0403 	bic.w	r4, r4, #3
 8008a6c:	42a0      	cmp	r0, r4
 8008a6e:	d0e3      	beq.n	8008a38 <_malloc_r+0x64>
 8008a70:	1a21      	subs	r1, r4, r0
 8008a72:	4630      	mov	r0, r6
 8008a74:	f000 f964 	bl	8008d40 <_sbrk_r>
 8008a78:	3001      	adds	r0, #1
 8008a7a:	d1dd      	bne.n	8008a38 <_malloc_r+0x64>
 8008a7c:	e7cf      	b.n	8008a1e <_malloc_r+0x4a>
 8008a7e:	bf00      	nop
 8008a80:	20000270 	.word	0x20000270
 8008a84:	20000274 	.word	0x20000274

08008a88 <__ssputs_r>:
 8008a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a8c:	688e      	ldr	r6, [r1, #8]
 8008a8e:	429e      	cmp	r6, r3
 8008a90:	4682      	mov	sl, r0
 8008a92:	460c      	mov	r4, r1
 8008a94:	4690      	mov	r8, r2
 8008a96:	461f      	mov	r7, r3
 8008a98:	d838      	bhi.n	8008b0c <__ssputs_r+0x84>
 8008a9a:	898a      	ldrh	r2, [r1, #12]
 8008a9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008aa0:	d032      	beq.n	8008b08 <__ssputs_r+0x80>
 8008aa2:	6825      	ldr	r5, [r4, #0]
 8008aa4:	6909      	ldr	r1, [r1, #16]
 8008aa6:	eba5 0901 	sub.w	r9, r5, r1
 8008aaa:	6965      	ldr	r5, [r4, #20]
 8008aac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ab0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	444b      	add	r3, r9
 8008ab8:	106d      	asrs	r5, r5, #1
 8008aba:	429d      	cmp	r5, r3
 8008abc:	bf38      	it	cc
 8008abe:	461d      	movcc	r5, r3
 8008ac0:	0553      	lsls	r3, r2, #21
 8008ac2:	d531      	bpl.n	8008b28 <__ssputs_r+0xa0>
 8008ac4:	4629      	mov	r1, r5
 8008ac6:	f7ff ff85 	bl	80089d4 <_malloc_r>
 8008aca:	4606      	mov	r6, r0
 8008acc:	b950      	cbnz	r0, 8008ae4 <__ssputs_r+0x5c>
 8008ace:	230c      	movs	r3, #12
 8008ad0:	f8ca 3000 	str.w	r3, [sl]
 8008ad4:	89a3      	ldrh	r3, [r4, #12]
 8008ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae4:	6921      	ldr	r1, [r4, #16]
 8008ae6:	464a      	mov	r2, r9
 8008ae8:	f7fe f870 	bl	8006bcc <memcpy>
 8008aec:	89a3      	ldrh	r3, [r4, #12]
 8008aee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af6:	81a3      	strh	r3, [r4, #12]
 8008af8:	6126      	str	r6, [r4, #16]
 8008afa:	6165      	str	r5, [r4, #20]
 8008afc:	444e      	add	r6, r9
 8008afe:	eba5 0509 	sub.w	r5, r5, r9
 8008b02:	6026      	str	r6, [r4, #0]
 8008b04:	60a5      	str	r5, [r4, #8]
 8008b06:	463e      	mov	r6, r7
 8008b08:	42be      	cmp	r6, r7
 8008b0a:	d900      	bls.n	8008b0e <__ssputs_r+0x86>
 8008b0c:	463e      	mov	r6, r7
 8008b0e:	4632      	mov	r2, r6
 8008b10:	6820      	ldr	r0, [r4, #0]
 8008b12:	4641      	mov	r1, r8
 8008b14:	f000 f966 	bl	8008de4 <memmove>
 8008b18:	68a3      	ldr	r3, [r4, #8]
 8008b1a:	6822      	ldr	r2, [r4, #0]
 8008b1c:	1b9b      	subs	r3, r3, r6
 8008b1e:	4432      	add	r2, r6
 8008b20:	60a3      	str	r3, [r4, #8]
 8008b22:	6022      	str	r2, [r4, #0]
 8008b24:	2000      	movs	r0, #0
 8008b26:	e7db      	b.n	8008ae0 <__ssputs_r+0x58>
 8008b28:	462a      	mov	r2, r5
 8008b2a:	f000 f981 	bl	8008e30 <_realloc_r>
 8008b2e:	4606      	mov	r6, r0
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d1e1      	bne.n	8008af8 <__ssputs_r+0x70>
 8008b34:	6921      	ldr	r1, [r4, #16]
 8008b36:	4650      	mov	r0, sl
 8008b38:	f7ff fefc 	bl	8008934 <_free_r>
 8008b3c:	e7c7      	b.n	8008ace <__ssputs_r+0x46>
	...

08008b40 <_svfiprintf_r>:
 8008b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b44:	4698      	mov	r8, r3
 8008b46:	898b      	ldrh	r3, [r1, #12]
 8008b48:	061b      	lsls	r3, r3, #24
 8008b4a:	b09d      	sub	sp, #116	; 0x74
 8008b4c:	4607      	mov	r7, r0
 8008b4e:	460d      	mov	r5, r1
 8008b50:	4614      	mov	r4, r2
 8008b52:	d50e      	bpl.n	8008b72 <_svfiprintf_r+0x32>
 8008b54:	690b      	ldr	r3, [r1, #16]
 8008b56:	b963      	cbnz	r3, 8008b72 <_svfiprintf_r+0x32>
 8008b58:	2140      	movs	r1, #64	; 0x40
 8008b5a:	f7ff ff3b 	bl	80089d4 <_malloc_r>
 8008b5e:	6028      	str	r0, [r5, #0]
 8008b60:	6128      	str	r0, [r5, #16]
 8008b62:	b920      	cbnz	r0, 8008b6e <_svfiprintf_r+0x2e>
 8008b64:	230c      	movs	r3, #12
 8008b66:	603b      	str	r3, [r7, #0]
 8008b68:	f04f 30ff 	mov.w	r0, #4294967295
 8008b6c:	e0d1      	b.n	8008d12 <_svfiprintf_r+0x1d2>
 8008b6e:	2340      	movs	r3, #64	; 0x40
 8008b70:	616b      	str	r3, [r5, #20]
 8008b72:	2300      	movs	r3, #0
 8008b74:	9309      	str	r3, [sp, #36]	; 0x24
 8008b76:	2320      	movs	r3, #32
 8008b78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b80:	2330      	movs	r3, #48	; 0x30
 8008b82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008d2c <_svfiprintf_r+0x1ec>
 8008b86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b8a:	f04f 0901 	mov.w	r9, #1
 8008b8e:	4623      	mov	r3, r4
 8008b90:	469a      	mov	sl, r3
 8008b92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b96:	b10a      	cbz	r2, 8008b9c <_svfiprintf_r+0x5c>
 8008b98:	2a25      	cmp	r2, #37	; 0x25
 8008b9a:	d1f9      	bne.n	8008b90 <_svfiprintf_r+0x50>
 8008b9c:	ebba 0b04 	subs.w	fp, sl, r4
 8008ba0:	d00b      	beq.n	8008bba <_svfiprintf_r+0x7a>
 8008ba2:	465b      	mov	r3, fp
 8008ba4:	4622      	mov	r2, r4
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	4638      	mov	r0, r7
 8008baa:	f7ff ff6d 	bl	8008a88 <__ssputs_r>
 8008bae:	3001      	adds	r0, #1
 8008bb0:	f000 80aa 	beq.w	8008d08 <_svfiprintf_r+0x1c8>
 8008bb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bb6:	445a      	add	r2, fp
 8008bb8:	9209      	str	r2, [sp, #36]	; 0x24
 8008bba:	f89a 3000 	ldrb.w	r3, [sl]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	f000 80a2 	beq.w	8008d08 <_svfiprintf_r+0x1c8>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bce:	f10a 0a01 	add.w	sl, sl, #1
 8008bd2:	9304      	str	r3, [sp, #16]
 8008bd4:	9307      	str	r3, [sp, #28]
 8008bd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bda:	931a      	str	r3, [sp, #104]	; 0x68
 8008bdc:	4654      	mov	r4, sl
 8008bde:	2205      	movs	r2, #5
 8008be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008be4:	4851      	ldr	r0, [pc, #324]	; (8008d2c <_svfiprintf_r+0x1ec>)
 8008be6:	f7f7 fb03 	bl	80001f0 <memchr>
 8008bea:	9a04      	ldr	r2, [sp, #16]
 8008bec:	b9d8      	cbnz	r0, 8008c26 <_svfiprintf_r+0xe6>
 8008bee:	06d0      	lsls	r0, r2, #27
 8008bf0:	bf44      	itt	mi
 8008bf2:	2320      	movmi	r3, #32
 8008bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bf8:	0711      	lsls	r1, r2, #28
 8008bfa:	bf44      	itt	mi
 8008bfc:	232b      	movmi	r3, #43	; 0x2b
 8008bfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c02:	f89a 3000 	ldrb.w	r3, [sl]
 8008c06:	2b2a      	cmp	r3, #42	; 0x2a
 8008c08:	d015      	beq.n	8008c36 <_svfiprintf_r+0xf6>
 8008c0a:	9a07      	ldr	r2, [sp, #28]
 8008c0c:	4654      	mov	r4, sl
 8008c0e:	2000      	movs	r0, #0
 8008c10:	f04f 0c0a 	mov.w	ip, #10
 8008c14:	4621      	mov	r1, r4
 8008c16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c1a:	3b30      	subs	r3, #48	; 0x30
 8008c1c:	2b09      	cmp	r3, #9
 8008c1e:	d94e      	bls.n	8008cbe <_svfiprintf_r+0x17e>
 8008c20:	b1b0      	cbz	r0, 8008c50 <_svfiprintf_r+0x110>
 8008c22:	9207      	str	r2, [sp, #28]
 8008c24:	e014      	b.n	8008c50 <_svfiprintf_r+0x110>
 8008c26:	eba0 0308 	sub.w	r3, r0, r8
 8008c2a:	fa09 f303 	lsl.w	r3, r9, r3
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	9304      	str	r3, [sp, #16]
 8008c32:	46a2      	mov	sl, r4
 8008c34:	e7d2      	b.n	8008bdc <_svfiprintf_r+0x9c>
 8008c36:	9b03      	ldr	r3, [sp, #12]
 8008c38:	1d19      	adds	r1, r3, #4
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	9103      	str	r1, [sp, #12]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	bfbb      	ittet	lt
 8008c42:	425b      	neglt	r3, r3
 8008c44:	f042 0202 	orrlt.w	r2, r2, #2
 8008c48:	9307      	strge	r3, [sp, #28]
 8008c4a:	9307      	strlt	r3, [sp, #28]
 8008c4c:	bfb8      	it	lt
 8008c4e:	9204      	strlt	r2, [sp, #16]
 8008c50:	7823      	ldrb	r3, [r4, #0]
 8008c52:	2b2e      	cmp	r3, #46	; 0x2e
 8008c54:	d10c      	bne.n	8008c70 <_svfiprintf_r+0x130>
 8008c56:	7863      	ldrb	r3, [r4, #1]
 8008c58:	2b2a      	cmp	r3, #42	; 0x2a
 8008c5a:	d135      	bne.n	8008cc8 <_svfiprintf_r+0x188>
 8008c5c:	9b03      	ldr	r3, [sp, #12]
 8008c5e:	1d1a      	adds	r2, r3, #4
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	9203      	str	r2, [sp, #12]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	bfb8      	it	lt
 8008c68:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c6c:	3402      	adds	r4, #2
 8008c6e:	9305      	str	r3, [sp, #20]
 8008c70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008d3c <_svfiprintf_r+0x1fc>
 8008c74:	7821      	ldrb	r1, [r4, #0]
 8008c76:	2203      	movs	r2, #3
 8008c78:	4650      	mov	r0, sl
 8008c7a:	f7f7 fab9 	bl	80001f0 <memchr>
 8008c7e:	b140      	cbz	r0, 8008c92 <_svfiprintf_r+0x152>
 8008c80:	2340      	movs	r3, #64	; 0x40
 8008c82:	eba0 000a 	sub.w	r0, r0, sl
 8008c86:	fa03 f000 	lsl.w	r0, r3, r0
 8008c8a:	9b04      	ldr	r3, [sp, #16]
 8008c8c:	4303      	orrs	r3, r0
 8008c8e:	3401      	adds	r4, #1
 8008c90:	9304      	str	r3, [sp, #16]
 8008c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c96:	4826      	ldr	r0, [pc, #152]	; (8008d30 <_svfiprintf_r+0x1f0>)
 8008c98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c9c:	2206      	movs	r2, #6
 8008c9e:	f7f7 faa7 	bl	80001f0 <memchr>
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	d038      	beq.n	8008d18 <_svfiprintf_r+0x1d8>
 8008ca6:	4b23      	ldr	r3, [pc, #140]	; (8008d34 <_svfiprintf_r+0x1f4>)
 8008ca8:	bb1b      	cbnz	r3, 8008cf2 <_svfiprintf_r+0x1b2>
 8008caa:	9b03      	ldr	r3, [sp, #12]
 8008cac:	3307      	adds	r3, #7
 8008cae:	f023 0307 	bic.w	r3, r3, #7
 8008cb2:	3308      	adds	r3, #8
 8008cb4:	9303      	str	r3, [sp, #12]
 8008cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cb8:	4433      	add	r3, r6
 8008cba:	9309      	str	r3, [sp, #36]	; 0x24
 8008cbc:	e767      	b.n	8008b8e <_svfiprintf_r+0x4e>
 8008cbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cc2:	460c      	mov	r4, r1
 8008cc4:	2001      	movs	r0, #1
 8008cc6:	e7a5      	b.n	8008c14 <_svfiprintf_r+0xd4>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	3401      	adds	r4, #1
 8008ccc:	9305      	str	r3, [sp, #20]
 8008cce:	4619      	mov	r1, r3
 8008cd0:	f04f 0c0a 	mov.w	ip, #10
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cda:	3a30      	subs	r2, #48	; 0x30
 8008cdc:	2a09      	cmp	r2, #9
 8008cde:	d903      	bls.n	8008ce8 <_svfiprintf_r+0x1a8>
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d0c5      	beq.n	8008c70 <_svfiprintf_r+0x130>
 8008ce4:	9105      	str	r1, [sp, #20]
 8008ce6:	e7c3      	b.n	8008c70 <_svfiprintf_r+0x130>
 8008ce8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cec:	4604      	mov	r4, r0
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e7f0      	b.n	8008cd4 <_svfiprintf_r+0x194>
 8008cf2:	ab03      	add	r3, sp, #12
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	462a      	mov	r2, r5
 8008cf8:	4b0f      	ldr	r3, [pc, #60]	; (8008d38 <_svfiprintf_r+0x1f8>)
 8008cfa:	a904      	add	r1, sp, #16
 8008cfc:	4638      	mov	r0, r7
 8008cfe:	f7fe f81b 	bl	8006d38 <_printf_float>
 8008d02:	1c42      	adds	r2, r0, #1
 8008d04:	4606      	mov	r6, r0
 8008d06:	d1d6      	bne.n	8008cb6 <_svfiprintf_r+0x176>
 8008d08:	89ab      	ldrh	r3, [r5, #12]
 8008d0a:	065b      	lsls	r3, r3, #25
 8008d0c:	f53f af2c 	bmi.w	8008b68 <_svfiprintf_r+0x28>
 8008d10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d12:	b01d      	add	sp, #116	; 0x74
 8008d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d18:	ab03      	add	r3, sp, #12
 8008d1a:	9300      	str	r3, [sp, #0]
 8008d1c:	462a      	mov	r2, r5
 8008d1e:	4b06      	ldr	r3, [pc, #24]	; (8008d38 <_svfiprintf_r+0x1f8>)
 8008d20:	a904      	add	r1, sp, #16
 8008d22:	4638      	mov	r0, r7
 8008d24:	f7fe faac 	bl	8007280 <_printf_i>
 8008d28:	e7eb      	b.n	8008d02 <_svfiprintf_r+0x1c2>
 8008d2a:	bf00      	nop
 8008d2c:	0800b074 	.word	0x0800b074
 8008d30:	0800b07e 	.word	0x0800b07e
 8008d34:	08006d39 	.word	0x08006d39
 8008d38:	08008a89 	.word	0x08008a89
 8008d3c:	0800b07a 	.word	0x0800b07a

08008d40 <_sbrk_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	4d06      	ldr	r5, [pc, #24]	; (8008d5c <_sbrk_r+0x1c>)
 8008d44:	2300      	movs	r3, #0
 8008d46:	4604      	mov	r4, r0
 8008d48:	4608      	mov	r0, r1
 8008d4a:	602b      	str	r3, [r5, #0]
 8008d4c:	f7f9 feea 	bl	8002b24 <_sbrk>
 8008d50:	1c43      	adds	r3, r0, #1
 8008d52:	d102      	bne.n	8008d5a <_sbrk_r+0x1a>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b103      	cbz	r3, 8008d5a <_sbrk_r+0x1a>
 8008d58:	6023      	str	r3, [r4, #0]
 8008d5a:	bd38      	pop	{r3, r4, r5, pc}
 8008d5c:	20000450 	.word	0x20000450

08008d60 <__assert_func>:
 8008d60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d62:	4614      	mov	r4, r2
 8008d64:	461a      	mov	r2, r3
 8008d66:	4b09      	ldr	r3, [pc, #36]	; (8008d8c <__assert_func+0x2c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4605      	mov	r5, r0
 8008d6c:	68d8      	ldr	r0, [r3, #12]
 8008d6e:	b14c      	cbz	r4, 8008d84 <__assert_func+0x24>
 8008d70:	4b07      	ldr	r3, [pc, #28]	; (8008d90 <__assert_func+0x30>)
 8008d72:	9100      	str	r1, [sp, #0]
 8008d74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d78:	4906      	ldr	r1, [pc, #24]	; (8008d94 <__assert_func+0x34>)
 8008d7a:	462b      	mov	r3, r5
 8008d7c:	f000 f80e 	bl	8008d9c <fiprintf>
 8008d80:	f000 faa4 	bl	80092cc <abort>
 8008d84:	4b04      	ldr	r3, [pc, #16]	; (8008d98 <__assert_func+0x38>)
 8008d86:	461c      	mov	r4, r3
 8008d88:	e7f3      	b.n	8008d72 <__assert_func+0x12>
 8008d8a:	bf00      	nop
 8008d8c:	20000010 	.word	0x20000010
 8008d90:	0800b085 	.word	0x0800b085
 8008d94:	0800b092 	.word	0x0800b092
 8008d98:	0800b0c0 	.word	0x0800b0c0

08008d9c <fiprintf>:
 8008d9c:	b40e      	push	{r1, r2, r3}
 8008d9e:	b503      	push	{r0, r1, lr}
 8008da0:	4601      	mov	r1, r0
 8008da2:	ab03      	add	r3, sp, #12
 8008da4:	4805      	ldr	r0, [pc, #20]	; (8008dbc <fiprintf+0x20>)
 8008da6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008daa:	6800      	ldr	r0, [r0, #0]
 8008dac:	9301      	str	r3, [sp, #4]
 8008dae:	f000 f88f 	bl	8008ed0 <_vfiprintf_r>
 8008db2:	b002      	add	sp, #8
 8008db4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008db8:	b003      	add	sp, #12
 8008dba:	4770      	bx	lr
 8008dbc:	20000010 	.word	0x20000010

08008dc0 <__ascii_mbtowc>:
 8008dc0:	b082      	sub	sp, #8
 8008dc2:	b901      	cbnz	r1, 8008dc6 <__ascii_mbtowc+0x6>
 8008dc4:	a901      	add	r1, sp, #4
 8008dc6:	b142      	cbz	r2, 8008dda <__ascii_mbtowc+0x1a>
 8008dc8:	b14b      	cbz	r3, 8008dde <__ascii_mbtowc+0x1e>
 8008dca:	7813      	ldrb	r3, [r2, #0]
 8008dcc:	600b      	str	r3, [r1, #0]
 8008dce:	7812      	ldrb	r2, [r2, #0]
 8008dd0:	1e10      	subs	r0, r2, #0
 8008dd2:	bf18      	it	ne
 8008dd4:	2001      	movne	r0, #1
 8008dd6:	b002      	add	sp, #8
 8008dd8:	4770      	bx	lr
 8008dda:	4610      	mov	r0, r2
 8008ddc:	e7fb      	b.n	8008dd6 <__ascii_mbtowc+0x16>
 8008dde:	f06f 0001 	mvn.w	r0, #1
 8008de2:	e7f8      	b.n	8008dd6 <__ascii_mbtowc+0x16>

08008de4 <memmove>:
 8008de4:	4288      	cmp	r0, r1
 8008de6:	b510      	push	{r4, lr}
 8008de8:	eb01 0402 	add.w	r4, r1, r2
 8008dec:	d902      	bls.n	8008df4 <memmove+0x10>
 8008dee:	4284      	cmp	r4, r0
 8008df0:	4623      	mov	r3, r4
 8008df2:	d807      	bhi.n	8008e04 <memmove+0x20>
 8008df4:	1e43      	subs	r3, r0, #1
 8008df6:	42a1      	cmp	r1, r4
 8008df8:	d008      	beq.n	8008e0c <memmove+0x28>
 8008dfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e02:	e7f8      	b.n	8008df6 <memmove+0x12>
 8008e04:	4402      	add	r2, r0
 8008e06:	4601      	mov	r1, r0
 8008e08:	428a      	cmp	r2, r1
 8008e0a:	d100      	bne.n	8008e0e <memmove+0x2a>
 8008e0c:	bd10      	pop	{r4, pc}
 8008e0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e16:	e7f7      	b.n	8008e08 <memmove+0x24>

08008e18 <__malloc_lock>:
 8008e18:	4801      	ldr	r0, [pc, #4]	; (8008e20 <__malloc_lock+0x8>)
 8008e1a:	f000 bc17 	b.w	800964c <__retarget_lock_acquire_recursive>
 8008e1e:	bf00      	nop
 8008e20:	20000458 	.word	0x20000458

08008e24 <__malloc_unlock>:
 8008e24:	4801      	ldr	r0, [pc, #4]	; (8008e2c <__malloc_unlock+0x8>)
 8008e26:	f000 bc12 	b.w	800964e <__retarget_lock_release_recursive>
 8008e2a:	bf00      	nop
 8008e2c:	20000458 	.word	0x20000458

08008e30 <_realloc_r>:
 8008e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e32:	4607      	mov	r7, r0
 8008e34:	4614      	mov	r4, r2
 8008e36:	460e      	mov	r6, r1
 8008e38:	b921      	cbnz	r1, 8008e44 <_realloc_r+0x14>
 8008e3a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008e3e:	4611      	mov	r1, r2
 8008e40:	f7ff bdc8 	b.w	80089d4 <_malloc_r>
 8008e44:	b922      	cbnz	r2, 8008e50 <_realloc_r+0x20>
 8008e46:	f7ff fd75 	bl	8008934 <_free_r>
 8008e4a:	4625      	mov	r5, r4
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e50:	f000 fc62 	bl	8009718 <_malloc_usable_size_r>
 8008e54:	42a0      	cmp	r0, r4
 8008e56:	d20f      	bcs.n	8008e78 <_realloc_r+0x48>
 8008e58:	4621      	mov	r1, r4
 8008e5a:	4638      	mov	r0, r7
 8008e5c:	f7ff fdba 	bl	80089d4 <_malloc_r>
 8008e60:	4605      	mov	r5, r0
 8008e62:	2800      	cmp	r0, #0
 8008e64:	d0f2      	beq.n	8008e4c <_realloc_r+0x1c>
 8008e66:	4631      	mov	r1, r6
 8008e68:	4622      	mov	r2, r4
 8008e6a:	f7fd feaf 	bl	8006bcc <memcpy>
 8008e6e:	4631      	mov	r1, r6
 8008e70:	4638      	mov	r0, r7
 8008e72:	f7ff fd5f 	bl	8008934 <_free_r>
 8008e76:	e7e9      	b.n	8008e4c <_realloc_r+0x1c>
 8008e78:	4635      	mov	r5, r6
 8008e7a:	e7e7      	b.n	8008e4c <_realloc_r+0x1c>

08008e7c <__sfputc_r>:
 8008e7c:	6893      	ldr	r3, [r2, #8]
 8008e7e:	3b01      	subs	r3, #1
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	b410      	push	{r4}
 8008e84:	6093      	str	r3, [r2, #8]
 8008e86:	da08      	bge.n	8008e9a <__sfputc_r+0x1e>
 8008e88:	6994      	ldr	r4, [r2, #24]
 8008e8a:	42a3      	cmp	r3, r4
 8008e8c:	db01      	blt.n	8008e92 <__sfputc_r+0x16>
 8008e8e:	290a      	cmp	r1, #10
 8008e90:	d103      	bne.n	8008e9a <__sfputc_r+0x1e>
 8008e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e96:	f000 b94b 	b.w	8009130 <__swbuf_r>
 8008e9a:	6813      	ldr	r3, [r2, #0]
 8008e9c:	1c58      	adds	r0, r3, #1
 8008e9e:	6010      	str	r0, [r2, #0]
 8008ea0:	7019      	strb	r1, [r3, #0]
 8008ea2:	4608      	mov	r0, r1
 8008ea4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ea8:	4770      	bx	lr

08008eaa <__sfputs_r>:
 8008eaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eac:	4606      	mov	r6, r0
 8008eae:	460f      	mov	r7, r1
 8008eb0:	4614      	mov	r4, r2
 8008eb2:	18d5      	adds	r5, r2, r3
 8008eb4:	42ac      	cmp	r4, r5
 8008eb6:	d101      	bne.n	8008ebc <__sfputs_r+0x12>
 8008eb8:	2000      	movs	r0, #0
 8008eba:	e007      	b.n	8008ecc <__sfputs_r+0x22>
 8008ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ec0:	463a      	mov	r2, r7
 8008ec2:	4630      	mov	r0, r6
 8008ec4:	f7ff ffda 	bl	8008e7c <__sfputc_r>
 8008ec8:	1c43      	adds	r3, r0, #1
 8008eca:	d1f3      	bne.n	8008eb4 <__sfputs_r+0xa>
 8008ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ed0 <_vfiprintf_r>:
 8008ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed4:	460d      	mov	r5, r1
 8008ed6:	b09d      	sub	sp, #116	; 0x74
 8008ed8:	4614      	mov	r4, r2
 8008eda:	4698      	mov	r8, r3
 8008edc:	4606      	mov	r6, r0
 8008ede:	b118      	cbz	r0, 8008ee8 <_vfiprintf_r+0x18>
 8008ee0:	6983      	ldr	r3, [r0, #24]
 8008ee2:	b90b      	cbnz	r3, 8008ee8 <_vfiprintf_r+0x18>
 8008ee4:	f000 fb14 	bl	8009510 <__sinit>
 8008ee8:	4b89      	ldr	r3, [pc, #548]	; (8009110 <_vfiprintf_r+0x240>)
 8008eea:	429d      	cmp	r5, r3
 8008eec:	d11b      	bne.n	8008f26 <_vfiprintf_r+0x56>
 8008eee:	6875      	ldr	r5, [r6, #4]
 8008ef0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ef2:	07d9      	lsls	r1, r3, #31
 8008ef4:	d405      	bmi.n	8008f02 <_vfiprintf_r+0x32>
 8008ef6:	89ab      	ldrh	r3, [r5, #12]
 8008ef8:	059a      	lsls	r2, r3, #22
 8008efa:	d402      	bmi.n	8008f02 <_vfiprintf_r+0x32>
 8008efc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008efe:	f000 fba5 	bl	800964c <__retarget_lock_acquire_recursive>
 8008f02:	89ab      	ldrh	r3, [r5, #12]
 8008f04:	071b      	lsls	r3, r3, #28
 8008f06:	d501      	bpl.n	8008f0c <_vfiprintf_r+0x3c>
 8008f08:	692b      	ldr	r3, [r5, #16]
 8008f0a:	b9eb      	cbnz	r3, 8008f48 <_vfiprintf_r+0x78>
 8008f0c:	4629      	mov	r1, r5
 8008f0e:	4630      	mov	r0, r6
 8008f10:	f000 f96e 	bl	80091f0 <__swsetup_r>
 8008f14:	b1c0      	cbz	r0, 8008f48 <_vfiprintf_r+0x78>
 8008f16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f18:	07dc      	lsls	r4, r3, #31
 8008f1a:	d50e      	bpl.n	8008f3a <_vfiprintf_r+0x6a>
 8008f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f20:	b01d      	add	sp, #116	; 0x74
 8008f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f26:	4b7b      	ldr	r3, [pc, #492]	; (8009114 <_vfiprintf_r+0x244>)
 8008f28:	429d      	cmp	r5, r3
 8008f2a:	d101      	bne.n	8008f30 <_vfiprintf_r+0x60>
 8008f2c:	68b5      	ldr	r5, [r6, #8]
 8008f2e:	e7df      	b.n	8008ef0 <_vfiprintf_r+0x20>
 8008f30:	4b79      	ldr	r3, [pc, #484]	; (8009118 <_vfiprintf_r+0x248>)
 8008f32:	429d      	cmp	r5, r3
 8008f34:	bf08      	it	eq
 8008f36:	68f5      	ldreq	r5, [r6, #12]
 8008f38:	e7da      	b.n	8008ef0 <_vfiprintf_r+0x20>
 8008f3a:	89ab      	ldrh	r3, [r5, #12]
 8008f3c:	0598      	lsls	r0, r3, #22
 8008f3e:	d4ed      	bmi.n	8008f1c <_vfiprintf_r+0x4c>
 8008f40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f42:	f000 fb84 	bl	800964e <__retarget_lock_release_recursive>
 8008f46:	e7e9      	b.n	8008f1c <_vfiprintf_r+0x4c>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f4c:	2320      	movs	r3, #32
 8008f4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f52:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f56:	2330      	movs	r3, #48	; 0x30
 8008f58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800911c <_vfiprintf_r+0x24c>
 8008f5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f60:	f04f 0901 	mov.w	r9, #1
 8008f64:	4623      	mov	r3, r4
 8008f66:	469a      	mov	sl, r3
 8008f68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f6c:	b10a      	cbz	r2, 8008f72 <_vfiprintf_r+0xa2>
 8008f6e:	2a25      	cmp	r2, #37	; 0x25
 8008f70:	d1f9      	bne.n	8008f66 <_vfiprintf_r+0x96>
 8008f72:	ebba 0b04 	subs.w	fp, sl, r4
 8008f76:	d00b      	beq.n	8008f90 <_vfiprintf_r+0xc0>
 8008f78:	465b      	mov	r3, fp
 8008f7a:	4622      	mov	r2, r4
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	4630      	mov	r0, r6
 8008f80:	f7ff ff93 	bl	8008eaa <__sfputs_r>
 8008f84:	3001      	adds	r0, #1
 8008f86:	f000 80aa 	beq.w	80090de <_vfiprintf_r+0x20e>
 8008f8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f8c:	445a      	add	r2, fp
 8008f8e:	9209      	str	r2, [sp, #36]	; 0x24
 8008f90:	f89a 3000 	ldrb.w	r3, [sl]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	f000 80a2 	beq.w	80090de <_vfiprintf_r+0x20e>
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8008fa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fa4:	f10a 0a01 	add.w	sl, sl, #1
 8008fa8:	9304      	str	r3, [sp, #16]
 8008faa:	9307      	str	r3, [sp, #28]
 8008fac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fb0:	931a      	str	r3, [sp, #104]	; 0x68
 8008fb2:	4654      	mov	r4, sl
 8008fb4:	2205      	movs	r2, #5
 8008fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fba:	4858      	ldr	r0, [pc, #352]	; (800911c <_vfiprintf_r+0x24c>)
 8008fbc:	f7f7 f918 	bl	80001f0 <memchr>
 8008fc0:	9a04      	ldr	r2, [sp, #16]
 8008fc2:	b9d8      	cbnz	r0, 8008ffc <_vfiprintf_r+0x12c>
 8008fc4:	06d1      	lsls	r1, r2, #27
 8008fc6:	bf44      	itt	mi
 8008fc8:	2320      	movmi	r3, #32
 8008fca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fce:	0713      	lsls	r3, r2, #28
 8008fd0:	bf44      	itt	mi
 8008fd2:	232b      	movmi	r3, #43	; 0x2b
 8008fd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fd8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fdc:	2b2a      	cmp	r3, #42	; 0x2a
 8008fde:	d015      	beq.n	800900c <_vfiprintf_r+0x13c>
 8008fe0:	9a07      	ldr	r2, [sp, #28]
 8008fe2:	4654      	mov	r4, sl
 8008fe4:	2000      	movs	r0, #0
 8008fe6:	f04f 0c0a 	mov.w	ip, #10
 8008fea:	4621      	mov	r1, r4
 8008fec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ff0:	3b30      	subs	r3, #48	; 0x30
 8008ff2:	2b09      	cmp	r3, #9
 8008ff4:	d94e      	bls.n	8009094 <_vfiprintf_r+0x1c4>
 8008ff6:	b1b0      	cbz	r0, 8009026 <_vfiprintf_r+0x156>
 8008ff8:	9207      	str	r2, [sp, #28]
 8008ffa:	e014      	b.n	8009026 <_vfiprintf_r+0x156>
 8008ffc:	eba0 0308 	sub.w	r3, r0, r8
 8009000:	fa09 f303 	lsl.w	r3, r9, r3
 8009004:	4313      	orrs	r3, r2
 8009006:	9304      	str	r3, [sp, #16]
 8009008:	46a2      	mov	sl, r4
 800900a:	e7d2      	b.n	8008fb2 <_vfiprintf_r+0xe2>
 800900c:	9b03      	ldr	r3, [sp, #12]
 800900e:	1d19      	adds	r1, r3, #4
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	9103      	str	r1, [sp, #12]
 8009014:	2b00      	cmp	r3, #0
 8009016:	bfbb      	ittet	lt
 8009018:	425b      	neglt	r3, r3
 800901a:	f042 0202 	orrlt.w	r2, r2, #2
 800901e:	9307      	strge	r3, [sp, #28]
 8009020:	9307      	strlt	r3, [sp, #28]
 8009022:	bfb8      	it	lt
 8009024:	9204      	strlt	r2, [sp, #16]
 8009026:	7823      	ldrb	r3, [r4, #0]
 8009028:	2b2e      	cmp	r3, #46	; 0x2e
 800902a:	d10c      	bne.n	8009046 <_vfiprintf_r+0x176>
 800902c:	7863      	ldrb	r3, [r4, #1]
 800902e:	2b2a      	cmp	r3, #42	; 0x2a
 8009030:	d135      	bne.n	800909e <_vfiprintf_r+0x1ce>
 8009032:	9b03      	ldr	r3, [sp, #12]
 8009034:	1d1a      	adds	r2, r3, #4
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	9203      	str	r2, [sp, #12]
 800903a:	2b00      	cmp	r3, #0
 800903c:	bfb8      	it	lt
 800903e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009042:	3402      	adds	r4, #2
 8009044:	9305      	str	r3, [sp, #20]
 8009046:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800912c <_vfiprintf_r+0x25c>
 800904a:	7821      	ldrb	r1, [r4, #0]
 800904c:	2203      	movs	r2, #3
 800904e:	4650      	mov	r0, sl
 8009050:	f7f7 f8ce 	bl	80001f0 <memchr>
 8009054:	b140      	cbz	r0, 8009068 <_vfiprintf_r+0x198>
 8009056:	2340      	movs	r3, #64	; 0x40
 8009058:	eba0 000a 	sub.w	r0, r0, sl
 800905c:	fa03 f000 	lsl.w	r0, r3, r0
 8009060:	9b04      	ldr	r3, [sp, #16]
 8009062:	4303      	orrs	r3, r0
 8009064:	3401      	adds	r4, #1
 8009066:	9304      	str	r3, [sp, #16]
 8009068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800906c:	482c      	ldr	r0, [pc, #176]	; (8009120 <_vfiprintf_r+0x250>)
 800906e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009072:	2206      	movs	r2, #6
 8009074:	f7f7 f8bc 	bl	80001f0 <memchr>
 8009078:	2800      	cmp	r0, #0
 800907a:	d03f      	beq.n	80090fc <_vfiprintf_r+0x22c>
 800907c:	4b29      	ldr	r3, [pc, #164]	; (8009124 <_vfiprintf_r+0x254>)
 800907e:	bb1b      	cbnz	r3, 80090c8 <_vfiprintf_r+0x1f8>
 8009080:	9b03      	ldr	r3, [sp, #12]
 8009082:	3307      	adds	r3, #7
 8009084:	f023 0307 	bic.w	r3, r3, #7
 8009088:	3308      	adds	r3, #8
 800908a:	9303      	str	r3, [sp, #12]
 800908c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800908e:	443b      	add	r3, r7
 8009090:	9309      	str	r3, [sp, #36]	; 0x24
 8009092:	e767      	b.n	8008f64 <_vfiprintf_r+0x94>
 8009094:	fb0c 3202 	mla	r2, ip, r2, r3
 8009098:	460c      	mov	r4, r1
 800909a:	2001      	movs	r0, #1
 800909c:	e7a5      	b.n	8008fea <_vfiprintf_r+0x11a>
 800909e:	2300      	movs	r3, #0
 80090a0:	3401      	adds	r4, #1
 80090a2:	9305      	str	r3, [sp, #20]
 80090a4:	4619      	mov	r1, r3
 80090a6:	f04f 0c0a 	mov.w	ip, #10
 80090aa:	4620      	mov	r0, r4
 80090ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090b0:	3a30      	subs	r2, #48	; 0x30
 80090b2:	2a09      	cmp	r2, #9
 80090b4:	d903      	bls.n	80090be <_vfiprintf_r+0x1ee>
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d0c5      	beq.n	8009046 <_vfiprintf_r+0x176>
 80090ba:	9105      	str	r1, [sp, #20]
 80090bc:	e7c3      	b.n	8009046 <_vfiprintf_r+0x176>
 80090be:	fb0c 2101 	mla	r1, ip, r1, r2
 80090c2:	4604      	mov	r4, r0
 80090c4:	2301      	movs	r3, #1
 80090c6:	e7f0      	b.n	80090aa <_vfiprintf_r+0x1da>
 80090c8:	ab03      	add	r3, sp, #12
 80090ca:	9300      	str	r3, [sp, #0]
 80090cc:	462a      	mov	r2, r5
 80090ce:	4b16      	ldr	r3, [pc, #88]	; (8009128 <_vfiprintf_r+0x258>)
 80090d0:	a904      	add	r1, sp, #16
 80090d2:	4630      	mov	r0, r6
 80090d4:	f7fd fe30 	bl	8006d38 <_printf_float>
 80090d8:	4607      	mov	r7, r0
 80090da:	1c78      	adds	r0, r7, #1
 80090dc:	d1d6      	bne.n	800908c <_vfiprintf_r+0x1bc>
 80090de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090e0:	07d9      	lsls	r1, r3, #31
 80090e2:	d405      	bmi.n	80090f0 <_vfiprintf_r+0x220>
 80090e4:	89ab      	ldrh	r3, [r5, #12]
 80090e6:	059a      	lsls	r2, r3, #22
 80090e8:	d402      	bmi.n	80090f0 <_vfiprintf_r+0x220>
 80090ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090ec:	f000 faaf 	bl	800964e <__retarget_lock_release_recursive>
 80090f0:	89ab      	ldrh	r3, [r5, #12]
 80090f2:	065b      	lsls	r3, r3, #25
 80090f4:	f53f af12 	bmi.w	8008f1c <_vfiprintf_r+0x4c>
 80090f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090fa:	e711      	b.n	8008f20 <_vfiprintf_r+0x50>
 80090fc:	ab03      	add	r3, sp, #12
 80090fe:	9300      	str	r3, [sp, #0]
 8009100:	462a      	mov	r2, r5
 8009102:	4b09      	ldr	r3, [pc, #36]	; (8009128 <_vfiprintf_r+0x258>)
 8009104:	a904      	add	r1, sp, #16
 8009106:	4630      	mov	r0, r6
 8009108:	f7fe f8ba 	bl	8007280 <_printf_i>
 800910c:	e7e4      	b.n	80090d8 <_vfiprintf_r+0x208>
 800910e:	bf00      	nop
 8009110:	0800b1ec 	.word	0x0800b1ec
 8009114:	0800b20c 	.word	0x0800b20c
 8009118:	0800b1cc 	.word	0x0800b1cc
 800911c:	0800b074 	.word	0x0800b074
 8009120:	0800b07e 	.word	0x0800b07e
 8009124:	08006d39 	.word	0x08006d39
 8009128:	08008eab 	.word	0x08008eab
 800912c:	0800b07a 	.word	0x0800b07a

08009130 <__swbuf_r>:
 8009130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009132:	460e      	mov	r6, r1
 8009134:	4614      	mov	r4, r2
 8009136:	4605      	mov	r5, r0
 8009138:	b118      	cbz	r0, 8009142 <__swbuf_r+0x12>
 800913a:	6983      	ldr	r3, [r0, #24]
 800913c:	b90b      	cbnz	r3, 8009142 <__swbuf_r+0x12>
 800913e:	f000 f9e7 	bl	8009510 <__sinit>
 8009142:	4b21      	ldr	r3, [pc, #132]	; (80091c8 <__swbuf_r+0x98>)
 8009144:	429c      	cmp	r4, r3
 8009146:	d12b      	bne.n	80091a0 <__swbuf_r+0x70>
 8009148:	686c      	ldr	r4, [r5, #4]
 800914a:	69a3      	ldr	r3, [r4, #24]
 800914c:	60a3      	str	r3, [r4, #8]
 800914e:	89a3      	ldrh	r3, [r4, #12]
 8009150:	071a      	lsls	r2, r3, #28
 8009152:	d52f      	bpl.n	80091b4 <__swbuf_r+0x84>
 8009154:	6923      	ldr	r3, [r4, #16]
 8009156:	b36b      	cbz	r3, 80091b4 <__swbuf_r+0x84>
 8009158:	6923      	ldr	r3, [r4, #16]
 800915a:	6820      	ldr	r0, [r4, #0]
 800915c:	1ac0      	subs	r0, r0, r3
 800915e:	6963      	ldr	r3, [r4, #20]
 8009160:	b2f6      	uxtb	r6, r6
 8009162:	4283      	cmp	r3, r0
 8009164:	4637      	mov	r7, r6
 8009166:	dc04      	bgt.n	8009172 <__swbuf_r+0x42>
 8009168:	4621      	mov	r1, r4
 800916a:	4628      	mov	r0, r5
 800916c:	f000 f93c 	bl	80093e8 <_fflush_r>
 8009170:	bb30      	cbnz	r0, 80091c0 <__swbuf_r+0x90>
 8009172:	68a3      	ldr	r3, [r4, #8]
 8009174:	3b01      	subs	r3, #1
 8009176:	60a3      	str	r3, [r4, #8]
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	1c5a      	adds	r2, r3, #1
 800917c:	6022      	str	r2, [r4, #0]
 800917e:	701e      	strb	r6, [r3, #0]
 8009180:	6963      	ldr	r3, [r4, #20]
 8009182:	3001      	adds	r0, #1
 8009184:	4283      	cmp	r3, r0
 8009186:	d004      	beq.n	8009192 <__swbuf_r+0x62>
 8009188:	89a3      	ldrh	r3, [r4, #12]
 800918a:	07db      	lsls	r3, r3, #31
 800918c:	d506      	bpl.n	800919c <__swbuf_r+0x6c>
 800918e:	2e0a      	cmp	r6, #10
 8009190:	d104      	bne.n	800919c <__swbuf_r+0x6c>
 8009192:	4621      	mov	r1, r4
 8009194:	4628      	mov	r0, r5
 8009196:	f000 f927 	bl	80093e8 <_fflush_r>
 800919a:	b988      	cbnz	r0, 80091c0 <__swbuf_r+0x90>
 800919c:	4638      	mov	r0, r7
 800919e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091a0:	4b0a      	ldr	r3, [pc, #40]	; (80091cc <__swbuf_r+0x9c>)
 80091a2:	429c      	cmp	r4, r3
 80091a4:	d101      	bne.n	80091aa <__swbuf_r+0x7a>
 80091a6:	68ac      	ldr	r4, [r5, #8]
 80091a8:	e7cf      	b.n	800914a <__swbuf_r+0x1a>
 80091aa:	4b09      	ldr	r3, [pc, #36]	; (80091d0 <__swbuf_r+0xa0>)
 80091ac:	429c      	cmp	r4, r3
 80091ae:	bf08      	it	eq
 80091b0:	68ec      	ldreq	r4, [r5, #12]
 80091b2:	e7ca      	b.n	800914a <__swbuf_r+0x1a>
 80091b4:	4621      	mov	r1, r4
 80091b6:	4628      	mov	r0, r5
 80091b8:	f000 f81a 	bl	80091f0 <__swsetup_r>
 80091bc:	2800      	cmp	r0, #0
 80091be:	d0cb      	beq.n	8009158 <__swbuf_r+0x28>
 80091c0:	f04f 37ff 	mov.w	r7, #4294967295
 80091c4:	e7ea      	b.n	800919c <__swbuf_r+0x6c>
 80091c6:	bf00      	nop
 80091c8:	0800b1ec 	.word	0x0800b1ec
 80091cc:	0800b20c 	.word	0x0800b20c
 80091d0:	0800b1cc 	.word	0x0800b1cc

080091d4 <__ascii_wctomb>:
 80091d4:	b149      	cbz	r1, 80091ea <__ascii_wctomb+0x16>
 80091d6:	2aff      	cmp	r2, #255	; 0xff
 80091d8:	bf85      	ittet	hi
 80091da:	238a      	movhi	r3, #138	; 0x8a
 80091dc:	6003      	strhi	r3, [r0, #0]
 80091de:	700a      	strbls	r2, [r1, #0]
 80091e0:	f04f 30ff 	movhi.w	r0, #4294967295
 80091e4:	bf98      	it	ls
 80091e6:	2001      	movls	r0, #1
 80091e8:	4770      	bx	lr
 80091ea:	4608      	mov	r0, r1
 80091ec:	4770      	bx	lr
	...

080091f0 <__swsetup_r>:
 80091f0:	4b32      	ldr	r3, [pc, #200]	; (80092bc <__swsetup_r+0xcc>)
 80091f2:	b570      	push	{r4, r5, r6, lr}
 80091f4:	681d      	ldr	r5, [r3, #0]
 80091f6:	4606      	mov	r6, r0
 80091f8:	460c      	mov	r4, r1
 80091fa:	b125      	cbz	r5, 8009206 <__swsetup_r+0x16>
 80091fc:	69ab      	ldr	r3, [r5, #24]
 80091fe:	b913      	cbnz	r3, 8009206 <__swsetup_r+0x16>
 8009200:	4628      	mov	r0, r5
 8009202:	f000 f985 	bl	8009510 <__sinit>
 8009206:	4b2e      	ldr	r3, [pc, #184]	; (80092c0 <__swsetup_r+0xd0>)
 8009208:	429c      	cmp	r4, r3
 800920a:	d10f      	bne.n	800922c <__swsetup_r+0x3c>
 800920c:	686c      	ldr	r4, [r5, #4]
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009214:	0719      	lsls	r1, r3, #28
 8009216:	d42c      	bmi.n	8009272 <__swsetup_r+0x82>
 8009218:	06dd      	lsls	r5, r3, #27
 800921a:	d411      	bmi.n	8009240 <__swsetup_r+0x50>
 800921c:	2309      	movs	r3, #9
 800921e:	6033      	str	r3, [r6, #0]
 8009220:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009224:	81a3      	strh	r3, [r4, #12]
 8009226:	f04f 30ff 	mov.w	r0, #4294967295
 800922a:	e03e      	b.n	80092aa <__swsetup_r+0xba>
 800922c:	4b25      	ldr	r3, [pc, #148]	; (80092c4 <__swsetup_r+0xd4>)
 800922e:	429c      	cmp	r4, r3
 8009230:	d101      	bne.n	8009236 <__swsetup_r+0x46>
 8009232:	68ac      	ldr	r4, [r5, #8]
 8009234:	e7eb      	b.n	800920e <__swsetup_r+0x1e>
 8009236:	4b24      	ldr	r3, [pc, #144]	; (80092c8 <__swsetup_r+0xd8>)
 8009238:	429c      	cmp	r4, r3
 800923a:	bf08      	it	eq
 800923c:	68ec      	ldreq	r4, [r5, #12]
 800923e:	e7e6      	b.n	800920e <__swsetup_r+0x1e>
 8009240:	0758      	lsls	r0, r3, #29
 8009242:	d512      	bpl.n	800926a <__swsetup_r+0x7a>
 8009244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009246:	b141      	cbz	r1, 800925a <__swsetup_r+0x6a>
 8009248:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800924c:	4299      	cmp	r1, r3
 800924e:	d002      	beq.n	8009256 <__swsetup_r+0x66>
 8009250:	4630      	mov	r0, r6
 8009252:	f7ff fb6f 	bl	8008934 <_free_r>
 8009256:	2300      	movs	r3, #0
 8009258:	6363      	str	r3, [r4, #52]	; 0x34
 800925a:	89a3      	ldrh	r3, [r4, #12]
 800925c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009260:	81a3      	strh	r3, [r4, #12]
 8009262:	2300      	movs	r3, #0
 8009264:	6063      	str	r3, [r4, #4]
 8009266:	6923      	ldr	r3, [r4, #16]
 8009268:	6023      	str	r3, [r4, #0]
 800926a:	89a3      	ldrh	r3, [r4, #12]
 800926c:	f043 0308 	orr.w	r3, r3, #8
 8009270:	81a3      	strh	r3, [r4, #12]
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	b94b      	cbnz	r3, 800928a <__swsetup_r+0x9a>
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800927c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009280:	d003      	beq.n	800928a <__swsetup_r+0x9a>
 8009282:	4621      	mov	r1, r4
 8009284:	4630      	mov	r0, r6
 8009286:	f000 fa07 	bl	8009698 <__smakebuf_r>
 800928a:	89a0      	ldrh	r0, [r4, #12]
 800928c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009290:	f010 0301 	ands.w	r3, r0, #1
 8009294:	d00a      	beq.n	80092ac <__swsetup_r+0xbc>
 8009296:	2300      	movs	r3, #0
 8009298:	60a3      	str	r3, [r4, #8]
 800929a:	6963      	ldr	r3, [r4, #20]
 800929c:	425b      	negs	r3, r3
 800929e:	61a3      	str	r3, [r4, #24]
 80092a0:	6923      	ldr	r3, [r4, #16]
 80092a2:	b943      	cbnz	r3, 80092b6 <__swsetup_r+0xc6>
 80092a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092a8:	d1ba      	bne.n	8009220 <__swsetup_r+0x30>
 80092aa:	bd70      	pop	{r4, r5, r6, pc}
 80092ac:	0781      	lsls	r1, r0, #30
 80092ae:	bf58      	it	pl
 80092b0:	6963      	ldrpl	r3, [r4, #20]
 80092b2:	60a3      	str	r3, [r4, #8]
 80092b4:	e7f4      	b.n	80092a0 <__swsetup_r+0xb0>
 80092b6:	2000      	movs	r0, #0
 80092b8:	e7f7      	b.n	80092aa <__swsetup_r+0xba>
 80092ba:	bf00      	nop
 80092bc:	20000010 	.word	0x20000010
 80092c0:	0800b1ec 	.word	0x0800b1ec
 80092c4:	0800b20c 	.word	0x0800b20c
 80092c8:	0800b1cc 	.word	0x0800b1cc

080092cc <abort>:
 80092cc:	b508      	push	{r3, lr}
 80092ce:	2006      	movs	r0, #6
 80092d0:	f000 fa52 	bl	8009778 <raise>
 80092d4:	2001      	movs	r0, #1
 80092d6:	f7f9 fbad 	bl	8002a34 <_exit>
	...

080092dc <__sflush_r>:
 80092dc:	898a      	ldrh	r2, [r1, #12]
 80092de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092e2:	4605      	mov	r5, r0
 80092e4:	0710      	lsls	r0, r2, #28
 80092e6:	460c      	mov	r4, r1
 80092e8:	d458      	bmi.n	800939c <__sflush_r+0xc0>
 80092ea:	684b      	ldr	r3, [r1, #4]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	dc05      	bgt.n	80092fc <__sflush_r+0x20>
 80092f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	dc02      	bgt.n	80092fc <__sflush_r+0x20>
 80092f6:	2000      	movs	r0, #0
 80092f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092fe:	2e00      	cmp	r6, #0
 8009300:	d0f9      	beq.n	80092f6 <__sflush_r+0x1a>
 8009302:	2300      	movs	r3, #0
 8009304:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009308:	682f      	ldr	r7, [r5, #0]
 800930a:	602b      	str	r3, [r5, #0]
 800930c:	d032      	beq.n	8009374 <__sflush_r+0x98>
 800930e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009310:	89a3      	ldrh	r3, [r4, #12]
 8009312:	075a      	lsls	r2, r3, #29
 8009314:	d505      	bpl.n	8009322 <__sflush_r+0x46>
 8009316:	6863      	ldr	r3, [r4, #4]
 8009318:	1ac0      	subs	r0, r0, r3
 800931a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800931c:	b10b      	cbz	r3, 8009322 <__sflush_r+0x46>
 800931e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009320:	1ac0      	subs	r0, r0, r3
 8009322:	2300      	movs	r3, #0
 8009324:	4602      	mov	r2, r0
 8009326:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009328:	6a21      	ldr	r1, [r4, #32]
 800932a:	4628      	mov	r0, r5
 800932c:	47b0      	blx	r6
 800932e:	1c43      	adds	r3, r0, #1
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	d106      	bne.n	8009342 <__sflush_r+0x66>
 8009334:	6829      	ldr	r1, [r5, #0]
 8009336:	291d      	cmp	r1, #29
 8009338:	d82c      	bhi.n	8009394 <__sflush_r+0xb8>
 800933a:	4a2a      	ldr	r2, [pc, #168]	; (80093e4 <__sflush_r+0x108>)
 800933c:	40ca      	lsrs	r2, r1
 800933e:	07d6      	lsls	r6, r2, #31
 8009340:	d528      	bpl.n	8009394 <__sflush_r+0xb8>
 8009342:	2200      	movs	r2, #0
 8009344:	6062      	str	r2, [r4, #4]
 8009346:	04d9      	lsls	r1, r3, #19
 8009348:	6922      	ldr	r2, [r4, #16]
 800934a:	6022      	str	r2, [r4, #0]
 800934c:	d504      	bpl.n	8009358 <__sflush_r+0x7c>
 800934e:	1c42      	adds	r2, r0, #1
 8009350:	d101      	bne.n	8009356 <__sflush_r+0x7a>
 8009352:	682b      	ldr	r3, [r5, #0]
 8009354:	b903      	cbnz	r3, 8009358 <__sflush_r+0x7c>
 8009356:	6560      	str	r0, [r4, #84]	; 0x54
 8009358:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800935a:	602f      	str	r7, [r5, #0]
 800935c:	2900      	cmp	r1, #0
 800935e:	d0ca      	beq.n	80092f6 <__sflush_r+0x1a>
 8009360:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009364:	4299      	cmp	r1, r3
 8009366:	d002      	beq.n	800936e <__sflush_r+0x92>
 8009368:	4628      	mov	r0, r5
 800936a:	f7ff fae3 	bl	8008934 <_free_r>
 800936e:	2000      	movs	r0, #0
 8009370:	6360      	str	r0, [r4, #52]	; 0x34
 8009372:	e7c1      	b.n	80092f8 <__sflush_r+0x1c>
 8009374:	6a21      	ldr	r1, [r4, #32]
 8009376:	2301      	movs	r3, #1
 8009378:	4628      	mov	r0, r5
 800937a:	47b0      	blx	r6
 800937c:	1c41      	adds	r1, r0, #1
 800937e:	d1c7      	bne.n	8009310 <__sflush_r+0x34>
 8009380:	682b      	ldr	r3, [r5, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d0c4      	beq.n	8009310 <__sflush_r+0x34>
 8009386:	2b1d      	cmp	r3, #29
 8009388:	d001      	beq.n	800938e <__sflush_r+0xb2>
 800938a:	2b16      	cmp	r3, #22
 800938c:	d101      	bne.n	8009392 <__sflush_r+0xb6>
 800938e:	602f      	str	r7, [r5, #0]
 8009390:	e7b1      	b.n	80092f6 <__sflush_r+0x1a>
 8009392:	89a3      	ldrh	r3, [r4, #12]
 8009394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009398:	81a3      	strh	r3, [r4, #12]
 800939a:	e7ad      	b.n	80092f8 <__sflush_r+0x1c>
 800939c:	690f      	ldr	r7, [r1, #16]
 800939e:	2f00      	cmp	r7, #0
 80093a0:	d0a9      	beq.n	80092f6 <__sflush_r+0x1a>
 80093a2:	0793      	lsls	r3, r2, #30
 80093a4:	680e      	ldr	r6, [r1, #0]
 80093a6:	bf08      	it	eq
 80093a8:	694b      	ldreq	r3, [r1, #20]
 80093aa:	600f      	str	r7, [r1, #0]
 80093ac:	bf18      	it	ne
 80093ae:	2300      	movne	r3, #0
 80093b0:	eba6 0807 	sub.w	r8, r6, r7
 80093b4:	608b      	str	r3, [r1, #8]
 80093b6:	f1b8 0f00 	cmp.w	r8, #0
 80093ba:	dd9c      	ble.n	80092f6 <__sflush_r+0x1a>
 80093bc:	6a21      	ldr	r1, [r4, #32]
 80093be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80093c0:	4643      	mov	r3, r8
 80093c2:	463a      	mov	r2, r7
 80093c4:	4628      	mov	r0, r5
 80093c6:	47b0      	blx	r6
 80093c8:	2800      	cmp	r0, #0
 80093ca:	dc06      	bgt.n	80093da <__sflush_r+0xfe>
 80093cc:	89a3      	ldrh	r3, [r4, #12]
 80093ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093d2:	81a3      	strh	r3, [r4, #12]
 80093d4:	f04f 30ff 	mov.w	r0, #4294967295
 80093d8:	e78e      	b.n	80092f8 <__sflush_r+0x1c>
 80093da:	4407      	add	r7, r0
 80093dc:	eba8 0800 	sub.w	r8, r8, r0
 80093e0:	e7e9      	b.n	80093b6 <__sflush_r+0xda>
 80093e2:	bf00      	nop
 80093e4:	20400001 	.word	0x20400001

080093e8 <_fflush_r>:
 80093e8:	b538      	push	{r3, r4, r5, lr}
 80093ea:	690b      	ldr	r3, [r1, #16]
 80093ec:	4605      	mov	r5, r0
 80093ee:	460c      	mov	r4, r1
 80093f0:	b913      	cbnz	r3, 80093f8 <_fflush_r+0x10>
 80093f2:	2500      	movs	r5, #0
 80093f4:	4628      	mov	r0, r5
 80093f6:	bd38      	pop	{r3, r4, r5, pc}
 80093f8:	b118      	cbz	r0, 8009402 <_fflush_r+0x1a>
 80093fa:	6983      	ldr	r3, [r0, #24]
 80093fc:	b90b      	cbnz	r3, 8009402 <_fflush_r+0x1a>
 80093fe:	f000 f887 	bl	8009510 <__sinit>
 8009402:	4b14      	ldr	r3, [pc, #80]	; (8009454 <_fflush_r+0x6c>)
 8009404:	429c      	cmp	r4, r3
 8009406:	d11b      	bne.n	8009440 <_fflush_r+0x58>
 8009408:	686c      	ldr	r4, [r5, #4]
 800940a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d0ef      	beq.n	80093f2 <_fflush_r+0xa>
 8009412:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009414:	07d0      	lsls	r0, r2, #31
 8009416:	d404      	bmi.n	8009422 <_fflush_r+0x3a>
 8009418:	0599      	lsls	r1, r3, #22
 800941a:	d402      	bmi.n	8009422 <_fflush_r+0x3a>
 800941c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800941e:	f000 f915 	bl	800964c <__retarget_lock_acquire_recursive>
 8009422:	4628      	mov	r0, r5
 8009424:	4621      	mov	r1, r4
 8009426:	f7ff ff59 	bl	80092dc <__sflush_r>
 800942a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800942c:	07da      	lsls	r2, r3, #31
 800942e:	4605      	mov	r5, r0
 8009430:	d4e0      	bmi.n	80093f4 <_fflush_r+0xc>
 8009432:	89a3      	ldrh	r3, [r4, #12]
 8009434:	059b      	lsls	r3, r3, #22
 8009436:	d4dd      	bmi.n	80093f4 <_fflush_r+0xc>
 8009438:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800943a:	f000 f908 	bl	800964e <__retarget_lock_release_recursive>
 800943e:	e7d9      	b.n	80093f4 <_fflush_r+0xc>
 8009440:	4b05      	ldr	r3, [pc, #20]	; (8009458 <_fflush_r+0x70>)
 8009442:	429c      	cmp	r4, r3
 8009444:	d101      	bne.n	800944a <_fflush_r+0x62>
 8009446:	68ac      	ldr	r4, [r5, #8]
 8009448:	e7df      	b.n	800940a <_fflush_r+0x22>
 800944a:	4b04      	ldr	r3, [pc, #16]	; (800945c <_fflush_r+0x74>)
 800944c:	429c      	cmp	r4, r3
 800944e:	bf08      	it	eq
 8009450:	68ec      	ldreq	r4, [r5, #12]
 8009452:	e7da      	b.n	800940a <_fflush_r+0x22>
 8009454:	0800b1ec 	.word	0x0800b1ec
 8009458:	0800b20c 	.word	0x0800b20c
 800945c:	0800b1cc 	.word	0x0800b1cc

08009460 <std>:
 8009460:	2300      	movs	r3, #0
 8009462:	b510      	push	{r4, lr}
 8009464:	4604      	mov	r4, r0
 8009466:	e9c0 3300 	strd	r3, r3, [r0]
 800946a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800946e:	6083      	str	r3, [r0, #8]
 8009470:	8181      	strh	r1, [r0, #12]
 8009472:	6643      	str	r3, [r0, #100]	; 0x64
 8009474:	81c2      	strh	r2, [r0, #14]
 8009476:	6183      	str	r3, [r0, #24]
 8009478:	4619      	mov	r1, r3
 800947a:	2208      	movs	r2, #8
 800947c:	305c      	adds	r0, #92	; 0x5c
 800947e:	f7fd fbb3 	bl	8006be8 <memset>
 8009482:	4b05      	ldr	r3, [pc, #20]	; (8009498 <std+0x38>)
 8009484:	6263      	str	r3, [r4, #36]	; 0x24
 8009486:	4b05      	ldr	r3, [pc, #20]	; (800949c <std+0x3c>)
 8009488:	62a3      	str	r3, [r4, #40]	; 0x28
 800948a:	4b05      	ldr	r3, [pc, #20]	; (80094a0 <std+0x40>)
 800948c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800948e:	4b05      	ldr	r3, [pc, #20]	; (80094a4 <std+0x44>)
 8009490:	6224      	str	r4, [r4, #32]
 8009492:	6323      	str	r3, [r4, #48]	; 0x30
 8009494:	bd10      	pop	{r4, pc}
 8009496:	bf00      	nop
 8009498:	080097b1 	.word	0x080097b1
 800949c:	080097d3 	.word	0x080097d3
 80094a0:	0800980b 	.word	0x0800980b
 80094a4:	0800982f 	.word	0x0800982f

080094a8 <_cleanup_r>:
 80094a8:	4901      	ldr	r1, [pc, #4]	; (80094b0 <_cleanup_r+0x8>)
 80094aa:	f000 b8af 	b.w	800960c <_fwalk_reent>
 80094ae:	bf00      	nop
 80094b0:	080093e9 	.word	0x080093e9

080094b4 <__sfmoreglue>:
 80094b4:	b570      	push	{r4, r5, r6, lr}
 80094b6:	1e4a      	subs	r2, r1, #1
 80094b8:	2568      	movs	r5, #104	; 0x68
 80094ba:	4355      	muls	r5, r2
 80094bc:	460e      	mov	r6, r1
 80094be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80094c2:	f7ff fa87 	bl	80089d4 <_malloc_r>
 80094c6:	4604      	mov	r4, r0
 80094c8:	b140      	cbz	r0, 80094dc <__sfmoreglue+0x28>
 80094ca:	2100      	movs	r1, #0
 80094cc:	e9c0 1600 	strd	r1, r6, [r0]
 80094d0:	300c      	adds	r0, #12
 80094d2:	60a0      	str	r0, [r4, #8]
 80094d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80094d8:	f7fd fb86 	bl	8006be8 <memset>
 80094dc:	4620      	mov	r0, r4
 80094de:	bd70      	pop	{r4, r5, r6, pc}

080094e0 <__sfp_lock_acquire>:
 80094e0:	4801      	ldr	r0, [pc, #4]	; (80094e8 <__sfp_lock_acquire+0x8>)
 80094e2:	f000 b8b3 	b.w	800964c <__retarget_lock_acquire_recursive>
 80094e6:	bf00      	nop
 80094e8:	2000045c 	.word	0x2000045c

080094ec <__sfp_lock_release>:
 80094ec:	4801      	ldr	r0, [pc, #4]	; (80094f4 <__sfp_lock_release+0x8>)
 80094ee:	f000 b8ae 	b.w	800964e <__retarget_lock_release_recursive>
 80094f2:	bf00      	nop
 80094f4:	2000045c 	.word	0x2000045c

080094f8 <__sinit_lock_acquire>:
 80094f8:	4801      	ldr	r0, [pc, #4]	; (8009500 <__sinit_lock_acquire+0x8>)
 80094fa:	f000 b8a7 	b.w	800964c <__retarget_lock_acquire_recursive>
 80094fe:	bf00      	nop
 8009500:	20000457 	.word	0x20000457

08009504 <__sinit_lock_release>:
 8009504:	4801      	ldr	r0, [pc, #4]	; (800950c <__sinit_lock_release+0x8>)
 8009506:	f000 b8a2 	b.w	800964e <__retarget_lock_release_recursive>
 800950a:	bf00      	nop
 800950c:	20000457 	.word	0x20000457

08009510 <__sinit>:
 8009510:	b510      	push	{r4, lr}
 8009512:	4604      	mov	r4, r0
 8009514:	f7ff fff0 	bl	80094f8 <__sinit_lock_acquire>
 8009518:	69a3      	ldr	r3, [r4, #24]
 800951a:	b11b      	cbz	r3, 8009524 <__sinit+0x14>
 800951c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009520:	f7ff bff0 	b.w	8009504 <__sinit_lock_release>
 8009524:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009528:	6523      	str	r3, [r4, #80]	; 0x50
 800952a:	4b13      	ldr	r3, [pc, #76]	; (8009578 <__sinit+0x68>)
 800952c:	4a13      	ldr	r2, [pc, #76]	; (800957c <__sinit+0x6c>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	62a2      	str	r2, [r4, #40]	; 0x28
 8009532:	42a3      	cmp	r3, r4
 8009534:	bf04      	itt	eq
 8009536:	2301      	moveq	r3, #1
 8009538:	61a3      	streq	r3, [r4, #24]
 800953a:	4620      	mov	r0, r4
 800953c:	f000 f820 	bl	8009580 <__sfp>
 8009540:	6060      	str	r0, [r4, #4]
 8009542:	4620      	mov	r0, r4
 8009544:	f000 f81c 	bl	8009580 <__sfp>
 8009548:	60a0      	str	r0, [r4, #8]
 800954a:	4620      	mov	r0, r4
 800954c:	f000 f818 	bl	8009580 <__sfp>
 8009550:	2200      	movs	r2, #0
 8009552:	60e0      	str	r0, [r4, #12]
 8009554:	2104      	movs	r1, #4
 8009556:	6860      	ldr	r0, [r4, #4]
 8009558:	f7ff ff82 	bl	8009460 <std>
 800955c:	68a0      	ldr	r0, [r4, #8]
 800955e:	2201      	movs	r2, #1
 8009560:	2109      	movs	r1, #9
 8009562:	f7ff ff7d 	bl	8009460 <std>
 8009566:	68e0      	ldr	r0, [r4, #12]
 8009568:	2202      	movs	r2, #2
 800956a:	2112      	movs	r1, #18
 800956c:	f7ff ff78 	bl	8009460 <std>
 8009570:	2301      	movs	r3, #1
 8009572:	61a3      	str	r3, [r4, #24]
 8009574:	e7d2      	b.n	800951c <__sinit+0xc>
 8009576:	bf00      	nop
 8009578:	0800ae4c 	.word	0x0800ae4c
 800957c:	080094a9 	.word	0x080094a9

08009580 <__sfp>:
 8009580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009582:	4607      	mov	r7, r0
 8009584:	f7ff ffac 	bl	80094e0 <__sfp_lock_acquire>
 8009588:	4b1e      	ldr	r3, [pc, #120]	; (8009604 <__sfp+0x84>)
 800958a:	681e      	ldr	r6, [r3, #0]
 800958c:	69b3      	ldr	r3, [r6, #24]
 800958e:	b913      	cbnz	r3, 8009596 <__sfp+0x16>
 8009590:	4630      	mov	r0, r6
 8009592:	f7ff ffbd 	bl	8009510 <__sinit>
 8009596:	3648      	adds	r6, #72	; 0x48
 8009598:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800959c:	3b01      	subs	r3, #1
 800959e:	d503      	bpl.n	80095a8 <__sfp+0x28>
 80095a0:	6833      	ldr	r3, [r6, #0]
 80095a2:	b30b      	cbz	r3, 80095e8 <__sfp+0x68>
 80095a4:	6836      	ldr	r6, [r6, #0]
 80095a6:	e7f7      	b.n	8009598 <__sfp+0x18>
 80095a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80095ac:	b9d5      	cbnz	r5, 80095e4 <__sfp+0x64>
 80095ae:	4b16      	ldr	r3, [pc, #88]	; (8009608 <__sfp+0x88>)
 80095b0:	60e3      	str	r3, [r4, #12]
 80095b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80095b6:	6665      	str	r5, [r4, #100]	; 0x64
 80095b8:	f000 f847 	bl	800964a <__retarget_lock_init_recursive>
 80095bc:	f7ff ff96 	bl	80094ec <__sfp_lock_release>
 80095c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80095c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80095c8:	6025      	str	r5, [r4, #0]
 80095ca:	61a5      	str	r5, [r4, #24]
 80095cc:	2208      	movs	r2, #8
 80095ce:	4629      	mov	r1, r5
 80095d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80095d4:	f7fd fb08 	bl	8006be8 <memset>
 80095d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80095dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80095e0:	4620      	mov	r0, r4
 80095e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095e4:	3468      	adds	r4, #104	; 0x68
 80095e6:	e7d9      	b.n	800959c <__sfp+0x1c>
 80095e8:	2104      	movs	r1, #4
 80095ea:	4638      	mov	r0, r7
 80095ec:	f7ff ff62 	bl	80094b4 <__sfmoreglue>
 80095f0:	4604      	mov	r4, r0
 80095f2:	6030      	str	r0, [r6, #0]
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d1d5      	bne.n	80095a4 <__sfp+0x24>
 80095f8:	f7ff ff78 	bl	80094ec <__sfp_lock_release>
 80095fc:	230c      	movs	r3, #12
 80095fe:	603b      	str	r3, [r7, #0]
 8009600:	e7ee      	b.n	80095e0 <__sfp+0x60>
 8009602:	bf00      	nop
 8009604:	0800ae4c 	.word	0x0800ae4c
 8009608:	ffff0001 	.word	0xffff0001

0800960c <_fwalk_reent>:
 800960c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009610:	4606      	mov	r6, r0
 8009612:	4688      	mov	r8, r1
 8009614:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009618:	2700      	movs	r7, #0
 800961a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800961e:	f1b9 0901 	subs.w	r9, r9, #1
 8009622:	d505      	bpl.n	8009630 <_fwalk_reent+0x24>
 8009624:	6824      	ldr	r4, [r4, #0]
 8009626:	2c00      	cmp	r4, #0
 8009628:	d1f7      	bne.n	800961a <_fwalk_reent+0xe>
 800962a:	4638      	mov	r0, r7
 800962c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009630:	89ab      	ldrh	r3, [r5, #12]
 8009632:	2b01      	cmp	r3, #1
 8009634:	d907      	bls.n	8009646 <_fwalk_reent+0x3a>
 8009636:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800963a:	3301      	adds	r3, #1
 800963c:	d003      	beq.n	8009646 <_fwalk_reent+0x3a>
 800963e:	4629      	mov	r1, r5
 8009640:	4630      	mov	r0, r6
 8009642:	47c0      	blx	r8
 8009644:	4307      	orrs	r7, r0
 8009646:	3568      	adds	r5, #104	; 0x68
 8009648:	e7e9      	b.n	800961e <_fwalk_reent+0x12>

0800964a <__retarget_lock_init_recursive>:
 800964a:	4770      	bx	lr

0800964c <__retarget_lock_acquire_recursive>:
 800964c:	4770      	bx	lr

0800964e <__retarget_lock_release_recursive>:
 800964e:	4770      	bx	lr

08009650 <__swhatbuf_r>:
 8009650:	b570      	push	{r4, r5, r6, lr}
 8009652:	460e      	mov	r6, r1
 8009654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009658:	2900      	cmp	r1, #0
 800965a:	b096      	sub	sp, #88	; 0x58
 800965c:	4614      	mov	r4, r2
 800965e:	461d      	mov	r5, r3
 8009660:	da07      	bge.n	8009672 <__swhatbuf_r+0x22>
 8009662:	2300      	movs	r3, #0
 8009664:	602b      	str	r3, [r5, #0]
 8009666:	89b3      	ldrh	r3, [r6, #12]
 8009668:	061a      	lsls	r2, r3, #24
 800966a:	d410      	bmi.n	800968e <__swhatbuf_r+0x3e>
 800966c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009670:	e00e      	b.n	8009690 <__swhatbuf_r+0x40>
 8009672:	466a      	mov	r2, sp
 8009674:	f000 f902 	bl	800987c <_fstat_r>
 8009678:	2800      	cmp	r0, #0
 800967a:	dbf2      	blt.n	8009662 <__swhatbuf_r+0x12>
 800967c:	9a01      	ldr	r2, [sp, #4]
 800967e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009682:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009686:	425a      	negs	r2, r3
 8009688:	415a      	adcs	r2, r3
 800968a:	602a      	str	r2, [r5, #0]
 800968c:	e7ee      	b.n	800966c <__swhatbuf_r+0x1c>
 800968e:	2340      	movs	r3, #64	; 0x40
 8009690:	2000      	movs	r0, #0
 8009692:	6023      	str	r3, [r4, #0]
 8009694:	b016      	add	sp, #88	; 0x58
 8009696:	bd70      	pop	{r4, r5, r6, pc}

08009698 <__smakebuf_r>:
 8009698:	898b      	ldrh	r3, [r1, #12]
 800969a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800969c:	079d      	lsls	r5, r3, #30
 800969e:	4606      	mov	r6, r0
 80096a0:	460c      	mov	r4, r1
 80096a2:	d507      	bpl.n	80096b4 <__smakebuf_r+0x1c>
 80096a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096a8:	6023      	str	r3, [r4, #0]
 80096aa:	6123      	str	r3, [r4, #16]
 80096ac:	2301      	movs	r3, #1
 80096ae:	6163      	str	r3, [r4, #20]
 80096b0:	b002      	add	sp, #8
 80096b2:	bd70      	pop	{r4, r5, r6, pc}
 80096b4:	ab01      	add	r3, sp, #4
 80096b6:	466a      	mov	r2, sp
 80096b8:	f7ff ffca 	bl	8009650 <__swhatbuf_r>
 80096bc:	9900      	ldr	r1, [sp, #0]
 80096be:	4605      	mov	r5, r0
 80096c0:	4630      	mov	r0, r6
 80096c2:	f7ff f987 	bl	80089d4 <_malloc_r>
 80096c6:	b948      	cbnz	r0, 80096dc <__smakebuf_r+0x44>
 80096c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096cc:	059a      	lsls	r2, r3, #22
 80096ce:	d4ef      	bmi.n	80096b0 <__smakebuf_r+0x18>
 80096d0:	f023 0303 	bic.w	r3, r3, #3
 80096d4:	f043 0302 	orr.w	r3, r3, #2
 80096d8:	81a3      	strh	r3, [r4, #12]
 80096da:	e7e3      	b.n	80096a4 <__smakebuf_r+0xc>
 80096dc:	4b0d      	ldr	r3, [pc, #52]	; (8009714 <__smakebuf_r+0x7c>)
 80096de:	62b3      	str	r3, [r6, #40]	; 0x28
 80096e0:	89a3      	ldrh	r3, [r4, #12]
 80096e2:	6020      	str	r0, [r4, #0]
 80096e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096e8:	81a3      	strh	r3, [r4, #12]
 80096ea:	9b00      	ldr	r3, [sp, #0]
 80096ec:	6163      	str	r3, [r4, #20]
 80096ee:	9b01      	ldr	r3, [sp, #4]
 80096f0:	6120      	str	r0, [r4, #16]
 80096f2:	b15b      	cbz	r3, 800970c <__smakebuf_r+0x74>
 80096f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096f8:	4630      	mov	r0, r6
 80096fa:	f000 f8d1 	bl	80098a0 <_isatty_r>
 80096fe:	b128      	cbz	r0, 800970c <__smakebuf_r+0x74>
 8009700:	89a3      	ldrh	r3, [r4, #12]
 8009702:	f023 0303 	bic.w	r3, r3, #3
 8009706:	f043 0301 	orr.w	r3, r3, #1
 800970a:	81a3      	strh	r3, [r4, #12]
 800970c:	89a0      	ldrh	r0, [r4, #12]
 800970e:	4305      	orrs	r5, r0
 8009710:	81a5      	strh	r5, [r4, #12]
 8009712:	e7cd      	b.n	80096b0 <__smakebuf_r+0x18>
 8009714:	080094a9 	.word	0x080094a9

08009718 <_malloc_usable_size_r>:
 8009718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800971c:	1f18      	subs	r0, r3, #4
 800971e:	2b00      	cmp	r3, #0
 8009720:	bfbc      	itt	lt
 8009722:	580b      	ldrlt	r3, [r1, r0]
 8009724:	18c0      	addlt	r0, r0, r3
 8009726:	4770      	bx	lr

08009728 <_raise_r>:
 8009728:	291f      	cmp	r1, #31
 800972a:	b538      	push	{r3, r4, r5, lr}
 800972c:	4604      	mov	r4, r0
 800972e:	460d      	mov	r5, r1
 8009730:	d904      	bls.n	800973c <_raise_r+0x14>
 8009732:	2316      	movs	r3, #22
 8009734:	6003      	str	r3, [r0, #0]
 8009736:	f04f 30ff 	mov.w	r0, #4294967295
 800973a:	bd38      	pop	{r3, r4, r5, pc}
 800973c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800973e:	b112      	cbz	r2, 8009746 <_raise_r+0x1e>
 8009740:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009744:	b94b      	cbnz	r3, 800975a <_raise_r+0x32>
 8009746:	4620      	mov	r0, r4
 8009748:	f000 f830 	bl	80097ac <_getpid_r>
 800974c:	462a      	mov	r2, r5
 800974e:	4601      	mov	r1, r0
 8009750:	4620      	mov	r0, r4
 8009752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009756:	f000 b817 	b.w	8009788 <_kill_r>
 800975a:	2b01      	cmp	r3, #1
 800975c:	d00a      	beq.n	8009774 <_raise_r+0x4c>
 800975e:	1c59      	adds	r1, r3, #1
 8009760:	d103      	bne.n	800976a <_raise_r+0x42>
 8009762:	2316      	movs	r3, #22
 8009764:	6003      	str	r3, [r0, #0]
 8009766:	2001      	movs	r0, #1
 8009768:	e7e7      	b.n	800973a <_raise_r+0x12>
 800976a:	2400      	movs	r4, #0
 800976c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009770:	4628      	mov	r0, r5
 8009772:	4798      	blx	r3
 8009774:	2000      	movs	r0, #0
 8009776:	e7e0      	b.n	800973a <_raise_r+0x12>

08009778 <raise>:
 8009778:	4b02      	ldr	r3, [pc, #8]	; (8009784 <raise+0xc>)
 800977a:	4601      	mov	r1, r0
 800977c:	6818      	ldr	r0, [r3, #0]
 800977e:	f7ff bfd3 	b.w	8009728 <_raise_r>
 8009782:	bf00      	nop
 8009784:	20000010 	.word	0x20000010

08009788 <_kill_r>:
 8009788:	b538      	push	{r3, r4, r5, lr}
 800978a:	4d07      	ldr	r5, [pc, #28]	; (80097a8 <_kill_r+0x20>)
 800978c:	2300      	movs	r3, #0
 800978e:	4604      	mov	r4, r0
 8009790:	4608      	mov	r0, r1
 8009792:	4611      	mov	r1, r2
 8009794:	602b      	str	r3, [r5, #0]
 8009796:	f7f9 f93d 	bl	8002a14 <_kill>
 800979a:	1c43      	adds	r3, r0, #1
 800979c:	d102      	bne.n	80097a4 <_kill_r+0x1c>
 800979e:	682b      	ldr	r3, [r5, #0]
 80097a0:	b103      	cbz	r3, 80097a4 <_kill_r+0x1c>
 80097a2:	6023      	str	r3, [r4, #0]
 80097a4:	bd38      	pop	{r3, r4, r5, pc}
 80097a6:	bf00      	nop
 80097a8:	20000450 	.word	0x20000450

080097ac <_getpid_r>:
 80097ac:	f7f9 b92a 	b.w	8002a04 <_getpid>

080097b0 <__sread>:
 80097b0:	b510      	push	{r4, lr}
 80097b2:	460c      	mov	r4, r1
 80097b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b8:	f000 f894 	bl	80098e4 <_read_r>
 80097bc:	2800      	cmp	r0, #0
 80097be:	bfab      	itete	ge
 80097c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097c2:	89a3      	ldrhlt	r3, [r4, #12]
 80097c4:	181b      	addge	r3, r3, r0
 80097c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097ca:	bfac      	ite	ge
 80097cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80097ce:	81a3      	strhlt	r3, [r4, #12]
 80097d0:	bd10      	pop	{r4, pc}

080097d2 <__swrite>:
 80097d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d6:	461f      	mov	r7, r3
 80097d8:	898b      	ldrh	r3, [r1, #12]
 80097da:	05db      	lsls	r3, r3, #23
 80097dc:	4605      	mov	r5, r0
 80097de:	460c      	mov	r4, r1
 80097e0:	4616      	mov	r6, r2
 80097e2:	d505      	bpl.n	80097f0 <__swrite+0x1e>
 80097e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097e8:	2302      	movs	r3, #2
 80097ea:	2200      	movs	r2, #0
 80097ec:	f000 f868 	bl	80098c0 <_lseek_r>
 80097f0:	89a3      	ldrh	r3, [r4, #12]
 80097f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097fa:	81a3      	strh	r3, [r4, #12]
 80097fc:	4632      	mov	r2, r6
 80097fe:	463b      	mov	r3, r7
 8009800:	4628      	mov	r0, r5
 8009802:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009806:	f000 b817 	b.w	8009838 <_write_r>

0800980a <__sseek>:
 800980a:	b510      	push	{r4, lr}
 800980c:	460c      	mov	r4, r1
 800980e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009812:	f000 f855 	bl	80098c0 <_lseek_r>
 8009816:	1c43      	adds	r3, r0, #1
 8009818:	89a3      	ldrh	r3, [r4, #12]
 800981a:	bf15      	itete	ne
 800981c:	6560      	strne	r0, [r4, #84]	; 0x54
 800981e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009822:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009826:	81a3      	strheq	r3, [r4, #12]
 8009828:	bf18      	it	ne
 800982a:	81a3      	strhne	r3, [r4, #12]
 800982c:	bd10      	pop	{r4, pc}

0800982e <__sclose>:
 800982e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009832:	f000 b813 	b.w	800985c <_close_r>
	...

08009838 <_write_r>:
 8009838:	b538      	push	{r3, r4, r5, lr}
 800983a:	4d07      	ldr	r5, [pc, #28]	; (8009858 <_write_r+0x20>)
 800983c:	4604      	mov	r4, r0
 800983e:	4608      	mov	r0, r1
 8009840:	4611      	mov	r1, r2
 8009842:	2200      	movs	r2, #0
 8009844:	602a      	str	r2, [r5, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	f7f9 f91b 	bl	8002a82 <_write>
 800984c:	1c43      	adds	r3, r0, #1
 800984e:	d102      	bne.n	8009856 <_write_r+0x1e>
 8009850:	682b      	ldr	r3, [r5, #0]
 8009852:	b103      	cbz	r3, 8009856 <_write_r+0x1e>
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	bd38      	pop	{r3, r4, r5, pc}
 8009858:	20000450 	.word	0x20000450

0800985c <_close_r>:
 800985c:	b538      	push	{r3, r4, r5, lr}
 800985e:	4d06      	ldr	r5, [pc, #24]	; (8009878 <_close_r+0x1c>)
 8009860:	2300      	movs	r3, #0
 8009862:	4604      	mov	r4, r0
 8009864:	4608      	mov	r0, r1
 8009866:	602b      	str	r3, [r5, #0]
 8009868:	f7f9 f927 	bl	8002aba <_close>
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	d102      	bne.n	8009876 <_close_r+0x1a>
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	b103      	cbz	r3, 8009876 <_close_r+0x1a>
 8009874:	6023      	str	r3, [r4, #0]
 8009876:	bd38      	pop	{r3, r4, r5, pc}
 8009878:	20000450 	.word	0x20000450

0800987c <_fstat_r>:
 800987c:	b538      	push	{r3, r4, r5, lr}
 800987e:	4d07      	ldr	r5, [pc, #28]	; (800989c <_fstat_r+0x20>)
 8009880:	2300      	movs	r3, #0
 8009882:	4604      	mov	r4, r0
 8009884:	4608      	mov	r0, r1
 8009886:	4611      	mov	r1, r2
 8009888:	602b      	str	r3, [r5, #0]
 800988a:	f7f9 f922 	bl	8002ad2 <_fstat>
 800988e:	1c43      	adds	r3, r0, #1
 8009890:	d102      	bne.n	8009898 <_fstat_r+0x1c>
 8009892:	682b      	ldr	r3, [r5, #0]
 8009894:	b103      	cbz	r3, 8009898 <_fstat_r+0x1c>
 8009896:	6023      	str	r3, [r4, #0]
 8009898:	bd38      	pop	{r3, r4, r5, pc}
 800989a:	bf00      	nop
 800989c:	20000450 	.word	0x20000450

080098a0 <_isatty_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	4d06      	ldr	r5, [pc, #24]	; (80098bc <_isatty_r+0x1c>)
 80098a4:	2300      	movs	r3, #0
 80098a6:	4604      	mov	r4, r0
 80098a8:	4608      	mov	r0, r1
 80098aa:	602b      	str	r3, [r5, #0]
 80098ac:	f7f9 f921 	bl	8002af2 <_isatty>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_isatty_r+0x1a>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_isatty_r+0x1a>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	20000450 	.word	0x20000450

080098c0 <_lseek_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4d07      	ldr	r5, [pc, #28]	; (80098e0 <_lseek_r+0x20>)
 80098c4:	4604      	mov	r4, r0
 80098c6:	4608      	mov	r0, r1
 80098c8:	4611      	mov	r1, r2
 80098ca:	2200      	movs	r2, #0
 80098cc:	602a      	str	r2, [r5, #0]
 80098ce:	461a      	mov	r2, r3
 80098d0:	f7f9 f91a 	bl	8002b08 <_lseek>
 80098d4:	1c43      	adds	r3, r0, #1
 80098d6:	d102      	bne.n	80098de <_lseek_r+0x1e>
 80098d8:	682b      	ldr	r3, [r5, #0]
 80098da:	b103      	cbz	r3, 80098de <_lseek_r+0x1e>
 80098dc:	6023      	str	r3, [r4, #0]
 80098de:	bd38      	pop	{r3, r4, r5, pc}
 80098e0:	20000450 	.word	0x20000450

080098e4 <_read_r>:
 80098e4:	b538      	push	{r3, r4, r5, lr}
 80098e6:	4d07      	ldr	r5, [pc, #28]	; (8009904 <_read_r+0x20>)
 80098e8:	4604      	mov	r4, r0
 80098ea:	4608      	mov	r0, r1
 80098ec:	4611      	mov	r1, r2
 80098ee:	2200      	movs	r2, #0
 80098f0:	602a      	str	r2, [r5, #0]
 80098f2:	461a      	mov	r2, r3
 80098f4:	f7f9 f8a8 	bl	8002a48 <_read>
 80098f8:	1c43      	adds	r3, r0, #1
 80098fa:	d102      	bne.n	8009902 <_read_r+0x1e>
 80098fc:	682b      	ldr	r3, [r5, #0]
 80098fe:	b103      	cbz	r3, 8009902 <_read_r+0x1e>
 8009900:	6023      	str	r3, [r4, #0]
 8009902:	bd38      	pop	{r3, r4, r5, pc}
 8009904:	20000450 	.word	0x20000450

08009908 <sin>:
 8009908:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800990a:	ec53 2b10 	vmov	r2, r3, d0
 800990e:	4826      	ldr	r0, [pc, #152]	; (80099a8 <sin+0xa0>)
 8009910:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009914:	4281      	cmp	r1, r0
 8009916:	dc07      	bgt.n	8009928 <sin+0x20>
 8009918:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80099a0 <sin+0x98>
 800991c:	2000      	movs	r0, #0
 800991e:	f000 fe5b 	bl	800a5d8 <__kernel_sin>
 8009922:	ec51 0b10 	vmov	r0, r1, d0
 8009926:	e007      	b.n	8009938 <sin+0x30>
 8009928:	4820      	ldr	r0, [pc, #128]	; (80099ac <sin+0xa4>)
 800992a:	4281      	cmp	r1, r0
 800992c:	dd09      	ble.n	8009942 <sin+0x3a>
 800992e:	ee10 0a10 	vmov	r0, s0
 8009932:	4619      	mov	r1, r3
 8009934:	f7f6 fcb0 	bl	8000298 <__aeabi_dsub>
 8009938:	ec41 0b10 	vmov	d0, r0, r1
 800993c:	b005      	add	sp, #20
 800993e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009942:	4668      	mov	r0, sp
 8009944:	f000 f834 	bl	80099b0 <__ieee754_rem_pio2>
 8009948:	f000 0003 	and.w	r0, r0, #3
 800994c:	2801      	cmp	r0, #1
 800994e:	d008      	beq.n	8009962 <sin+0x5a>
 8009950:	2802      	cmp	r0, #2
 8009952:	d00d      	beq.n	8009970 <sin+0x68>
 8009954:	b9d0      	cbnz	r0, 800998c <sin+0x84>
 8009956:	ed9d 1b02 	vldr	d1, [sp, #8]
 800995a:	ed9d 0b00 	vldr	d0, [sp]
 800995e:	2001      	movs	r0, #1
 8009960:	e7dd      	b.n	800991e <sin+0x16>
 8009962:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009966:	ed9d 0b00 	vldr	d0, [sp]
 800996a:	f000 fa2d 	bl	8009dc8 <__kernel_cos>
 800996e:	e7d8      	b.n	8009922 <sin+0x1a>
 8009970:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009974:	ed9d 0b00 	vldr	d0, [sp]
 8009978:	2001      	movs	r0, #1
 800997a:	f000 fe2d 	bl	800a5d8 <__kernel_sin>
 800997e:	ec53 2b10 	vmov	r2, r3, d0
 8009982:	ee10 0a10 	vmov	r0, s0
 8009986:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800998a:	e7d5      	b.n	8009938 <sin+0x30>
 800998c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009990:	ed9d 0b00 	vldr	d0, [sp]
 8009994:	f000 fa18 	bl	8009dc8 <__kernel_cos>
 8009998:	e7f1      	b.n	800997e <sin+0x76>
 800999a:	bf00      	nop
 800999c:	f3af 8000 	nop.w
	...
 80099a8:	3fe921fb 	.word	0x3fe921fb
 80099ac:	7fefffff 	.word	0x7fefffff

080099b0 <__ieee754_rem_pio2>:
 80099b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b4:	ed2d 8b02 	vpush	{d8}
 80099b8:	ec55 4b10 	vmov	r4, r5, d0
 80099bc:	4bca      	ldr	r3, [pc, #808]	; (8009ce8 <__ieee754_rem_pio2+0x338>)
 80099be:	b08b      	sub	sp, #44	; 0x2c
 80099c0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80099c4:	4598      	cmp	r8, r3
 80099c6:	4682      	mov	sl, r0
 80099c8:	9502      	str	r5, [sp, #8]
 80099ca:	dc08      	bgt.n	80099de <__ieee754_rem_pio2+0x2e>
 80099cc:	2200      	movs	r2, #0
 80099ce:	2300      	movs	r3, #0
 80099d0:	ed80 0b00 	vstr	d0, [r0]
 80099d4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80099d8:	f04f 0b00 	mov.w	fp, #0
 80099dc:	e028      	b.n	8009a30 <__ieee754_rem_pio2+0x80>
 80099de:	4bc3      	ldr	r3, [pc, #780]	; (8009cec <__ieee754_rem_pio2+0x33c>)
 80099e0:	4598      	cmp	r8, r3
 80099e2:	dc78      	bgt.n	8009ad6 <__ieee754_rem_pio2+0x126>
 80099e4:	9b02      	ldr	r3, [sp, #8]
 80099e6:	4ec2      	ldr	r6, [pc, #776]	; (8009cf0 <__ieee754_rem_pio2+0x340>)
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	ee10 0a10 	vmov	r0, s0
 80099ee:	a3b0      	add	r3, pc, #704	; (adr r3, 8009cb0 <__ieee754_rem_pio2+0x300>)
 80099f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f4:	4629      	mov	r1, r5
 80099f6:	dd39      	ble.n	8009a6c <__ieee754_rem_pio2+0xbc>
 80099f8:	f7f6 fc4e 	bl	8000298 <__aeabi_dsub>
 80099fc:	45b0      	cmp	r8, r6
 80099fe:	4604      	mov	r4, r0
 8009a00:	460d      	mov	r5, r1
 8009a02:	d01b      	beq.n	8009a3c <__ieee754_rem_pio2+0x8c>
 8009a04:	a3ac      	add	r3, pc, #688	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x308>)
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	f7f6 fc45 	bl	8000298 <__aeabi_dsub>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	460b      	mov	r3, r1
 8009a12:	e9ca 2300 	strd	r2, r3, [sl]
 8009a16:	4620      	mov	r0, r4
 8009a18:	4629      	mov	r1, r5
 8009a1a:	f7f6 fc3d 	bl	8000298 <__aeabi_dsub>
 8009a1e:	a3a6      	add	r3, pc, #664	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x308>)
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	f7f6 fc38 	bl	8000298 <__aeabi_dsub>
 8009a28:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009a2c:	f04f 0b01 	mov.w	fp, #1
 8009a30:	4658      	mov	r0, fp
 8009a32:	b00b      	add	sp, #44	; 0x2c
 8009a34:	ecbd 8b02 	vpop	{d8}
 8009a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a3c:	a3a0      	add	r3, pc, #640	; (adr r3, 8009cc0 <__ieee754_rem_pio2+0x310>)
 8009a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a42:	f7f6 fc29 	bl	8000298 <__aeabi_dsub>
 8009a46:	a3a0      	add	r3, pc, #640	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x318>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	4604      	mov	r4, r0
 8009a4e:	460d      	mov	r5, r1
 8009a50:	f7f6 fc22 	bl	8000298 <__aeabi_dsub>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	e9ca 2300 	strd	r2, r3, [sl]
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	4629      	mov	r1, r5
 8009a60:	f7f6 fc1a 	bl	8000298 <__aeabi_dsub>
 8009a64:	a398      	add	r3, pc, #608	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x318>)
 8009a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6a:	e7db      	b.n	8009a24 <__ieee754_rem_pio2+0x74>
 8009a6c:	f7f6 fc16 	bl	800029c <__adddf3>
 8009a70:	45b0      	cmp	r8, r6
 8009a72:	4604      	mov	r4, r0
 8009a74:	460d      	mov	r5, r1
 8009a76:	d016      	beq.n	8009aa6 <__ieee754_rem_pio2+0xf6>
 8009a78:	a38f      	add	r3, pc, #572	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x308>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	f7f6 fc0d 	bl	800029c <__adddf3>
 8009a82:	4602      	mov	r2, r0
 8009a84:	460b      	mov	r3, r1
 8009a86:	e9ca 2300 	strd	r2, r3, [sl]
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	4629      	mov	r1, r5
 8009a8e:	f7f6 fc03 	bl	8000298 <__aeabi_dsub>
 8009a92:	a389      	add	r3, pc, #548	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x308>)
 8009a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a98:	f7f6 fc00 	bl	800029c <__adddf3>
 8009a9c:	f04f 3bff 	mov.w	fp, #4294967295
 8009aa0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009aa4:	e7c4      	b.n	8009a30 <__ieee754_rem_pio2+0x80>
 8009aa6:	a386      	add	r3, pc, #536	; (adr r3, 8009cc0 <__ieee754_rem_pio2+0x310>)
 8009aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aac:	f7f6 fbf6 	bl	800029c <__adddf3>
 8009ab0:	a385      	add	r3, pc, #532	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x318>)
 8009ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	460d      	mov	r5, r1
 8009aba:	f7f6 fbef 	bl	800029c <__adddf3>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	e9ca 2300 	strd	r2, r3, [sl]
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	4629      	mov	r1, r5
 8009aca:	f7f6 fbe5 	bl	8000298 <__aeabi_dsub>
 8009ace:	a37e      	add	r3, pc, #504	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x318>)
 8009ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad4:	e7e0      	b.n	8009a98 <__ieee754_rem_pio2+0xe8>
 8009ad6:	4b87      	ldr	r3, [pc, #540]	; (8009cf4 <__ieee754_rem_pio2+0x344>)
 8009ad8:	4598      	cmp	r8, r3
 8009ada:	f300 80d9 	bgt.w	8009c90 <__ieee754_rem_pio2+0x2e0>
 8009ade:	f000 fe39 	bl	800a754 <fabs>
 8009ae2:	ec55 4b10 	vmov	r4, r5, d0
 8009ae6:	ee10 0a10 	vmov	r0, s0
 8009aea:	a379      	add	r3, pc, #484	; (adr r3, 8009cd0 <__ieee754_rem_pio2+0x320>)
 8009aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af0:	4629      	mov	r1, r5
 8009af2:	f7f6 fd89 	bl	8000608 <__aeabi_dmul>
 8009af6:	4b80      	ldr	r3, [pc, #512]	; (8009cf8 <__ieee754_rem_pio2+0x348>)
 8009af8:	2200      	movs	r2, #0
 8009afa:	f7f6 fbcf 	bl	800029c <__adddf3>
 8009afe:	f7f7 f833 	bl	8000b68 <__aeabi_d2iz>
 8009b02:	4683      	mov	fp, r0
 8009b04:	f7f6 fd16 	bl	8000534 <__aeabi_i2d>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	ec43 2b18 	vmov	d8, r2, r3
 8009b10:	a367      	add	r3, pc, #412	; (adr r3, 8009cb0 <__ieee754_rem_pio2+0x300>)
 8009b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b16:	f7f6 fd77 	bl	8000608 <__aeabi_dmul>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	460b      	mov	r3, r1
 8009b1e:	4620      	mov	r0, r4
 8009b20:	4629      	mov	r1, r5
 8009b22:	f7f6 fbb9 	bl	8000298 <__aeabi_dsub>
 8009b26:	a364      	add	r3, pc, #400	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x308>)
 8009b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2c:	4606      	mov	r6, r0
 8009b2e:	460f      	mov	r7, r1
 8009b30:	ec51 0b18 	vmov	r0, r1, d8
 8009b34:	f7f6 fd68 	bl	8000608 <__aeabi_dmul>
 8009b38:	f1bb 0f1f 	cmp.w	fp, #31
 8009b3c:	4604      	mov	r4, r0
 8009b3e:	460d      	mov	r5, r1
 8009b40:	dc0d      	bgt.n	8009b5e <__ieee754_rem_pio2+0x1ae>
 8009b42:	4b6e      	ldr	r3, [pc, #440]	; (8009cfc <__ieee754_rem_pio2+0x34c>)
 8009b44:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b4c:	4543      	cmp	r3, r8
 8009b4e:	d006      	beq.n	8009b5e <__ieee754_rem_pio2+0x1ae>
 8009b50:	4622      	mov	r2, r4
 8009b52:	462b      	mov	r3, r5
 8009b54:	4630      	mov	r0, r6
 8009b56:	4639      	mov	r1, r7
 8009b58:	f7f6 fb9e 	bl	8000298 <__aeabi_dsub>
 8009b5c:	e00f      	b.n	8009b7e <__ieee754_rem_pio2+0x1ce>
 8009b5e:	462b      	mov	r3, r5
 8009b60:	4622      	mov	r2, r4
 8009b62:	4630      	mov	r0, r6
 8009b64:	4639      	mov	r1, r7
 8009b66:	f7f6 fb97 	bl	8000298 <__aeabi_dsub>
 8009b6a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009b6e:	9303      	str	r3, [sp, #12]
 8009b70:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009b74:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8009b78:	f1b8 0f10 	cmp.w	r8, #16
 8009b7c:	dc02      	bgt.n	8009b84 <__ieee754_rem_pio2+0x1d4>
 8009b7e:	e9ca 0100 	strd	r0, r1, [sl]
 8009b82:	e039      	b.n	8009bf8 <__ieee754_rem_pio2+0x248>
 8009b84:	a34e      	add	r3, pc, #312	; (adr r3, 8009cc0 <__ieee754_rem_pio2+0x310>)
 8009b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8a:	ec51 0b18 	vmov	r0, r1, d8
 8009b8e:	f7f6 fd3b 	bl	8000608 <__aeabi_dmul>
 8009b92:	4604      	mov	r4, r0
 8009b94:	460d      	mov	r5, r1
 8009b96:	4602      	mov	r2, r0
 8009b98:	460b      	mov	r3, r1
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7f6 fb7b 	bl	8000298 <__aeabi_dsub>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	4680      	mov	r8, r0
 8009ba8:	4689      	mov	r9, r1
 8009baa:	4630      	mov	r0, r6
 8009bac:	4639      	mov	r1, r7
 8009bae:	f7f6 fb73 	bl	8000298 <__aeabi_dsub>
 8009bb2:	4622      	mov	r2, r4
 8009bb4:	462b      	mov	r3, r5
 8009bb6:	f7f6 fb6f 	bl	8000298 <__aeabi_dsub>
 8009bba:	a343      	add	r3, pc, #268	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x318>)
 8009bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc0:	4604      	mov	r4, r0
 8009bc2:	460d      	mov	r5, r1
 8009bc4:	ec51 0b18 	vmov	r0, r1, d8
 8009bc8:	f7f6 fd1e 	bl	8000608 <__aeabi_dmul>
 8009bcc:	4622      	mov	r2, r4
 8009bce:	462b      	mov	r3, r5
 8009bd0:	f7f6 fb62 	bl	8000298 <__aeabi_dsub>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	4604      	mov	r4, r0
 8009bda:	460d      	mov	r5, r1
 8009bdc:	4640      	mov	r0, r8
 8009bde:	4649      	mov	r1, r9
 8009be0:	f7f6 fb5a 	bl	8000298 <__aeabi_dsub>
 8009be4:	9a03      	ldr	r2, [sp, #12]
 8009be6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009bea:	1ad3      	subs	r3, r2, r3
 8009bec:	2b31      	cmp	r3, #49	; 0x31
 8009bee:	dc24      	bgt.n	8009c3a <__ieee754_rem_pio2+0x28a>
 8009bf0:	e9ca 0100 	strd	r0, r1, [sl]
 8009bf4:	4646      	mov	r6, r8
 8009bf6:	464f      	mov	r7, r9
 8009bf8:	e9da 8900 	ldrd	r8, r9, [sl]
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	4642      	mov	r2, r8
 8009c00:	464b      	mov	r3, r9
 8009c02:	4639      	mov	r1, r7
 8009c04:	f7f6 fb48 	bl	8000298 <__aeabi_dsub>
 8009c08:	462b      	mov	r3, r5
 8009c0a:	4622      	mov	r2, r4
 8009c0c:	f7f6 fb44 	bl	8000298 <__aeabi_dsub>
 8009c10:	9b02      	ldr	r3, [sp, #8]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009c18:	f6bf af0a 	bge.w	8009a30 <__ieee754_rem_pio2+0x80>
 8009c1c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009c20:	f8ca 3004 	str.w	r3, [sl, #4]
 8009c24:	f8ca 8000 	str.w	r8, [sl]
 8009c28:	f8ca 0008 	str.w	r0, [sl, #8]
 8009c2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c30:	f8ca 300c 	str.w	r3, [sl, #12]
 8009c34:	f1cb 0b00 	rsb	fp, fp, #0
 8009c38:	e6fa      	b.n	8009a30 <__ieee754_rem_pio2+0x80>
 8009c3a:	a327      	add	r3, pc, #156	; (adr r3, 8009cd8 <__ieee754_rem_pio2+0x328>)
 8009c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c40:	ec51 0b18 	vmov	r0, r1, d8
 8009c44:	f7f6 fce0 	bl	8000608 <__aeabi_dmul>
 8009c48:	4604      	mov	r4, r0
 8009c4a:	460d      	mov	r5, r1
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	460b      	mov	r3, r1
 8009c50:	4640      	mov	r0, r8
 8009c52:	4649      	mov	r1, r9
 8009c54:	f7f6 fb20 	bl	8000298 <__aeabi_dsub>
 8009c58:	4602      	mov	r2, r0
 8009c5a:	460b      	mov	r3, r1
 8009c5c:	4606      	mov	r6, r0
 8009c5e:	460f      	mov	r7, r1
 8009c60:	4640      	mov	r0, r8
 8009c62:	4649      	mov	r1, r9
 8009c64:	f7f6 fb18 	bl	8000298 <__aeabi_dsub>
 8009c68:	4622      	mov	r2, r4
 8009c6a:	462b      	mov	r3, r5
 8009c6c:	f7f6 fb14 	bl	8000298 <__aeabi_dsub>
 8009c70:	a31b      	add	r3, pc, #108	; (adr r3, 8009ce0 <__ieee754_rem_pio2+0x330>)
 8009c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c76:	4604      	mov	r4, r0
 8009c78:	460d      	mov	r5, r1
 8009c7a:	ec51 0b18 	vmov	r0, r1, d8
 8009c7e:	f7f6 fcc3 	bl	8000608 <__aeabi_dmul>
 8009c82:	4622      	mov	r2, r4
 8009c84:	462b      	mov	r3, r5
 8009c86:	f7f6 fb07 	bl	8000298 <__aeabi_dsub>
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	460d      	mov	r5, r1
 8009c8e:	e75f      	b.n	8009b50 <__ieee754_rem_pio2+0x1a0>
 8009c90:	4b1b      	ldr	r3, [pc, #108]	; (8009d00 <__ieee754_rem_pio2+0x350>)
 8009c92:	4598      	cmp	r8, r3
 8009c94:	dd36      	ble.n	8009d04 <__ieee754_rem_pio2+0x354>
 8009c96:	ee10 2a10 	vmov	r2, s0
 8009c9a:	462b      	mov	r3, r5
 8009c9c:	4620      	mov	r0, r4
 8009c9e:	4629      	mov	r1, r5
 8009ca0:	f7f6 fafa 	bl	8000298 <__aeabi_dsub>
 8009ca4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009ca8:	e9ca 0100 	strd	r0, r1, [sl]
 8009cac:	e694      	b.n	80099d8 <__ieee754_rem_pio2+0x28>
 8009cae:	bf00      	nop
 8009cb0:	54400000 	.word	0x54400000
 8009cb4:	3ff921fb 	.word	0x3ff921fb
 8009cb8:	1a626331 	.word	0x1a626331
 8009cbc:	3dd0b461 	.word	0x3dd0b461
 8009cc0:	1a600000 	.word	0x1a600000
 8009cc4:	3dd0b461 	.word	0x3dd0b461
 8009cc8:	2e037073 	.word	0x2e037073
 8009ccc:	3ba3198a 	.word	0x3ba3198a
 8009cd0:	6dc9c883 	.word	0x6dc9c883
 8009cd4:	3fe45f30 	.word	0x3fe45f30
 8009cd8:	2e000000 	.word	0x2e000000
 8009cdc:	3ba3198a 	.word	0x3ba3198a
 8009ce0:	252049c1 	.word	0x252049c1
 8009ce4:	397b839a 	.word	0x397b839a
 8009ce8:	3fe921fb 	.word	0x3fe921fb
 8009cec:	4002d97b 	.word	0x4002d97b
 8009cf0:	3ff921fb 	.word	0x3ff921fb
 8009cf4:	413921fb 	.word	0x413921fb
 8009cf8:	3fe00000 	.word	0x3fe00000
 8009cfc:	0800b22c 	.word	0x0800b22c
 8009d00:	7fefffff 	.word	0x7fefffff
 8009d04:	ea4f 5428 	mov.w	r4, r8, asr #20
 8009d08:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8009d0c:	ee10 0a10 	vmov	r0, s0
 8009d10:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8009d14:	ee10 6a10 	vmov	r6, s0
 8009d18:	460f      	mov	r7, r1
 8009d1a:	f7f6 ff25 	bl	8000b68 <__aeabi_d2iz>
 8009d1e:	f7f6 fc09 	bl	8000534 <__aeabi_i2d>
 8009d22:	4602      	mov	r2, r0
 8009d24:	460b      	mov	r3, r1
 8009d26:	4630      	mov	r0, r6
 8009d28:	4639      	mov	r1, r7
 8009d2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d2e:	f7f6 fab3 	bl	8000298 <__aeabi_dsub>
 8009d32:	4b22      	ldr	r3, [pc, #136]	; (8009dbc <__ieee754_rem_pio2+0x40c>)
 8009d34:	2200      	movs	r2, #0
 8009d36:	f7f6 fc67 	bl	8000608 <__aeabi_dmul>
 8009d3a:	460f      	mov	r7, r1
 8009d3c:	4606      	mov	r6, r0
 8009d3e:	f7f6 ff13 	bl	8000b68 <__aeabi_d2iz>
 8009d42:	f7f6 fbf7 	bl	8000534 <__aeabi_i2d>
 8009d46:	4602      	mov	r2, r0
 8009d48:	460b      	mov	r3, r1
 8009d4a:	4630      	mov	r0, r6
 8009d4c:	4639      	mov	r1, r7
 8009d4e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009d52:	f7f6 faa1 	bl	8000298 <__aeabi_dsub>
 8009d56:	4b19      	ldr	r3, [pc, #100]	; (8009dbc <__ieee754_rem_pio2+0x40c>)
 8009d58:	2200      	movs	r2, #0
 8009d5a:	f7f6 fc55 	bl	8000608 <__aeabi_dmul>
 8009d5e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009d62:	ad04      	add	r5, sp, #16
 8009d64:	f04f 0803 	mov.w	r8, #3
 8009d68:	46a9      	mov	r9, r5
 8009d6a:	2600      	movs	r6, #0
 8009d6c:	2700      	movs	r7, #0
 8009d6e:	4632      	mov	r2, r6
 8009d70:	463b      	mov	r3, r7
 8009d72:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8009d76:	46c3      	mov	fp, r8
 8009d78:	3d08      	subs	r5, #8
 8009d7a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d7e:	f7f6 feab 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	d1f3      	bne.n	8009d6e <__ieee754_rem_pio2+0x3be>
 8009d86:	4b0e      	ldr	r3, [pc, #56]	; (8009dc0 <__ieee754_rem_pio2+0x410>)
 8009d88:	9301      	str	r3, [sp, #4]
 8009d8a:	2302      	movs	r3, #2
 8009d8c:	9300      	str	r3, [sp, #0]
 8009d8e:	4622      	mov	r2, r4
 8009d90:	465b      	mov	r3, fp
 8009d92:	4651      	mov	r1, sl
 8009d94:	4648      	mov	r0, r9
 8009d96:	f000 f8df 	bl	8009f58 <__kernel_rem_pio2>
 8009d9a:	9b02      	ldr	r3, [sp, #8]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	4683      	mov	fp, r0
 8009da0:	f6bf ae46 	bge.w	8009a30 <__ieee754_rem_pio2+0x80>
 8009da4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009da8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009dac:	f8ca 3004 	str.w	r3, [sl, #4]
 8009db0:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009db4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009db8:	e73a      	b.n	8009c30 <__ieee754_rem_pio2+0x280>
 8009dba:	bf00      	nop
 8009dbc:	41700000 	.word	0x41700000
 8009dc0:	0800b2ac 	.word	0x0800b2ac
 8009dc4:	00000000 	.word	0x00000000

08009dc8 <__kernel_cos>:
 8009dc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dcc:	ec57 6b10 	vmov	r6, r7, d0
 8009dd0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009dd4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009dd8:	ed8d 1b00 	vstr	d1, [sp]
 8009ddc:	da07      	bge.n	8009dee <__kernel_cos+0x26>
 8009dde:	ee10 0a10 	vmov	r0, s0
 8009de2:	4639      	mov	r1, r7
 8009de4:	f7f6 fec0 	bl	8000b68 <__aeabi_d2iz>
 8009de8:	2800      	cmp	r0, #0
 8009dea:	f000 8088 	beq.w	8009efe <__kernel_cos+0x136>
 8009dee:	4632      	mov	r2, r6
 8009df0:	463b      	mov	r3, r7
 8009df2:	4630      	mov	r0, r6
 8009df4:	4639      	mov	r1, r7
 8009df6:	f7f6 fc07 	bl	8000608 <__aeabi_dmul>
 8009dfa:	4b51      	ldr	r3, [pc, #324]	; (8009f40 <__kernel_cos+0x178>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	4604      	mov	r4, r0
 8009e00:	460d      	mov	r5, r1
 8009e02:	f7f6 fc01 	bl	8000608 <__aeabi_dmul>
 8009e06:	a340      	add	r3, pc, #256	; (adr r3, 8009f08 <__kernel_cos+0x140>)
 8009e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0c:	4682      	mov	sl, r0
 8009e0e:	468b      	mov	fp, r1
 8009e10:	4620      	mov	r0, r4
 8009e12:	4629      	mov	r1, r5
 8009e14:	f7f6 fbf8 	bl	8000608 <__aeabi_dmul>
 8009e18:	a33d      	add	r3, pc, #244	; (adr r3, 8009f10 <__kernel_cos+0x148>)
 8009e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1e:	f7f6 fa3d 	bl	800029c <__adddf3>
 8009e22:	4622      	mov	r2, r4
 8009e24:	462b      	mov	r3, r5
 8009e26:	f7f6 fbef 	bl	8000608 <__aeabi_dmul>
 8009e2a:	a33b      	add	r3, pc, #236	; (adr r3, 8009f18 <__kernel_cos+0x150>)
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	f7f6 fa32 	bl	8000298 <__aeabi_dsub>
 8009e34:	4622      	mov	r2, r4
 8009e36:	462b      	mov	r3, r5
 8009e38:	f7f6 fbe6 	bl	8000608 <__aeabi_dmul>
 8009e3c:	a338      	add	r3, pc, #224	; (adr r3, 8009f20 <__kernel_cos+0x158>)
 8009e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e42:	f7f6 fa2b 	bl	800029c <__adddf3>
 8009e46:	4622      	mov	r2, r4
 8009e48:	462b      	mov	r3, r5
 8009e4a:	f7f6 fbdd 	bl	8000608 <__aeabi_dmul>
 8009e4e:	a336      	add	r3, pc, #216	; (adr r3, 8009f28 <__kernel_cos+0x160>)
 8009e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e54:	f7f6 fa20 	bl	8000298 <__aeabi_dsub>
 8009e58:	4622      	mov	r2, r4
 8009e5a:	462b      	mov	r3, r5
 8009e5c:	f7f6 fbd4 	bl	8000608 <__aeabi_dmul>
 8009e60:	a333      	add	r3, pc, #204	; (adr r3, 8009f30 <__kernel_cos+0x168>)
 8009e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e66:	f7f6 fa19 	bl	800029c <__adddf3>
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	462b      	mov	r3, r5
 8009e6e:	f7f6 fbcb 	bl	8000608 <__aeabi_dmul>
 8009e72:	4622      	mov	r2, r4
 8009e74:	462b      	mov	r3, r5
 8009e76:	f7f6 fbc7 	bl	8000608 <__aeabi_dmul>
 8009e7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e7e:	4604      	mov	r4, r0
 8009e80:	460d      	mov	r5, r1
 8009e82:	4630      	mov	r0, r6
 8009e84:	4639      	mov	r1, r7
 8009e86:	f7f6 fbbf 	bl	8000608 <__aeabi_dmul>
 8009e8a:	460b      	mov	r3, r1
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	4629      	mov	r1, r5
 8009e90:	4620      	mov	r0, r4
 8009e92:	f7f6 fa01 	bl	8000298 <__aeabi_dsub>
 8009e96:	4b2b      	ldr	r3, [pc, #172]	; (8009f44 <__kernel_cos+0x17c>)
 8009e98:	4598      	cmp	r8, r3
 8009e9a:	4606      	mov	r6, r0
 8009e9c:	460f      	mov	r7, r1
 8009e9e:	dc10      	bgt.n	8009ec2 <__kernel_cos+0xfa>
 8009ea0:	4602      	mov	r2, r0
 8009ea2:	460b      	mov	r3, r1
 8009ea4:	4650      	mov	r0, sl
 8009ea6:	4659      	mov	r1, fp
 8009ea8:	f7f6 f9f6 	bl	8000298 <__aeabi_dsub>
 8009eac:	460b      	mov	r3, r1
 8009eae:	4926      	ldr	r1, [pc, #152]	; (8009f48 <__kernel_cos+0x180>)
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	f7f6 f9f0 	bl	8000298 <__aeabi_dsub>
 8009eb8:	ec41 0b10 	vmov	d0, r0, r1
 8009ebc:	b003      	add	sp, #12
 8009ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec2:	4b22      	ldr	r3, [pc, #136]	; (8009f4c <__kernel_cos+0x184>)
 8009ec4:	4920      	ldr	r1, [pc, #128]	; (8009f48 <__kernel_cos+0x180>)
 8009ec6:	4598      	cmp	r8, r3
 8009ec8:	bfcc      	ite	gt
 8009eca:	4d21      	ldrgt	r5, [pc, #132]	; (8009f50 <__kernel_cos+0x188>)
 8009ecc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009ed0:	2400      	movs	r4, #0
 8009ed2:	4622      	mov	r2, r4
 8009ed4:	462b      	mov	r3, r5
 8009ed6:	2000      	movs	r0, #0
 8009ed8:	f7f6 f9de 	bl	8000298 <__aeabi_dsub>
 8009edc:	4622      	mov	r2, r4
 8009ede:	4680      	mov	r8, r0
 8009ee0:	4689      	mov	r9, r1
 8009ee2:	462b      	mov	r3, r5
 8009ee4:	4650      	mov	r0, sl
 8009ee6:	4659      	mov	r1, fp
 8009ee8:	f7f6 f9d6 	bl	8000298 <__aeabi_dsub>
 8009eec:	4632      	mov	r2, r6
 8009eee:	463b      	mov	r3, r7
 8009ef0:	f7f6 f9d2 	bl	8000298 <__aeabi_dsub>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	4640      	mov	r0, r8
 8009efa:	4649      	mov	r1, r9
 8009efc:	e7da      	b.n	8009eb4 <__kernel_cos+0xec>
 8009efe:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009f38 <__kernel_cos+0x170>
 8009f02:	e7db      	b.n	8009ebc <__kernel_cos+0xf4>
 8009f04:	f3af 8000 	nop.w
 8009f08:	be8838d4 	.word	0xbe8838d4
 8009f0c:	bda8fae9 	.word	0xbda8fae9
 8009f10:	bdb4b1c4 	.word	0xbdb4b1c4
 8009f14:	3e21ee9e 	.word	0x3e21ee9e
 8009f18:	809c52ad 	.word	0x809c52ad
 8009f1c:	3e927e4f 	.word	0x3e927e4f
 8009f20:	19cb1590 	.word	0x19cb1590
 8009f24:	3efa01a0 	.word	0x3efa01a0
 8009f28:	16c15177 	.word	0x16c15177
 8009f2c:	3f56c16c 	.word	0x3f56c16c
 8009f30:	5555554c 	.word	0x5555554c
 8009f34:	3fa55555 	.word	0x3fa55555
 8009f38:	00000000 	.word	0x00000000
 8009f3c:	3ff00000 	.word	0x3ff00000
 8009f40:	3fe00000 	.word	0x3fe00000
 8009f44:	3fd33332 	.word	0x3fd33332
 8009f48:	3ff00000 	.word	0x3ff00000
 8009f4c:	3fe90000 	.word	0x3fe90000
 8009f50:	3fd20000 	.word	0x3fd20000
 8009f54:	00000000 	.word	0x00000000

08009f58 <__kernel_rem_pio2>:
 8009f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f5c:	ed2d 8b02 	vpush	{d8}
 8009f60:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8009f64:	f112 0f14 	cmn.w	r2, #20
 8009f68:	9308      	str	r3, [sp, #32]
 8009f6a:	9101      	str	r1, [sp, #4]
 8009f6c:	4bc6      	ldr	r3, [pc, #792]	; (800a288 <__kernel_rem_pio2+0x330>)
 8009f6e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8009f70:	9009      	str	r0, [sp, #36]	; 0x24
 8009f72:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009f76:	9304      	str	r3, [sp, #16]
 8009f78:	9b08      	ldr	r3, [sp, #32]
 8009f7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009f7e:	bfa8      	it	ge
 8009f80:	1ed4      	subge	r4, r2, #3
 8009f82:	9306      	str	r3, [sp, #24]
 8009f84:	bfb2      	itee	lt
 8009f86:	2400      	movlt	r4, #0
 8009f88:	2318      	movge	r3, #24
 8009f8a:	fb94 f4f3 	sdivge	r4, r4, r3
 8009f8e:	f06f 0317 	mvn.w	r3, #23
 8009f92:	fb04 3303 	mla	r3, r4, r3, r3
 8009f96:	eb03 0a02 	add.w	sl, r3, r2
 8009f9a:	9b04      	ldr	r3, [sp, #16]
 8009f9c:	9a06      	ldr	r2, [sp, #24]
 8009f9e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a278 <__kernel_rem_pio2+0x320>
 8009fa2:	eb03 0802 	add.w	r8, r3, r2
 8009fa6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8009fa8:	1aa7      	subs	r7, r4, r2
 8009faa:	ae20      	add	r6, sp, #128	; 0x80
 8009fac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009fb0:	2500      	movs	r5, #0
 8009fb2:	4545      	cmp	r5, r8
 8009fb4:	dd18      	ble.n	8009fe8 <__kernel_rem_pio2+0x90>
 8009fb6:	9b08      	ldr	r3, [sp, #32]
 8009fb8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8009fbc:	aa20      	add	r2, sp, #128	; 0x80
 8009fbe:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800a278 <__kernel_rem_pio2+0x320>
 8009fc2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009fc6:	f1c3 0301 	rsb	r3, r3, #1
 8009fca:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8009fce:	9307      	str	r3, [sp, #28]
 8009fd0:	9b07      	ldr	r3, [sp, #28]
 8009fd2:	9a04      	ldr	r2, [sp, #16]
 8009fd4:	4443      	add	r3, r8
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	db2f      	blt.n	800a03a <__kernel_rem_pio2+0xe2>
 8009fda:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009fde:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009fe2:	462f      	mov	r7, r5
 8009fe4:	2600      	movs	r6, #0
 8009fe6:	e01b      	b.n	800a020 <__kernel_rem_pio2+0xc8>
 8009fe8:	42ef      	cmn	r7, r5
 8009fea:	d407      	bmi.n	8009ffc <__kernel_rem_pio2+0xa4>
 8009fec:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009ff0:	f7f6 faa0 	bl	8000534 <__aeabi_i2d>
 8009ff4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009ff8:	3501      	adds	r5, #1
 8009ffa:	e7da      	b.n	8009fb2 <__kernel_rem_pio2+0x5a>
 8009ffc:	ec51 0b18 	vmov	r0, r1, d8
 800a000:	e7f8      	b.n	8009ff4 <__kernel_rem_pio2+0x9c>
 800a002:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a006:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a00a:	f7f6 fafd 	bl	8000608 <__aeabi_dmul>
 800a00e:	4602      	mov	r2, r0
 800a010:	460b      	mov	r3, r1
 800a012:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a016:	f7f6 f941 	bl	800029c <__adddf3>
 800a01a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a01e:	3601      	adds	r6, #1
 800a020:	9b06      	ldr	r3, [sp, #24]
 800a022:	429e      	cmp	r6, r3
 800a024:	f1a7 0708 	sub.w	r7, r7, #8
 800a028:	ddeb      	ble.n	800a002 <__kernel_rem_pio2+0xaa>
 800a02a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a02e:	3508      	adds	r5, #8
 800a030:	ecab 7b02 	vstmia	fp!, {d7}
 800a034:	f108 0801 	add.w	r8, r8, #1
 800a038:	e7ca      	b.n	8009fd0 <__kernel_rem_pio2+0x78>
 800a03a:	9b04      	ldr	r3, [sp, #16]
 800a03c:	aa0c      	add	r2, sp, #48	; 0x30
 800a03e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a042:	930b      	str	r3, [sp, #44]	; 0x2c
 800a044:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a046:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a04a:	9c04      	ldr	r4, [sp, #16]
 800a04c:	930a      	str	r3, [sp, #40]	; 0x28
 800a04e:	ab98      	add	r3, sp, #608	; 0x260
 800a050:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a054:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800a058:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800a05c:	f8cd b008 	str.w	fp, [sp, #8]
 800a060:	4625      	mov	r5, r4
 800a062:	2d00      	cmp	r5, #0
 800a064:	dc78      	bgt.n	800a158 <__kernel_rem_pio2+0x200>
 800a066:	ec47 6b10 	vmov	d0, r6, r7
 800a06a:	4650      	mov	r0, sl
 800a06c:	f000 fbfc 	bl	800a868 <scalbn>
 800a070:	ec57 6b10 	vmov	r6, r7, d0
 800a074:	2200      	movs	r2, #0
 800a076:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a07a:	ee10 0a10 	vmov	r0, s0
 800a07e:	4639      	mov	r1, r7
 800a080:	f7f6 fac2 	bl	8000608 <__aeabi_dmul>
 800a084:	ec41 0b10 	vmov	d0, r0, r1
 800a088:	f000 fb6e 	bl	800a768 <floor>
 800a08c:	4b7f      	ldr	r3, [pc, #508]	; (800a28c <__kernel_rem_pio2+0x334>)
 800a08e:	ec51 0b10 	vmov	r0, r1, d0
 800a092:	2200      	movs	r2, #0
 800a094:	f7f6 fab8 	bl	8000608 <__aeabi_dmul>
 800a098:	4602      	mov	r2, r0
 800a09a:	460b      	mov	r3, r1
 800a09c:	4630      	mov	r0, r6
 800a09e:	4639      	mov	r1, r7
 800a0a0:	f7f6 f8fa 	bl	8000298 <__aeabi_dsub>
 800a0a4:	460f      	mov	r7, r1
 800a0a6:	4606      	mov	r6, r0
 800a0a8:	f7f6 fd5e 	bl	8000b68 <__aeabi_d2iz>
 800a0ac:	9007      	str	r0, [sp, #28]
 800a0ae:	f7f6 fa41 	bl	8000534 <__aeabi_i2d>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	4630      	mov	r0, r6
 800a0b8:	4639      	mov	r1, r7
 800a0ba:	f7f6 f8ed 	bl	8000298 <__aeabi_dsub>
 800a0be:	f1ba 0f00 	cmp.w	sl, #0
 800a0c2:	4606      	mov	r6, r0
 800a0c4:	460f      	mov	r7, r1
 800a0c6:	dd70      	ble.n	800a1aa <__kernel_rem_pio2+0x252>
 800a0c8:	1e62      	subs	r2, r4, #1
 800a0ca:	ab0c      	add	r3, sp, #48	; 0x30
 800a0cc:	9d07      	ldr	r5, [sp, #28]
 800a0ce:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a0d2:	f1ca 0118 	rsb	r1, sl, #24
 800a0d6:	fa40 f301 	asr.w	r3, r0, r1
 800a0da:	441d      	add	r5, r3
 800a0dc:	408b      	lsls	r3, r1
 800a0de:	1ac0      	subs	r0, r0, r3
 800a0e0:	ab0c      	add	r3, sp, #48	; 0x30
 800a0e2:	9507      	str	r5, [sp, #28]
 800a0e4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a0e8:	f1ca 0317 	rsb	r3, sl, #23
 800a0ec:	fa40 f303 	asr.w	r3, r0, r3
 800a0f0:	9302      	str	r3, [sp, #8]
 800a0f2:	9b02      	ldr	r3, [sp, #8]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	dd66      	ble.n	800a1c6 <__kernel_rem_pio2+0x26e>
 800a0f8:	9b07      	ldr	r3, [sp, #28]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	3301      	adds	r3, #1
 800a0fe:	9307      	str	r3, [sp, #28]
 800a100:	4615      	mov	r5, r2
 800a102:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a106:	4294      	cmp	r4, r2
 800a108:	f300 8099 	bgt.w	800a23e <__kernel_rem_pio2+0x2e6>
 800a10c:	f1ba 0f00 	cmp.w	sl, #0
 800a110:	dd07      	ble.n	800a122 <__kernel_rem_pio2+0x1ca>
 800a112:	f1ba 0f01 	cmp.w	sl, #1
 800a116:	f000 80a5 	beq.w	800a264 <__kernel_rem_pio2+0x30c>
 800a11a:	f1ba 0f02 	cmp.w	sl, #2
 800a11e:	f000 80c1 	beq.w	800a2a4 <__kernel_rem_pio2+0x34c>
 800a122:	9b02      	ldr	r3, [sp, #8]
 800a124:	2b02      	cmp	r3, #2
 800a126:	d14e      	bne.n	800a1c6 <__kernel_rem_pio2+0x26e>
 800a128:	4632      	mov	r2, r6
 800a12a:	463b      	mov	r3, r7
 800a12c:	4958      	ldr	r1, [pc, #352]	; (800a290 <__kernel_rem_pio2+0x338>)
 800a12e:	2000      	movs	r0, #0
 800a130:	f7f6 f8b2 	bl	8000298 <__aeabi_dsub>
 800a134:	4606      	mov	r6, r0
 800a136:	460f      	mov	r7, r1
 800a138:	2d00      	cmp	r5, #0
 800a13a:	d044      	beq.n	800a1c6 <__kernel_rem_pio2+0x26e>
 800a13c:	4650      	mov	r0, sl
 800a13e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a280 <__kernel_rem_pio2+0x328>
 800a142:	f000 fb91 	bl	800a868 <scalbn>
 800a146:	4630      	mov	r0, r6
 800a148:	4639      	mov	r1, r7
 800a14a:	ec53 2b10 	vmov	r2, r3, d0
 800a14e:	f7f6 f8a3 	bl	8000298 <__aeabi_dsub>
 800a152:	4606      	mov	r6, r0
 800a154:	460f      	mov	r7, r1
 800a156:	e036      	b.n	800a1c6 <__kernel_rem_pio2+0x26e>
 800a158:	4b4e      	ldr	r3, [pc, #312]	; (800a294 <__kernel_rem_pio2+0x33c>)
 800a15a:	2200      	movs	r2, #0
 800a15c:	4630      	mov	r0, r6
 800a15e:	4639      	mov	r1, r7
 800a160:	f7f6 fa52 	bl	8000608 <__aeabi_dmul>
 800a164:	f7f6 fd00 	bl	8000b68 <__aeabi_d2iz>
 800a168:	f7f6 f9e4 	bl	8000534 <__aeabi_i2d>
 800a16c:	4b4a      	ldr	r3, [pc, #296]	; (800a298 <__kernel_rem_pio2+0x340>)
 800a16e:	2200      	movs	r2, #0
 800a170:	4680      	mov	r8, r0
 800a172:	4689      	mov	r9, r1
 800a174:	f7f6 fa48 	bl	8000608 <__aeabi_dmul>
 800a178:	4602      	mov	r2, r0
 800a17a:	460b      	mov	r3, r1
 800a17c:	4630      	mov	r0, r6
 800a17e:	4639      	mov	r1, r7
 800a180:	f7f6 f88a 	bl	8000298 <__aeabi_dsub>
 800a184:	f7f6 fcf0 	bl	8000b68 <__aeabi_d2iz>
 800a188:	9b02      	ldr	r3, [sp, #8]
 800a18a:	f843 0b04 	str.w	r0, [r3], #4
 800a18e:	3d01      	subs	r5, #1
 800a190:	9302      	str	r3, [sp, #8]
 800a192:	ab70      	add	r3, sp, #448	; 0x1c0
 800a194:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19c:	4640      	mov	r0, r8
 800a19e:	4649      	mov	r1, r9
 800a1a0:	f7f6 f87c 	bl	800029c <__adddf3>
 800a1a4:	4606      	mov	r6, r0
 800a1a6:	460f      	mov	r7, r1
 800a1a8:	e75b      	b.n	800a062 <__kernel_rem_pio2+0x10a>
 800a1aa:	d105      	bne.n	800a1b8 <__kernel_rem_pio2+0x260>
 800a1ac:	1e63      	subs	r3, r4, #1
 800a1ae:	aa0c      	add	r2, sp, #48	; 0x30
 800a1b0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a1b4:	15c3      	asrs	r3, r0, #23
 800a1b6:	e79b      	b.n	800a0f0 <__kernel_rem_pio2+0x198>
 800a1b8:	4b38      	ldr	r3, [pc, #224]	; (800a29c <__kernel_rem_pio2+0x344>)
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	f7f6 fcaa 	bl	8000b14 <__aeabi_dcmpge>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d139      	bne.n	800a238 <__kernel_rem_pio2+0x2e0>
 800a1c4:	9002      	str	r0, [sp, #8]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	4630      	mov	r0, r6
 800a1cc:	4639      	mov	r1, r7
 800a1ce:	f7f6 fc83 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	f000 80b4 	beq.w	800a340 <__kernel_rem_pio2+0x3e8>
 800a1d8:	f104 3bff 	add.w	fp, r4, #4294967295
 800a1dc:	465b      	mov	r3, fp
 800a1de:	2200      	movs	r2, #0
 800a1e0:	9904      	ldr	r1, [sp, #16]
 800a1e2:	428b      	cmp	r3, r1
 800a1e4:	da65      	bge.n	800a2b2 <__kernel_rem_pio2+0x35a>
 800a1e6:	2a00      	cmp	r2, #0
 800a1e8:	d07b      	beq.n	800a2e2 <__kernel_rem_pio2+0x38a>
 800a1ea:	ab0c      	add	r3, sp, #48	; 0x30
 800a1ec:	f1aa 0a18 	sub.w	sl, sl, #24
 800a1f0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 80a0 	beq.w	800a33a <__kernel_rem_pio2+0x3e2>
 800a1fa:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800a280 <__kernel_rem_pio2+0x328>
 800a1fe:	4650      	mov	r0, sl
 800a200:	f000 fb32 	bl	800a868 <scalbn>
 800a204:	4f23      	ldr	r7, [pc, #140]	; (800a294 <__kernel_rem_pio2+0x33c>)
 800a206:	ec55 4b10 	vmov	r4, r5, d0
 800a20a:	46d8      	mov	r8, fp
 800a20c:	2600      	movs	r6, #0
 800a20e:	f1b8 0f00 	cmp.w	r8, #0
 800a212:	f280 80cf 	bge.w	800a3b4 <__kernel_rem_pio2+0x45c>
 800a216:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800a278 <__kernel_rem_pio2+0x320>
 800a21a:	465f      	mov	r7, fp
 800a21c:	f04f 0800 	mov.w	r8, #0
 800a220:	2f00      	cmp	r7, #0
 800a222:	f2c0 80fd 	blt.w	800a420 <__kernel_rem_pio2+0x4c8>
 800a226:	ab70      	add	r3, sp, #448	; 0x1c0
 800a228:	f8df a074 	ldr.w	sl, [pc, #116]	; 800a2a0 <__kernel_rem_pio2+0x348>
 800a22c:	ec55 4b18 	vmov	r4, r5, d8
 800a230:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800a234:	2600      	movs	r6, #0
 800a236:	e0e5      	b.n	800a404 <__kernel_rem_pio2+0x4ac>
 800a238:	2302      	movs	r3, #2
 800a23a:	9302      	str	r3, [sp, #8]
 800a23c:	e75c      	b.n	800a0f8 <__kernel_rem_pio2+0x1a0>
 800a23e:	f8db 3000 	ldr.w	r3, [fp]
 800a242:	b955      	cbnz	r5, 800a25a <__kernel_rem_pio2+0x302>
 800a244:	b123      	cbz	r3, 800a250 <__kernel_rem_pio2+0x2f8>
 800a246:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a24a:	f8cb 3000 	str.w	r3, [fp]
 800a24e:	2301      	movs	r3, #1
 800a250:	3201      	adds	r2, #1
 800a252:	f10b 0b04 	add.w	fp, fp, #4
 800a256:	461d      	mov	r5, r3
 800a258:	e755      	b.n	800a106 <__kernel_rem_pio2+0x1ae>
 800a25a:	1acb      	subs	r3, r1, r3
 800a25c:	f8cb 3000 	str.w	r3, [fp]
 800a260:	462b      	mov	r3, r5
 800a262:	e7f5      	b.n	800a250 <__kernel_rem_pio2+0x2f8>
 800a264:	1e62      	subs	r2, r4, #1
 800a266:	ab0c      	add	r3, sp, #48	; 0x30
 800a268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a26c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a270:	a90c      	add	r1, sp, #48	; 0x30
 800a272:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a276:	e754      	b.n	800a122 <__kernel_rem_pio2+0x1ca>
	...
 800a284:	3ff00000 	.word	0x3ff00000
 800a288:	0800b3f8 	.word	0x0800b3f8
 800a28c:	40200000 	.word	0x40200000
 800a290:	3ff00000 	.word	0x3ff00000
 800a294:	3e700000 	.word	0x3e700000
 800a298:	41700000 	.word	0x41700000
 800a29c:	3fe00000 	.word	0x3fe00000
 800a2a0:	0800b3b8 	.word	0x0800b3b8
 800a2a4:	1e62      	subs	r2, r4, #1
 800a2a6:	ab0c      	add	r3, sp, #48	; 0x30
 800a2a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2ac:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a2b0:	e7de      	b.n	800a270 <__kernel_rem_pio2+0x318>
 800a2b2:	a90c      	add	r1, sp, #48	; 0x30
 800a2b4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a2b8:	3b01      	subs	r3, #1
 800a2ba:	430a      	orrs	r2, r1
 800a2bc:	e790      	b.n	800a1e0 <__kernel_rem_pio2+0x288>
 800a2be:	3301      	adds	r3, #1
 800a2c0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a2c4:	2900      	cmp	r1, #0
 800a2c6:	d0fa      	beq.n	800a2be <__kernel_rem_pio2+0x366>
 800a2c8:	9a08      	ldr	r2, [sp, #32]
 800a2ca:	18e3      	adds	r3, r4, r3
 800a2cc:	18a6      	adds	r6, r4, r2
 800a2ce:	aa20      	add	r2, sp, #128	; 0x80
 800a2d0:	1c65      	adds	r5, r4, #1
 800a2d2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a2d6:	9302      	str	r3, [sp, #8]
 800a2d8:	9b02      	ldr	r3, [sp, #8]
 800a2da:	42ab      	cmp	r3, r5
 800a2dc:	da04      	bge.n	800a2e8 <__kernel_rem_pio2+0x390>
 800a2de:	461c      	mov	r4, r3
 800a2e0:	e6b5      	b.n	800a04e <__kernel_rem_pio2+0xf6>
 800a2e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e7eb      	b.n	800a2c0 <__kernel_rem_pio2+0x368>
 800a2e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2ee:	f7f6 f921 	bl	8000534 <__aeabi_i2d>
 800a2f2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a2f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2f8:	46b3      	mov	fp, r6
 800a2fa:	461c      	mov	r4, r3
 800a2fc:	2700      	movs	r7, #0
 800a2fe:	f04f 0800 	mov.w	r8, #0
 800a302:	f04f 0900 	mov.w	r9, #0
 800a306:	9b06      	ldr	r3, [sp, #24]
 800a308:	429f      	cmp	r7, r3
 800a30a:	dd06      	ble.n	800a31a <__kernel_rem_pio2+0x3c2>
 800a30c:	ab70      	add	r3, sp, #448	; 0x1c0
 800a30e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a312:	e9c3 8900 	strd	r8, r9, [r3]
 800a316:	3501      	adds	r5, #1
 800a318:	e7de      	b.n	800a2d8 <__kernel_rem_pio2+0x380>
 800a31a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a31e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a322:	f7f6 f971 	bl	8000608 <__aeabi_dmul>
 800a326:	4602      	mov	r2, r0
 800a328:	460b      	mov	r3, r1
 800a32a:	4640      	mov	r0, r8
 800a32c:	4649      	mov	r1, r9
 800a32e:	f7f5 ffb5 	bl	800029c <__adddf3>
 800a332:	3701      	adds	r7, #1
 800a334:	4680      	mov	r8, r0
 800a336:	4689      	mov	r9, r1
 800a338:	e7e5      	b.n	800a306 <__kernel_rem_pio2+0x3ae>
 800a33a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a33e:	e754      	b.n	800a1ea <__kernel_rem_pio2+0x292>
 800a340:	ec47 6b10 	vmov	d0, r6, r7
 800a344:	f1ca 0000 	rsb	r0, sl, #0
 800a348:	f000 fa8e 	bl	800a868 <scalbn>
 800a34c:	ec57 6b10 	vmov	r6, r7, d0
 800a350:	4b9f      	ldr	r3, [pc, #636]	; (800a5d0 <__kernel_rem_pio2+0x678>)
 800a352:	ee10 0a10 	vmov	r0, s0
 800a356:	2200      	movs	r2, #0
 800a358:	4639      	mov	r1, r7
 800a35a:	f7f6 fbdb 	bl	8000b14 <__aeabi_dcmpge>
 800a35e:	b300      	cbz	r0, 800a3a2 <__kernel_rem_pio2+0x44a>
 800a360:	4b9c      	ldr	r3, [pc, #624]	; (800a5d4 <__kernel_rem_pio2+0x67c>)
 800a362:	2200      	movs	r2, #0
 800a364:	4630      	mov	r0, r6
 800a366:	4639      	mov	r1, r7
 800a368:	f7f6 f94e 	bl	8000608 <__aeabi_dmul>
 800a36c:	f7f6 fbfc 	bl	8000b68 <__aeabi_d2iz>
 800a370:	4605      	mov	r5, r0
 800a372:	f7f6 f8df 	bl	8000534 <__aeabi_i2d>
 800a376:	4b96      	ldr	r3, [pc, #600]	; (800a5d0 <__kernel_rem_pio2+0x678>)
 800a378:	2200      	movs	r2, #0
 800a37a:	f7f6 f945 	bl	8000608 <__aeabi_dmul>
 800a37e:	460b      	mov	r3, r1
 800a380:	4602      	mov	r2, r0
 800a382:	4639      	mov	r1, r7
 800a384:	4630      	mov	r0, r6
 800a386:	f7f5 ff87 	bl	8000298 <__aeabi_dsub>
 800a38a:	f7f6 fbed 	bl	8000b68 <__aeabi_d2iz>
 800a38e:	f104 0b01 	add.w	fp, r4, #1
 800a392:	ab0c      	add	r3, sp, #48	; 0x30
 800a394:	f10a 0a18 	add.w	sl, sl, #24
 800a398:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a39c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800a3a0:	e72b      	b.n	800a1fa <__kernel_rem_pio2+0x2a2>
 800a3a2:	4630      	mov	r0, r6
 800a3a4:	4639      	mov	r1, r7
 800a3a6:	f7f6 fbdf 	bl	8000b68 <__aeabi_d2iz>
 800a3aa:	ab0c      	add	r3, sp, #48	; 0x30
 800a3ac:	46a3      	mov	fp, r4
 800a3ae:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a3b2:	e722      	b.n	800a1fa <__kernel_rem_pio2+0x2a2>
 800a3b4:	ab70      	add	r3, sp, #448	; 0x1c0
 800a3b6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800a3ba:	ab0c      	add	r3, sp, #48	; 0x30
 800a3bc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a3c0:	f7f6 f8b8 	bl	8000534 <__aeabi_i2d>
 800a3c4:	4622      	mov	r2, r4
 800a3c6:	462b      	mov	r3, r5
 800a3c8:	f7f6 f91e 	bl	8000608 <__aeabi_dmul>
 800a3cc:	4632      	mov	r2, r6
 800a3ce:	e9c9 0100 	strd	r0, r1, [r9]
 800a3d2:	463b      	mov	r3, r7
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	f7f6 f916 	bl	8000608 <__aeabi_dmul>
 800a3dc:	f108 38ff 	add.w	r8, r8, #4294967295
 800a3e0:	4604      	mov	r4, r0
 800a3e2:	460d      	mov	r5, r1
 800a3e4:	e713      	b.n	800a20e <__kernel_rem_pio2+0x2b6>
 800a3e6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800a3ea:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800a3ee:	f7f6 f90b 	bl	8000608 <__aeabi_dmul>
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	4620      	mov	r0, r4
 800a3f8:	4629      	mov	r1, r5
 800a3fa:	f7f5 ff4f 	bl	800029c <__adddf3>
 800a3fe:	3601      	adds	r6, #1
 800a400:	4604      	mov	r4, r0
 800a402:	460d      	mov	r5, r1
 800a404:	9b04      	ldr	r3, [sp, #16]
 800a406:	429e      	cmp	r6, r3
 800a408:	dc01      	bgt.n	800a40e <__kernel_rem_pio2+0x4b6>
 800a40a:	45b0      	cmp	r8, r6
 800a40c:	daeb      	bge.n	800a3e6 <__kernel_rem_pio2+0x48e>
 800a40e:	ab48      	add	r3, sp, #288	; 0x120
 800a410:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a414:	e9c3 4500 	strd	r4, r5, [r3]
 800a418:	3f01      	subs	r7, #1
 800a41a:	f108 0801 	add.w	r8, r8, #1
 800a41e:	e6ff      	b.n	800a220 <__kernel_rem_pio2+0x2c8>
 800a420:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a422:	2b02      	cmp	r3, #2
 800a424:	dc0b      	bgt.n	800a43e <__kernel_rem_pio2+0x4e6>
 800a426:	2b00      	cmp	r3, #0
 800a428:	dc6e      	bgt.n	800a508 <__kernel_rem_pio2+0x5b0>
 800a42a:	d045      	beq.n	800a4b8 <__kernel_rem_pio2+0x560>
 800a42c:	9b07      	ldr	r3, [sp, #28]
 800a42e:	f003 0007 	and.w	r0, r3, #7
 800a432:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800a436:	ecbd 8b02 	vpop	{d8}
 800a43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a43e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a440:	2b03      	cmp	r3, #3
 800a442:	d1f3      	bne.n	800a42c <__kernel_rem_pio2+0x4d4>
 800a444:	ab48      	add	r3, sp, #288	; 0x120
 800a446:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800a44a:	46d0      	mov	r8, sl
 800a44c:	46d9      	mov	r9, fp
 800a44e:	f1b9 0f00 	cmp.w	r9, #0
 800a452:	f1a8 0808 	sub.w	r8, r8, #8
 800a456:	dc64      	bgt.n	800a522 <__kernel_rem_pio2+0x5ca>
 800a458:	465c      	mov	r4, fp
 800a45a:	2c01      	cmp	r4, #1
 800a45c:	f1aa 0a08 	sub.w	sl, sl, #8
 800a460:	dc7e      	bgt.n	800a560 <__kernel_rem_pio2+0x608>
 800a462:	2000      	movs	r0, #0
 800a464:	2100      	movs	r1, #0
 800a466:	f1bb 0f01 	cmp.w	fp, #1
 800a46a:	f300 8097 	bgt.w	800a59c <__kernel_rem_pio2+0x644>
 800a46e:	9b02      	ldr	r3, [sp, #8]
 800a470:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800a474:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f040 8099 	bne.w	800a5b0 <__kernel_rem_pio2+0x658>
 800a47e:	9b01      	ldr	r3, [sp, #4]
 800a480:	e9c3 5600 	strd	r5, r6, [r3]
 800a484:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800a488:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a48c:	e7ce      	b.n	800a42c <__kernel_rem_pio2+0x4d4>
 800a48e:	ab48      	add	r3, sp, #288	; 0x120
 800a490:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a498:	f7f5 ff00 	bl	800029c <__adddf3>
 800a49c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4a0:	f1bb 0f00 	cmp.w	fp, #0
 800a4a4:	daf3      	bge.n	800a48e <__kernel_rem_pio2+0x536>
 800a4a6:	9b02      	ldr	r3, [sp, #8]
 800a4a8:	b113      	cbz	r3, 800a4b0 <__kernel_rem_pio2+0x558>
 800a4aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	9b01      	ldr	r3, [sp, #4]
 800a4b2:	e9c3 0100 	strd	r0, r1, [r3]
 800a4b6:	e7b9      	b.n	800a42c <__kernel_rem_pio2+0x4d4>
 800a4b8:	2000      	movs	r0, #0
 800a4ba:	2100      	movs	r1, #0
 800a4bc:	e7f0      	b.n	800a4a0 <__kernel_rem_pio2+0x548>
 800a4be:	ab48      	add	r3, sp, #288	; 0x120
 800a4c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c8:	f7f5 fee8 	bl	800029c <__adddf3>
 800a4cc:	3c01      	subs	r4, #1
 800a4ce:	2c00      	cmp	r4, #0
 800a4d0:	daf5      	bge.n	800a4be <__kernel_rem_pio2+0x566>
 800a4d2:	9b02      	ldr	r3, [sp, #8]
 800a4d4:	b1e3      	cbz	r3, 800a510 <__kernel_rem_pio2+0x5b8>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4dc:	9c01      	ldr	r4, [sp, #4]
 800a4de:	e9c4 2300 	strd	r2, r3, [r4]
 800a4e2:	4602      	mov	r2, r0
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800a4ea:	f7f5 fed5 	bl	8000298 <__aeabi_dsub>
 800a4ee:	ad4a      	add	r5, sp, #296	; 0x128
 800a4f0:	2401      	movs	r4, #1
 800a4f2:	45a3      	cmp	fp, r4
 800a4f4:	da0f      	bge.n	800a516 <__kernel_rem_pio2+0x5be>
 800a4f6:	9b02      	ldr	r3, [sp, #8]
 800a4f8:	b113      	cbz	r3, 800a500 <__kernel_rem_pio2+0x5a8>
 800a4fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4fe:	4619      	mov	r1, r3
 800a500:	9b01      	ldr	r3, [sp, #4]
 800a502:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a506:	e791      	b.n	800a42c <__kernel_rem_pio2+0x4d4>
 800a508:	465c      	mov	r4, fp
 800a50a:	2000      	movs	r0, #0
 800a50c:	2100      	movs	r1, #0
 800a50e:	e7de      	b.n	800a4ce <__kernel_rem_pio2+0x576>
 800a510:	4602      	mov	r2, r0
 800a512:	460b      	mov	r3, r1
 800a514:	e7e2      	b.n	800a4dc <__kernel_rem_pio2+0x584>
 800a516:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800a51a:	f7f5 febf 	bl	800029c <__adddf3>
 800a51e:	3401      	adds	r4, #1
 800a520:	e7e7      	b.n	800a4f2 <__kernel_rem_pio2+0x59a>
 800a522:	e9d8 4500 	ldrd	r4, r5, [r8]
 800a526:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800a52a:	4620      	mov	r0, r4
 800a52c:	4632      	mov	r2, r6
 800a52e:	463b      	mov	r3, r7
 800a530:	4629      	mov	r1, r5
 800a532:	f7f5 feb3 	bl	800029c <__adddf3>
 800a536:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a53a:	4602      	mov	r2, r0
 800a53c:	460b      	mov	r3, r1
 800a53e:	4620      	mov	r0, r4
 800a540:	4629      	mov	r1, r5
 800a542:	f7f5 fea9 	bl	8000298 <__aeabi_dsub>
 800a546:	4632      	mov	r2, r6
 800a548:	463b      	mov	r3, r7
 800a54a:	f7f5 fea7 	bl	800029c <__adddf3>
 800a54e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a552:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800a556:	ed88 7b00 	vstr	d7, [r8]
 800a55a:	f109 39ff 	add.w	r9, r9, #4294967295
 800a55e:	e776      	b.n	800a44e <__kernel_rem_pio2+0x4f6>
 800a560:	e9da 8900 	ldrd	r8, r9, [sl]
 800a564:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800a568:	4640      	mov	r0, r8
 800a56a:	4632      	mov	r2, r6
 800a56c:	463b      	mov	r3, r7
 800a56e:	4649      	mov	r1, r9
 800a570:	f7f5 fe94 	bl	800029c <__adddf3>
 800a574:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a578:	4602      	mov	r2, r0
 800a57a:	460b      	mov	r3, r1
 800a57c:	4640      	mov	r0, r8
 800a57e:	4649      	mov	r1, r9
 800a580:	f7f5 fe8a 	bl	8000298 <__aeabi_dsub>
 800a584:	4632      	mov	r2, r6
 800a586:	463b      	mov	r3, r7
 800a588:	f7f5 fe88 	bl	800029c <__adddf3>
 800a58c:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a590:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a594:	ed8a 7b00 	vstr	d7, [sl]
 800a598:	3c01      	subs	r4, #1
 800a59a:	e75e      	b.n	800a45a <__kernel_rem_pio2+0x502>
 800a59c:	ab48      	add	r3, sp, #288	; 0x120
 800a59e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a6:	f7f5 fe79 	bl	800029c <__adddf3>
 800a5aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a5ae:	e75a      	b.n	800a466 <__kernel_rem_pio2+0x50e>
 800a5b0:	9b01      	ldr	r3, [sp, #4]
 800a5b2:	9a01      	ldr	r2, [sp, #4]
 800a5b4:	601d      	str	r5, [r3, #0]
 800a5b6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800a5ba:	605c      	str	r4, [r3, #4]
 800a5bc:	609f      	str	r7, [r3, #8]
 800a5be:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800a5c2:	60d3      	str	r3, [r2, #12]
 800a5c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a5c8:	6110      	str	r0, [r2, #16]
 800a5ca:	6153      	str	r3, [r2, #20]
 800a5cc:	e72e      	b.n	800a42c <__kernel_rem_pio2+0x4d4>
 800a5ce:	bf00      	nop
 800a5d0:	41700000 	.word	0x41700000
 800a5d4:	3e700000 	.word	0x3e700000

0800a5d8 <__kernel_sin>:
 800a5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5dc:	ed2d 8b04 	vpush	{d8-d9}
 800a5e0:	eeb0 8a41 	vmov.f32	s16, s2
 800a5e4:	eef0 8a61 	vmov.f32	s17, s3
 800a5e8:	ec55 4b10 	vmov	r4, r5, d0
 800a5ec:	b083      	sub	sp, #12
 800a5ee:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a5f2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a5f6:	9001      	str	r0, [sp, #4]
 800a5f8:	da06      	bge.n	800a608 <__kernel_sin+0x30>
 800a5fa:	ee10 0a10 	vmov	r0, s0
 800a5fe:	4629      	mov	r1, r5
 800a600:	f7f6 fab2 	bl	8000b68 <__aeabi_d2iz>
 800a604:	2800      	cmp	r0, #0
 800a606:	d051      	beq.n	800a6ac <__kernel_sin+0xd4>
 800a608:	4622      	mov	r2, r4
 800a60a:	462b      	mov	r3, r5
 800a60c:	4620      	mov	r0, r4
 800a60e:	4629      	mov	r1, r5
 800a610:	f7f5 fffa 	bl	8000608 <__aeabi_dmul>
 800a614:	4682      	mov	sl, r0
 800a616:	468b      	mov	fp, r1
 800a618:	4602      	mov	r2, r0
 800a61a:	460b      	mov	r3, r1
 800a61c:	4620      	mov	r0, r4
 800a61e:	4629      	mov	r1, r5
 800a620:	f7f5 fff2 	bl	8000608 <__aeabi_dmul>
 800a624:	a341      	add	r3, pc, #260	; (adr r3, 800a72c <__kernel_sin+0x154>)
 800a626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a62a:	4680      	mov	r8, r0
 800a62c:	4689      	mov	r9, r1
 800a62e:	4650      	mov	r0, sl
 800a630:	4659      	mov	r1, fp
 800a632:	f7f5 ffe9 	bl	8000608 <__aeabi_dmul>
 800a636:	a33f      	add	r3, pc, #252	; (adr r3, 800a734 <__kernel_sin+0x15c>)
 800a638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a63c:	f7f5 fe2c 	bl	8000298 <__aeabi_dsub>
 800a640:	4652      	mov	r2, sl
 800a642:	465b      	mov	r3, fp
 800a644:	f7f5 ffe0 	bl	8000608 <__aeabi_dmul>
 800a648:	a33c      	add	r3, pc, #240	; (adr r3, 800a73c <__kernel_sin+0x164>)
 800a64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64e:	f7f5 fe25 	bl	800029c <__adddf3>
 800a652:	4652      	mov	r2, sl
 800a654:	465b      	mov	r3, fp
 800a656:	f7f5 ffd7 	bl	8000608 <__aeabi_dmul>
 800a65a:	a33a      	add	r3, pc, #232	; (adr r3, 800a744 <__kernel_sin+0x16c>)
 800a65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a660:	f7f5 fe1a 	bl	8000298 <__aeabi_dsub>
 800a664:	4652      	mov	r2, sl
 800a666:	465b      	mov	r3, fp
 800a668:	f7f5 ffce 	bl	8000608 <__aeabi_dmul>
 800a66c:	a337      	add	r3, pc, #220	; (adr r3, 800a74c <__kernel_sin+0x174>)
 800a66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a672:	f7f5 fe13 	bl	800029c <__adddf3>
 800a676:	9b01      	ldr	r3, [sp, #4]
 800a678:	4606      	mov	r6, r0
 800a67a:	460f      	mov	r7, r1
 800a67c:	b9eb      	cbnz	r3, 800a6ba <__kernel_sin+0xe2>
 800a67e:	4602      	mov	r2, r0
 800a680:	460b      	mov	r3, r1
 800a682:	4650      	mov	r0, sl
 800a684:	4659      	mov	r1, fp
 800a686:	f7f5 ffbf 	bl	8000608 <__aeabi_dmul>
 800a68a:	a325      	add	r3, pc, #148	; (adr r3, 800a720 <__kernel_sin+0x148>)
 800a68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a690:	f7f5 fe02 	bl	8000298 <__aeabi_dsub>
 800a694:	4642      	mov	r2, r8
 800a696:	464b      	mov	r3, r9
 800a698:	f7f5 ffb6 	bl	8000608 <__aeabi_dmul>
 800a69c:	4602      	mov	r2, r0
 800a69e:	460b      	mov	r3, r1
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	4629      	mov	r1, r5
 800a6a4:	f7f5 fdfa 	bl	800029c <__adddf3>
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	460d      	mov	r5, r1
 800a6ac:	ec45 4b10 	vmov	d0, r4, r5
 800a6b0:	b003      	add	sp, #12
 800a6b2:	ecbd 8b04 	vpop	{d8-d9}
 800a6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ba:	4b1b      	ldr	r3, [pc, #108]	; (800a728 <__kernel_sin+0x150>)
 800a6bc:	ec51 0b18 	vmov	r0, r1, d8
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f7f5 ffa1 	bl	8000608 <__aeabi_dmul>
 800a6c6:	4632      	mov	r2, r6
 800a6c8:	ec41 0b19 	vmov	d9, r0, r1
 800a6cc:	463b      	mov	r3, r7
 800a6ce:	4640      	mov	r0, r8
 800a6d0:	4649      	mov	r1, r9
 800a6d2:	f7f5 ff99 	bl	8000608 <__aeabi_dmul>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	460b      	mov	r3, r1
 800a6da:	ec51 0b19 	vmov	r0, r1, d9
 800a6de:	f7f5 fddb 	bl	8000298 <__aeabi_dsub>
 800a6e2:	4652      	mov	r2, sl
 800a6e4:	465b      	mov	r3, fp
 800a6e6:	f7f5 ff8f 	bl	8000608 <__aeabi_dmul>
 800a6ea:	ec53 2b18 	vmov	r2, r3, d8
 800a6ee:	f7f5 fdd3 	bl	8000298 <__aeabi_dsub>
 800a6f2:	a30b      	add	r3, pc, #44	; (adr r3, 800a720 <__kernel_sin+0x148>)
 800a6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f8:	4606      	mov	r6, r0
 800a6fa:	460f      	mov	r7, r1
 800a6fc:	4640      	mov	r0, r8
 800a6fe:	4649      	mov	r1, r9
 800a700:	f7f5 ff82 	bl	8000608 <__aeabi_dmul>
 800a704:	4602      	mov	r2, r0
 800a706:	460b      	mov	r3, r1
 800a708:	4630      	mov	r0, r6
 800a70a:	4639      	mov	r1, r7
 800a70c:	f7f5 fdc6 	bl	800029c <__adddf3>
 800a710:	4602      	mov	r2, r0
 800a712:	460b      	mov	r3, r1
 800a714:	4620      	mov	r0, r4
 800a716:	4629      	mov	r1, r5
 800a718:	f7f5 fdbe 	bl	8000298 <__aeabi_dsub>
 800a71c:	e7c4      	b.n	800a6a8 <__kernel_sin+0xd0>
 800a71e:	bf00      	nop
 800a720:	55555549 	.word	0x55555549
 800a724:	3fc55555 	.word	0x3fc55555
 800a728:	3fe00000 	.word	0x3fe00000
 800a72c:	5acfd57c 	.word	0x5acfd57c
 800a730:	3de5d93a 	.word	0x3de5d93a
 800a734:	8a2b9ceb 	.word	0x8a2b9ceb
 800a738:	3e5ae5e6 	.word	0x3e5ae5e6
 800a73c:	57b1fe7d 	.word	0x57b1fe7d
 800a740:	3ec71de3 	.word	0x3ec71de3
 800a744:	19c161d5 	.word	0x19c161d5
 800a748:	3f2a01a0 	.word	0x3f2a01a0
 800a74c:	1110f8a6 	.word	0x1110f8a6
 800a750:	3f811111 	.word	0x3f811111

0800a754 <fabs>:
 800a754:	ec51 0b10 	vmov	r0, r1, d0
 800a758:	ee10 2a10 	vmov	r2, s0
 800a75c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a760:	ec43 2b10 	vmov	d0, r2, r3
 800a764:	4770      	bx	lr
	...

0800a768 <floor>:
 800a768:	ec51 0b10 	vmov	r0, r1, d0
 800a76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a770:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a774:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800a778:	2e13      	cmp	r6, #19
 800a77a:	ee10 5a10 	vmov	r5, s0
 800a77e:	ee10 8a10 	vmov	r8, s0
 800a782:	460c      	mov	r4, r1
 800a784:	dc32      	bgt.n	800a7ec <floor+0x84>
 800a786:	2e00      	cmp	r6, #0
 800a788:	da14      	bge.n	800a7b4 <floor+0x4c>
 800a78a:	a333      	add	r3, pc, #204	; (adr r3, 800a858 <floor+0xf0>)
 800a78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a790:	f7f5 fd84 	bl	800029c <__adddf3>
 800a794:	2200      	movs	r2, #0
 800a796:	2300      	movs	r3, #0
 800a798:	f7f6 f9c6 	bl	8000b28 <__aeabi_dcmpgt>
 800a79c:	b138      	cbz	r0, 800a7ae <floor+0x46>
 800a79e:	2c00      	cmp	r4, #0
 800a7a0:	da57      	bge.n	800a852 <floor+0xea>
 800a7a2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a7a6:	431d      	orrs	r5, r3
 800a7a8:	d001      	beq.n	800a7ae <floor+0x46>
 800a7aa:	4c2d      	ldr	r4, [pc, #180]	; (800a860 <floor+0xf8>)
 800a7ac:	2500      	movs	r5, #0
 800a7ae:	4621      	mov	r1, r4
 800a7b0:	4628      	mov	r0, r5
 800a7b2:	e025      	b.n	800a800 <floor+0x98>
 800a7b4:	4f2b      	ldr	r7, [pc, #172]	; (800a864 <floor+0xfc>)
 800a7b6:	4137      	asrs	r7, r6
 800a7b8:	ea01 0307 	and.w	r3, r1, r7
 800a7bc:	4303      	orrs	r3, r0
 800a7be:	d01f      	beq.n	800a800 <floor+0x98>
 800a7c0:	a325      	add	r3, pc, #148	; (adr r3, 800a858 <floor+0xf0>)
 800a7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c6:	f7f5 fd69 	bl	800029c <__adddf3>
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	f7f6 f9ab 	bl	8000b28 <__aeabi_dcmpgt>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	d0eb      	beq.n	800a7ae <floor+0x46>
 800a7d6:	2c00      	cmp	r4, #0
 800a7d8:	bfbe      	ittt	lt
 800a7da:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a7de:	fa43 f606 	asrlt.w	r6, r3, r6
 800a7e2:	19a4      	addlt	r4, r4, r6
 800a7e4:	ea24 0407 	bic.w	r4, r4, r7
 800a7e8:	2500      	movs	r5, #0
 800a7ea:	e7e0      	b.n	800a7ae <floor+0x46>
 800a7ec:	2e33      	cmp	r6, #51	; 0x33
 800a7ee:	dd0b      	ble.n	800a808 <floor+0xa0>
 800a7f0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a7f4:	d104      	bne.n	800a800 <floor+0x98>
 800a7f6:	ee10 2a10 	vmov	r2, s0
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	f7f5 fd4e 	bl	800029c <__adddf3>
 800a800:	ec41 0b10 	vmov	d0, r0, r1
 800a804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a808:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a80c:	f04f 33ff 	mov.w	r3, #4294967295
 800a810:	fa23 f707 	lsr.w	r7, r3, r7
 800a814:	4207      	tst	r7, r0
 800a816:	d0f3      	beq.n	800a800 <floor+0x98>
 800a818:	a30f      	add	r3, pc, #60	; (adr r3, 800a858 <floor+0xf0>)
 800a81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81e:	f7f5 fd3d 	bl	800029c <__adddf3>
 800a822:	2200      	movs	r2, #0
 800a824:	2300      	movs	r3, #0
 800a826:	f7f6 f97f 	bl	8000b28 <__aeabi_dcmpgt>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	d0bf      	beq.n	800a7ae <floor+0x46>
 800a82e:	2c00      	cmp	r4, #0
 800a830:	da02      	bge.n	800a838 <floor+0xd0>
 800a832:	2e14      	cmp	r6, #20
 800a834:	d103      	bne.n	800a83e <floor+0xd6>
 800a836:	3401      	adds	r4, #1
 800a838:	ea25 0507 	bic.w	r5, r5, r7
 800a83c:	e7b7      	b.n	800a7ae <floor+0x46>
 800a83e:	2301      	movs	r3, #1
 800a840:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a844:	fa03 f606 	lsl.w	r6, r3, r6
 800a848:	4435      	add	r5, r6
 800a84a:	4545      	cmp	r5, r8
 800a84c:	bf38      	it	cc
 800a84e:	18e4      	addcc	r4, r4, r3
 800a850:	e7f2      	b.n	800a838 <floor+0xd0>
 800a852:	2500      	movs	r5, #0
 800a854:	462c      	mov	r4, r5
 800a856:	e7aa      	b.n	800a7ae <floor+0x46>
 800a858:	8800759c 	.word	0x8800759c
 800a85c:	7e37e43c 	.word	0x7e37e43c
 800a860:	bff00000 	.word	0xbff00000
 800a864:	000fffff 	.word	0x000fffff

0800a868 <scalbn>:
 800a868:	b570      	push	{r4, r5, r6, lr}
 800a86a:	ec55 4b10 	vmov	r4, r5, d0
 800a86e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a872:	4606      	mov	r6, r0
 800a874:	462b      	mov	r3, r5
 800a876:	b99a      	cbnz	r2, 800a8a0 <scalbn+0x38>
 800a878:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a87c:	4323      	orrs	r3, r4
 800a87e:	d036      	beq.n	800a8ee <scalbn+0x86>
 800a880:	4b39      	ldr	r3, [pc, #228]	; (800a968 <scalbn+0x100>)
 800a882:	4629      	mov	r1, r5
 800a884:	ee10 0a10 	vmov	r0, s0
 800a888:	2200      	movs	r2, #0
 800a88a:	f7f5 febd 	bl	8000608 <__aeabi_dmul>
 800a88e:	4b37      	ldr	r3, [pc, #220]	; (800a96c <scalbn+0x104>)
 800a890:	429e      	cmp	r6, r3
 800a892:	4604      	mov	r4, r0
 800a894:	460d      	mov	r5, r1
 800a896:	da10      	bge.n	800a8ba <scalbn+0x52>
 800a898:	a32b      	add	r3, pc, #172	; (adr r3, 800a948 <scalbn+0xe0>)
 800a89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a89e:	e03a      	b.n	800a916 <scalbn+0xae>
 800a8a0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a8a4:	428a      	cmp	r2, r1
 800a8a6:	d10c      	bne.n	800a8c2 <scalbn+0x5a>
 800a8a8:	ee10 2a10 	vmov	r2, s0
 800a8ac:	4620      	mov	r0, r4
 800a8ae:	4629      	mov	r1, r5
 800a8b0:	f7f5 fcf4 	bl	800029c <__adddf3>
 800a8b4:	4604      	mov	r4, r0
 800a8b6:	460d      	mov	r5, r1
 800a8b8:	e019      	b.n	800a8ee <scalbn+0x86>
 800a8ba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a8be:	460b      	mov	r3, r1
 800a8c0:	3a36      	subs	r2, #54	; 0x36
 800a8c2:	4432      	add	r2, r6
 800a8c4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a8c8:	428a      	cmp	r2, r1
 800a8ca:	dd08      	ble.n	800a8de <scalbn+0x76>
 800a8cc:	2d00      	cmp	r5, #0
 800a8ce:	a120      	add	r1, pc, #128	; (adr r1, 800a950 <scalbn+0xe8>)
 800a8d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8d4:	da1c      	bge.n	800a910 <scalbn+0xa8>
 800a8d6:	a120      	add	r1, pc, #128	; (adr r1, 800a958 <scalbn+0xf0>)
 800a8d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8dc:	e018      	b.n	800a910 <scalbn+0xa8>
 800a8de:	2a00      	cmp	r2, #0
 800a8e0:	dd08      	ble.n	800a8f4 <scalbn+0x8c>
 800a8e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a8e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a8ea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a8ee:	ec45 4b10 	vmov	d0, r4, r5
 800a8f2:	bd70      	pop	{r4, r5, r6, pc}
 800a8f4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a8f8:	da19      	bge.n	800a92e <scalbn+0xc6>
 800a8fa:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a8fe:	429e      	cmp	r6, r3
 800a900:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a904:	dd0a      	ble.n	800a91c <scalbn+0xb4>
 800a906:	a112      	add	r1, pc, #72	; (adr r1, 800a950 <scalbn+0xe8>)
 800a908:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1e2      	bne.n	800a8d6 <scalbn+0x6e>
 800a910:	a30f      	add	r3, pc, #60	; (adr r3, 800a950 <scalbn+0xe8>)
 800a912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a916:	f7f5 fe77 	bl	8000608 <__aeabi_dmul>
 800a91a:	e7cb      	b.n	800a8b4 <scalbn+0x4c>
 800a91c:	a10a      	add	r1, pc, #40	; (adr r1, 800a948 <scalbn+0xe0>)
 800a91e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d0b8      	beq.n	800a898 <scalbn+0x30>
 800a926:	a10e      	add	r1, pc, #56	; (adr r1, 800a960 <scalbn+0xf8>)
 800a928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a92c:	e7b4      	b.n	800a898 <scalbn+0x30>
 800a92e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a932:	3236      	adds	r2, #54	; 0x36
 800a934:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a938:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a93c:	4620      	mov	r0, r4
 800a93e:	4b0c      	ldr	r3, [pc, #48]	; (800a970 <scalbn+0x108>)
 800a940:	2200      	movs	r2, #0
 800a942:	e7e8      	b.n	800a916 <scalbn+0xae>
 800a944:	f3af 8000 	nop.w
 800a948:	c2f8f359 	.word	0xc2f8f359
 800a94c:	01a56e1f 	.word	0x01a56e1f
 800a950:	8800759c 	.word	0x8800759c
 800a954:	7e37e43c 	.word	0x7e37e43c
 800a958:	8800759c 	.word	0x8800759c
 800a95c:	fe37e43c 	.word	0xfe37e43c
 800a960:	c2f8f359 	.word	0xc2f8f359
 800a964:	81a56e1f 	.word	0x81a56e1f
 800a968:	43500000 	.word	0x43500000
 800a96c:	ffff3cb0 	.word	0xffff3cb0
 800a970:	3c900000 	.word	0x3c900000

0800a974 <_init>:
 800a974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a976:	bf00      	nop
 800a978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a97a:	bc08      	pop	{r3}
 800a97c:	469e      	mov	lr, r3
 800a97e:	4770      	bx	lr

0800a980 <_fini>:
 800a980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a982:	bf00      	nop
 800a984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a986:	bc08      	pop	{r3}
 800a988:	469e      	mov	lr, r3
 800a98a:	4770      	bx	lr
