5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate5.vcd -o generate5.cdd -v generate5.v
3 0 $root $root NA 0 0
3 0 main main generate5.v 1 24
2 1 10 c000c 0 1 400 0 0 a
2 2 10 100013 1 0 20004 0 0 4 12 f00
2 3 10 c0013 1 37 1006 2 1
2 4 11 d000e 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 5 11 d000e 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 6 11 c000e 2 2c 2000a 5 4 32 2 aa aa aa aa aa aa aa aa
2 7 12 c000c 0 1 400 0 0 a
2 8 12 100013 1 0 20008 0 0 4 12 a544
2 9 12 c0013 1 37 a 8 7
1 off 0 0 80000 32 1 0 0 0 0 0 0 0 0
1 a 0 5 83000a 4 1 aaa
4 9 0 0
4 6 9 0
4 3 6 6
