[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC2C256-7CPG132I production of XILINX from the text:DS094 (v3.2) March 8, 2007 www.xilinx.com 1\nProduct Specification© 2002-2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as lis ted at http://www.xilinx.com/legal.htm . \nAll other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to c hange without notice.Features\n• Optimized for 1.8V systems\n- As fast as 5.7 ns pin-to-pin delays\n- As low as 13 μA quiescent current \n• Industry’s best 0.18 micron CMOS CPLD\n- Optimized architecture for effective logic synthesis. \nRefer to the CoolRunner™-II family data sheet for architecture description. \n- Multi-voltage I/O operation — 1.5V to 3.3V \n• Available in multiple package options\n- 100-pin VQFP with 80 user I/O\n- 144-pin TQFP with 118 user I/O- 132-ball CP (0.5mm) BGA with 106 user I/O\n- 208-pin PQFP with 173 user I/O\n- 256-ball FT (1.0mm) BGA with 184 user I/O- Pb-free available for all packages\n• Advanced system features\n- Fastest in system programming\n· 1.8V ISP using IEEE 1532 (JTAG) interface\n- IEEE1149.1 JTAG Boundary Scan Test- Optional Schmitt-trigger input (per pin)- Unsurpassed low power management\n· DataGATE enable (DGE) signal control\n- Two separate I/O banks- RealDigital 100% CMOS product term generation- Flexible clocking modes\n· Optional DualEDGE triggered registers\n· Clock divider (divide by 2,4,6,8,10,12,14,16)\n· CoolCLOCK\n- Global signal options with macrocell control\n· Multiple global clocks with phase selection per \nmacrocell\n· Multiple global output enables· Global set/reset\n- Advanced design security\n- PLA architecture\n· Superior pinout retention\n· 100% product term routability across function \nblock\n- Open-drain output option for Wired-OR and LED \ndrive\n- Optional bus-hold, 3-state or weak pull-up on \nselected I/O pins\n- Optional configurable grounds on unused I/Os- Mixed I/O voltages compatible with 1.5V, 1.8V, \n2.5V, and 3.3V logic levels\n· SSTL2-1, SSTL3-1, and HSTL-1 I/O compatibility\n- Hot pluggableDescription\nThe CoolRunner™-II 256-macrocell device is designed forboth high performance and low power applications. Thislends power savings to high-end communication equipmentand high speed to battery operated devices. Due to the lowpower stand-by and dynamic operation, overall system reli-ability is improved\nThis device consists of sixteen Function Blocks inter-con-\nnected by a low power Advanced Interconnect Matrix (AIM).\nThe AIM feeds 40 true and complement inputs to each\nFunction Block. The Function Blocks consist of a 40 by 56P-term PLA and 16 macrocells which contain numerousconfiguration bits that allow for combinational or registeredmodes of operation. \nAdditionally, these registers can be globally reset or preset\nand configured as a D or T flip-flop or as a D latch. Thereare also multiple clock signals, both global and local productterm types, configured on a per macrocell basis. Output pinconfigurations include slew rate limit, bus hold, pull-up,open drain and programmable grounds. A Schmitt-triggerinput is available on a per input pin basis. In addition to stor-ing macrocell output states, the macrocell registers may beconfigured as "direct input" registers to store signals directlyfrom input pins. \nClocking is available on a global or Function Block basis.\nThree global clocks are available for all Function Blocks asa synchronous clock source. Macrocell registers can beindividually configured to power up to the zero or one state.A global set/reset control line is also available to asynchro-nously set or reset selected registers during operation.Additional local clock, synchronous clock-enable, asynchro-nous set/reset and output enable signals can be formedusing product terms on a per-macrocell or per-FunctionBlock basis. \nA DualEDGE flip-flop feature is also available on a per mac-\nrocell basis. This feature allows high performance synchro-nous operation based on lower frequency clocking to helpreduce the total power consumption of the device.\nCircuitry has also been included to divide one externally\nsupplied global clock (GCK2) by eight different selections.This yields divide by even and odd clock frequencies.\nThe use of the clock divide (division by 2) and DualEDGE\nflip-flop gives the resultant CoolCLOCK feature.\nDataGATE is a method to selectively disable inputs of the\nCPLD that are not of interest during certain points in time.0\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 200700  Product SpecificationR\nXC2C256 CoolRunner-II CPLD\n2 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nBy mapping a signal to the DataGATE function, lower power\ncan be achieved due to reduction in signal switching.\nAnother feature that eases voltage translation is I/O bank-\ning. Two I/O banks are available on the CoolRunner-II 256macrocell device that permit easy interfacing to 3.3V, 2.5V,1.8V, and 1.5V devices.\nThe CoolRunner-II 256 macrocell CPLD is I/O compatible\nwith various I/O standards (see Table 1 ). This device is also\n1.5V I/O compatible with the use of Schmitt-trigger inputs.\nRealDigital Design Technology\nXilinx CoolRunner-II CPLDs are fabricated on a 0.18 micronprocess technology which is derived from leading edgeFPGA product development. CoolRunner-II CPLDs employRealDigital, a design technique that makes use of CMOStechnology in both the fabrication and design methodology.RealDigital design technology employs a cascade of CMOSgates to implement sum of products instead of traditionalsense amplifier methodology. Due to this technology, XilinxCoolRunner-II CPLDs achieve both high-performance andlow power operation. \nSupported I/O Standards\nThe CoolRunner-II 256 macrocell features LVCMOS,LVTTL, SSTL and HSTL I/O implementations. See Table 1for I/O standard voltages. The LVTTL I/O standard is a gen-\neral purpose EIA/JEDEC standard for 3.3V applications thatuse an LVTTL input buffer and Push-Pull output buffer. TheLVCMOS standard is used in 3.3V, 2.5V, 1.8V applications.Both HSTL and SSTL I/O standards make use of a V\nREF pin\nfor JEDEC compliance. CoolRunner-II CPLDs are also 1.5VI/O compatible with the use of Schmitt-trigger inputs\nTable  1:  I/O Standards for XC2C256\n(1)\nIOSTANDARD \nAttributeOutput \nVCCIOInput \nVCCIOInput \nVREFBoard \nTermination\nVoltage VTT\nLVTTL 3.3 3.3 N/A N/A\nLVCMOS33 3.3 3.3 N/A N/ALVCMOS25 2.5 2.5 N/A N/ALVCMOS18 1.8 1.8 N/A N/ALVCMOS15 \n(2)1.5 1.5 N/A N/A\nHSTL_1 1.5 1.5 0.75 0.75SSTL2_1 2.5 2.5 1.25 1.25SSTL3_1 3.3 3.3 1.5 1.5\n(1)For information on Vref, see XAPP399 .\n(2) LVCMOS15 requires Schmitt-trigger inputs.\nFigure 1:  ICC vs Frequency\nTable  2:  ICC vs Frequency (LVCMOS 1.8V TA = 25°C)(1)\nFrequency (MHz)\n0 30 50 70 100 120 150 170 190 220 240\nTypical ICC (mA) 0.021 11.68 19.40 27.01 38.18 45.54 56.32 63.37 70.40 80.90 88.03\nNotes: \n1. 16-bit up/down, resettable binary counter (one counter per function block).Frequency (MHz)ICC (mA)\n0\n0255075100\n250 200 150 100 50\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 3\nProduct SpecificationR\n Recommended Operating Conditions\nDC Electrical Characteristics (Over Recommended Operating Conditions)   Absolute Maximum Ratings\nSymbol Description Value Units\nVCC Supply voltage relative to ground –0.5 to 2.0 V\nVCCIO Supply voltage for output drivers –0.5 to 4.0 V\nVJTAG(2)JTAG input voltage limits –0.5 to 4.0 V\nVCCAUX JTAG input supply voltage –0.5 to 4.0 V\nVIN(1)Input voltage relative to ground –0.5 to 4.0 V\nVTS(1)Voltage applied to 3-state output –0.5 to 4.0 V\nTSTG(3)Storage Temperature (ambient) –65 to +150 °C\nTJ Junction Temperature +150 °C\nNotes: \n1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easiest to achieve. During transitions,  \nthe device pins may undershoot to –2.0v or overshoot to +4.5V, provided this over or undershoot lasts less than 10 ns and with t he \nforcing current being limited to 200 mA.\n2. Valid over commercial temperature range.3. For soldering guidelines and thermal considerations, see the Device Packaging\n information on the Xilinx website. For Pb free \npackages, see XAPP427 .\nSymbol Parameter Min Max Units\nVCC Supply voltage for internal logic \nand input buffersCommercial TA = 0°C to +70°C 1.7 1.9 V\nIndustrial TA = –40°C to +85°C 1.7 1.9 V\nVCCIO Supply voltage for output drivers @ 3.3V operation 3.0 3.6 V\nSupply voltage for output drivers @ 2.5V operation 2.3 2.7 VSupply voltage for output drivers @ 1.8V operation 1.7 1.9 V\nSupply voltage for output drivers @ 1.5V operation 1.4 1.6 V\nV\nCCAUX JTAG programming 1.7 3.6 V\nSymbol Parameter Test Conditions Typical Max. Units\nICCSB Standby current Commercial VCC = 1.9V, VCCIO = 3.6V 33 150 μA\nICCSB Standby current Industrial VCC = 1.9V, VCCIO = 3.6V 54 300 μA\nICC Dynamic current f = 1 MHz - 410 μA\nf = 50 MHz - 27 mA\nCJTAG JTAG input capacitance f = 1 MHz - 10 pF\nCCLK Global clock input capacitance f = 1 MHz - 12 pF\nCIO I/O capacitance f = 1 MHz - 10 pF\nIIL(2)Input leakage current VIN = 0V or VCCIO to 3.9V - +/–1 μA\nIIH(2)I/O High-Z leakage VIN = 0V or VCCIO to 3.9V - +/–1 μA\nNotes: \n1. 16-bit up/down, resettable binary counter (one counter per function block) tested at VCC= VCCIO = 1.9V\n2. See Quality and Reliability section of the CoolRunner-II family data sheet\nXC2C256 CoolRunner-II CPLD\n4 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nLVCMOS 3.3V and LVTTL 3.3V DC Voltage Specifications\nLVCMOS 2.5V DC Voltage Specifications\n(1) The VIH Max value represents the JEDEC specification for LVCMOS25. The CoolRunner-II input buffer can tolerate up to 3.9V without \nphysical damage.\nLVCMOS 1.8V DC Voltage Specifications\n(1) The VIH Max value represents the JEDEC specification for LVCMOS18. The CoolRunner-II input buffer can tolerate up to 3.9V without \nphysical damage.\nLVCMOS  1.5V DC Voltage Specifications(1)Symbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage - 3.0 3.6 V\nVIH High level input voltage - 2 3.9 V\nVIL Low level input voltage - –0.3 0.8 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 3V VCCIO – 0.4V - V\nIOH = –0.1 mA, VCCIO = 3V VCCIO – 0.2V - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 3V - 0.4 V\nIOL = 0.1 mA, VCCIO = 3V - 0.2 V\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage - 2.3 2.7 V\nVIH High level input voltage - 1.7 VCCIO + 0.3(1)V\nVIL Low level input voltage - –0.3 0.7 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 2.3V VCCIO – 0.4V - V\nIOH = –0.1 mA, VCCIO = 2.3V VCCIO – 0.2V - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 2.3V - 0.4 V\nIOL = 0.1 mA, VCCIO = 2.3V - 0.2 V\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage - 1.7 1.9 V\nVIH High level input voltage - 0.65 x VCCIO VCCIO + 0.3(1)V\nVIL Low level input voltage - –0.3 0.35 x VCCIO V\nVOH High level output voltage IOH = –8 mA, VCCIO = 1.7V VCCIO – 0.45 - V\nIOH = –0.1 mA, VCCIO = 1.7V VCCIO – 0.2 - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 1.7V - 0.45 V\nIOL = 0.1 mA, VCCIO = 1.7V - 0.2 V\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage - 1.4 1.6 V\nVT+ Input hysteresis threshold voltage - 0.5 x VCCIO 0.8 x VCCIO V\nVT- -0 . 2  x  VCCIO 0.5 x VCCIO V\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 5\nProduct SpecificationR\nSchmitt Trigger Input DC Voltage Specifications\nSSTL2-1 DC Voltage SpecificationsVOH High level output voltage IOH = –8 mA, VCCIO = 1.4V VCCIO – 0.45 - V\nIOH = –0.1 mA, VCCIO = 1.4V VCCIO – 0.2 - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 1.4V - 0.4 V\nIOL = 0.1 mA, VCCIO = 1.4V - 0.2 V\nNotes: \n1. Hysteresis used on 1.5V inputs.\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage - 1.4 3.9 V\nVT+ Input hysteresis threshold voltage - 0.5 x VCCIO 0.8 x VCCIO V\nVT- -0 . 2  x  VCCIO 0.5 x VCCIO V\nSymbol Parameter Test Conditions Min. Typ Max. Units\nVCCIO Input source voltage - 2.3 2.5 2.7 V\nVREF(1)Input reference voltage - 1.15 1.25 1.35 V\nVTT(2)Termination voltage - VREF – 0.04 1.25 VREF + 0.04 V\nVIH High level input voltage - VREF + 0.18 - 3.9 V\nVIL Low level input voltage - –0.3 - VREF – 0.18 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 2.3V VCCIO – 0.62 - - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 2.3V - - 0.54 V\nNotes: \n1. V REF should track the variations in VCCIO, also peak to peak AC noise on VREF may not exceed ± 2% VREF\n2. VTT of transmitting device must track VREF of receiving devicesSymbol Parameter Test Conditions Min. Max. Units\nXC2C256 CoolRunner-II CPLD\n6 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nSSTL3-1 DC Voltage Specifications\nHSTL1 DC Voltage Specifications\nAC Electrical Characteristics Over Recommended Operating Conditions  Symbol Parameter Test Conditions Min. Typ Max. Units\nVCCIO Input source voltage - 3.0 3.3 3.6 V\nVREF(1)Input reference voltage - 1.3 1.5 1.7 V\nVTT(2)Termination voltage - VREF – 0.05 1.5 VREF + 0.05 V\nVIH High level input voltage - VREF + 0.2 - VCCIO + 0.3 V\nVIL Low level input voltage - –0.3 - VREF – 0.2 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 3V VCCIO – 1.1 - - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 3V - - 0.7 V\nNotes: \n1. VREF should track the variations in VCCIO, also peak to peak AC noise on VREF may not exceed ± 2% VREF\n2. VTT of transmitting device must track VREF of receiving devices\nSymbol Parameter Test Conditions Min. Typ Max. Units\nVCCIO Input source voltage - 1.4 1.5 1.6 V\nVREF(1)Input reference voltage - 0.68 0.75 0.90 V\nVTT(2)Termination voltage - - VCCIO x 0.5 - V\nVIH High level input voltage - VREF + 0.1 - 1.9 V\nVIL Low level input voltage - –0.3 - VREF – 0.1 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 1.7V VCCIO – 0.4 - - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 1.7V - - 0.4 V\nNotes: \n1. V REF should track the variations in VCCIO, also peak-to-peak AC noise on VREF may not exceed ± 2% VREF\n2. VTT of transmitting device must track VREF of receiving devices\nSymbol Parameter-6 -7\nUnits Min. Max. Min. Max.\nTPD1 Propagation delay single p-term - 5.7 - 6.7 ns\nTPD2 Propagation delay OR array - 6.0 - 7.5 ns\nTSUD Direct input register clock setup time 2.6 - 3.0 - ns\nTSU1 Setup time (single p-term) 2.4 - 2.8 - ns\nTSU2 Setup time (OR array) 2.7 - 3.3 - ns\nTHD Direct input register hold time 0 - 0 - ns\nTH P-term  hold time 0 - 0 - ns\nTCO Clock to output - 4.5 - 6.0 ns\nFTOGGLE(1)Internal toggle rate - 450 - 300 MHz\nFSYSTEM1(2)Maximum system frequency - 256 - 152 MHz\nFSYSTEM2(2)Maximum system frequency - 238 - 141 MHz\nFEXT1(3)Maximum external frequency - 145 - 114 MHz\nFEXT2(3)Maximum external frequency - 139 - 108 MHz\nTPSUD Direct input register p-term clock setup time 1.3 - 1.7 - ns\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 7\nProduct SpecificationR\nTPSU1 P-term clock setup time (single p-term) 1.2 - 1.5 - ns\nTPSU2 P-term clock setup time (OR array) 1.5 - 2.0 - ns\nTPHD Direct input register p-term clock hold time 1.1 - 1.2 - ns\nTPH P-term clock hold 1.0 - 1.0 - ns\nTPCO P-term clock to output - 6.5 - 7.3 ns\nTOE/TOD Global OE to output enable/disable - 5.6 - 7.0 ns\nTPOE/TPOD P-term OE to output enable/disable - 7.3 - 8.0 ns\nTMOE/TMOD Macrocell driven OE to output enable/disable - 7.4 - 9.9 ns\nTPAO P-term set/reset to output valid - 7.5 - 8.1 ns\nTAO Global set/reset to output valid - 5.7 - 7.6 ns\nTSUEC Register clock enable setup time 2.8 - 3.1 - ns\nTHEC Register clock enable hold time 0 - 0 - ns\nTCW Global clock pulse width High or Low 1.1 - 1.6 - ns\nTPCW P-term pulse width High or Low 6.0 - 7.5 - ns\nTAPRPW Asynchronous preset/reset pulse width (High or Low) 6.0 - 7.5 - ns\nTDGSU Set-up before DataGATE latch assertion 0 - 0 - ns\nTDGH Hold to DataGATE latch assertion 4.0 - 6.0 - ns\nTDGR DataGATE recovery to new data - 8.2 - 9.0 ns\nTDGW DataGATE low pulse width 2.5 - 3.5 - ns\nTCDRSU CDRST setup time before falling edge GCLK2 1.6 - 2.0 - ns\nTCDRH Hold time CDRST after falling edge GCLK2 0 - 0 - ns\nTCONFIG(4)Configuration time - 150 - 150 μs\nNotes: \n1. FTOGGLE  is the maximum clock frequency to which a T-Flip Flop can reliably toggle (see the CoolRunner-II family data sheet for more \ninformation).\n2. F SYSTEM1  (1/TCYCLE ) is the internal operating frequency for a device fully populated with one 16-bit counter through one p-term per \nmacrocell while FSYSTEM2  is through the OR array.\n3. FEXT1 (1/TSU1+TCO) is the maximum external frequency using one p-term while FEXT2 is through the OR array.\n4. Typical configuration current during TCONFIG is approximately 7.7 mA.Symbol Parameter-6 -7\nUnits Min. Max. Min. Max.\nXC2C256 CoolRunner-II CPLD\n8 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\n(Internal Timing Parameters\nSymbol Parameter(2)-6 -7\nUnits Min. Max. Min. Max.\nBuffer Delays\nTIN Input buffer delay - 2.4 - 2.6 ns\nTDIN Direct data register input delay - 3.1 - 3.9 ns\nTGCK Global Clock buffer delay - 1.8 - 2.7 ns\nTGSR Global set/reset buffer delay - 2.0 - 3.5 ns\nTGTS Global 3-state buffer delay - 2.1 - 3.0 ns\nTOUT Output buffer delay - 2.3 - 2.6 ns\nTEN Output buffer enable/disable delay - 3.5 - 4.0 ns\nP-term Delays\nTCT Control term delay - 1.1 - 1.4 ns\nTLOGI1 Single P-term delay adder - 0.5 - 1.1 ns\nTLOGI2 Multiple P-term delay adder - 0.3 - 0.5 ns\nMacrocell Delay\nTPDI Input to output valid - 0.5 - 0.7 ns\nTSUI Setup before clock 1.3 - 1.8 - ns\nTHI Hold after clock 0 - 0 - ns\nTECSU  Enable clock setup time 0.8 - 1.8 - ns\nTECHO Enable clock hold time 0 - 0 - ns\nTCOI Clock to output valid - 0.4 - 0.7 ns\nTAOI Set/reset to output valid - 1.4 - 1.5 ns\nTCDBL Clock doubler delay - 0 - 0 ns\nFeedback Delays\nTF Feedback delay - 1.7 - 3.0 ns\nTOEM Macrocell to global OE delay - 1.7 - 2.5 ns\nI/O Standard Time Adder Delays 1.5V CMOS\nTHYS15 Hysteresis input adder - 3.0 - 4.0 ns\nTOUT15 Output adder - 0.8 - 1.0 ns\nTSLEW15 Output slew rate adder - 4.0 - 5.0 ns\nI/O Standard Time Adder Delays 1.8V CMOS\nTHYS18 Hysteresis input adder - 2.0 - 3.0 ns\nTOUT18 Output adder - 0 - 0 ns\nTSLEW Output slew rate adder - 2.0 - 4.0 ns\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 9\nProduct SpecificationR\nSwitching Characteristics AC Test CircuitI/O Standard Time Adder Delays 2.5V CMOS\nTIN25 Standard input adder - 0.6 - 0.7 ns\nTHYS25 Hysteresis input adder - 1.5 - 3.0 ns\nTOUT25 Output adder - 0.8 - 1.0 ns\nTSLEW25 Output slew rate adder - 3.0 - 4.0 ns\nI/O Standard Time Adder Delays 3.3V CMOS/TTL\nTIN33 Standard input adder - 0.5 - 0.7 ns\nTHYS33 Hysteresis input adder - 1.2 - 3.0 ns\nTOUT33 Output adder - 1.2 - 1.6 ns\nTSLEW33 Output slew rate adder - 3.0 - 4.0 ns\nI/O Standard Time Adder Delays HSTL, SSTL\nSSTL2-1 Input adder to TIN, TDIN, TGCK, TGSR,TGTS- 0.4 - 1.0 ns\nOutput adder to TOUT- -0.5 - 0.0 ns\nSSTL3-1 Input adder to TIN, TDIN, TGCK, TGSR,TGTS- 0.4 - 1.0 ns\nOutput adder to TOUT- -0.5 - 0.0 ns\nHSTL-1 Input adder to TIN, TDIN, TGCK, TGSR,TGTS- 0.6 - 1.0 ns\nOutput adder to TOUT- 0 - 0n s\nNotes: \n1. 1.5 ns input pin signal rise/fall.Internal Timing Parameters (Continued)\nSymbol Parameter(2)-6 -7\nUnits Min. Max. Min. Max.\nFigure 2:  Derating Curve for TPD Number of Outputs Switching12 4 8 1 63.0 \n4.05.0VCC = V CCIO = 1.8V, T = 25oCTPD2 (ns)5.5\n4.5\n3.5\nDS092_02_09230 2Figure 3:  AC Load CircuitR1VCC\nCL R2Device \nUnder Test\nOutput Type\nLVTTL33LVCMOS33LVCMOS25LVCMOS18LVCMOS15C\nL includes test fixtures and probe capacitance. \n1.5 nsec maximum rise/fall times on inputs.R1\n268Ω\n 275 Ω\n188Ω\n112.5 Ω\n150ΩR2\n235Ω\n275Ω\n188Ω\n112.5 Ω\n150ΩCL\n35 pF\n35 pF\n35pF35pF35pF\nDS_ACT_08_14_02Test Point\nXC2C256 CoolRunner-II CPLD\n10 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nTypical I/V Output Curves\nThe I/V curve illustrates the nominal amount of current that an I/O can source/sink at different voltage levels.\nFigure 4:  Typical I/V Curve for XC2C256VO (Output Volts)XC256_VoIo_all_02070 3IO (Output Current mA)\n0\n040\n1050\n203060\n3.0 2.5 2.0 1.5 1.0 .5 3 .53.3V\n1.5V1.8V2.5V\nIol\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 11\nProduct SpecificationR\n11Pin Descriptions\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\n11 - - - 2 B 3 2\n1 2 - - - 208 B4 2\n1(GSR) 3 99 A3 143 206 C4 2\n1 4 - - 142 205 A2 2\n1 5 - - - 203 A3 2\n1 6 97 B4 140 202 A4 217 - - - - - -\n18 - - - - - -\n19 - - - - - -11 0 - - - - - -\n11 1 - - - - - -\n1 12 96 - 139 201 B5 21 13 95 - 138 200 A5 2\n1 14 94 A4 137 199 E8 2\n1 15 - - - 198 B6 21 16 - C5 - 197 C7 2\n2(GTS2) 1 1 A1 2 3 D3 2\n22 - - - 4 C 3 2\n2(GTS3) 3 2 B2 3 5 E3 2\n24 - B 1 4 6 B 2 2\n2(GTS0) 5 3 C3 5 7 D4 2\n26 - - - 8 D 2 2\n27 - - - - - -\n28 - - - - - -29 - - - - - -\n21 0 - - - - - -\n21 1 - - - - - -\n2(GTS1) 12 4 C2 6 9 E5 2\n21 3 - C 1 7 1 0 B 1 2\n2 1 46 D 2 91 2 E 4 221 5 7 - 1 0 1 4 C 1 2\n21 6 - D 1 - - E 2 23 1 - - 136 196 A6 2\n3 2 - B5 135 195 D7 23 3 - - 134 194 B7 2\n3 4 - A5 - 193 E9 2\n3 5 93 - 133 192 A7 23 6 C6 191 D8 2\n37 - - - - - -\n38 - - - - - -39 - - - - - -\n31 0 - - -- - -\n31 1 - - - - - -3 12 92 - - 189 B8 2\n3 13 - B6 - 188 C8 2\n3 14 91 A6 132 187 A8 23 15 - C7 - 186 E11 2\n3 16 90 B7 131 185 E10 2\n4 1 8E 3 1 11 5 F 224 2 9 - 12 16 F3 2\n4 3 10 E2 13 17 G4 2\n44 - E 1 1 4 1 8 G 3 24 5 11 F3 15 19 F5 2\n4 6 12 F2 16 20 G5 2\n47 - - - - - -48 - - - - - -\n49 - - - - - -\n41 0 - - -- - -41 1 - - - - - -\n4 12 - F1 17 21 H2 2\n41 3 1 3 G 1 - 2 2 H 4 241 4 - - 1 8 2 3 H 3 2\n41 5 - - -- H 1 2\n41 6 - - - 2 5 H 5 2Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\nXC2C256 CoolRunner-II CPLD\n12 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\n51 - L 3 - 4 9 R 1 1\n5 2 - - 33 48 N4 153 - - - 4 7 N 2 1\n5(GCK1) 4 23 L2 32 46 M3 1\n5 5 L1 31 45 P1 1\n5(GCK0) 6 22 K3 30 44 M2 1\n57 - - - - - -\n58 - - - - - -59 - - - - - -\n51 0 - - - - - -\n51 1 - - - - - -5 12 - - - 43 L3 1\n51 3 - - - 4 1 N 1 1\n5 1 4 - - 2 84 0L 4151 5 - - - 3 9 M 1 1\n51 6 - K 1 - 3 8 L 5 1\n61 - M 1 3 4 5 0 N 3 16 \n(CDRST)22 4 M 2 3 5 5 1 P 2 1\n63 - - - 5 4 P 4 1\n6(GCK2) 4 27 N2 38 55 P5 1\n65 - - - 5 6 R 2 166 - - - 5 7 T 1 1\n67 - - - - - -\n68 - - - - - -69 - - - - - -\n61 0 - - - - - -\n61 1 - - - - - -\n6(DGE) 12 28 P2 39 58 T2 1\n6 13 - M3 40 60 N5 1\n6 1 42 9 N 3 4 16 1 R 416 15 - P3 42 62 M5 1\n6 1 63 0 M 4 4 36 3 R 51Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\n71 - - - 3 7 K 4 1\n72 - - - 3 6 L 2 173 - - - 3 5 K 3 1\n74 - - - 3 4 L 1 1\n7 5 19 J2 26 32 K5 17 6 18 J1 25 31 K2 1\n77 - - - - - -\n78 - - - - - -79 - - - - - -\n71 0 - - -- - -\n7 1 11 7 H 3 2 43 0J 417 1 21 6 H 2 2 32 9 K 11\n7 1 31 5 H 1 2 22 8J 31\n7 1 41 4 G 3 2 12 7J 2171 5 - G 2 2 0 - J 5 1\n71 6 - - 1 9 - J 1 1\n81 - N 4 4 4 6 4 R 6 18 2 - - 45 65 N6 1\n8 3 - - 46 66 R3 1\n84 - - - 6 7 M 6 18 5 - - 48 69 T3 1\n86 3 2 - 4 9 7 0 P 6 1\n87 - - - - - -88 - - - - - -\n89 - - - - - -\n81 0 - - -- - -81 1 3 3 M 5 5 0 7 1 T 4 1\n8 1 23 4 N 5 5 17 2 P 71\n8 1 33 5 P 55 27 3T 5181 4 3 6 M 6 - 7 4 N 7 1\n81 5 3 7 N 6 - 7 5 R 7 1\n81 6 - - - 7 6 M 7 1Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 13\nProduct SpecificationR\n9 1 78 C12 112 160 B13 2\n9 2 79 B12 113 161 B14 29 3 - - - 162 C13 2\n9 4 80 A12 114 163 A15 2\n9 5 164 C12 29 6 81 C11 115 165 B12 2\n97 - - - - - -\n98 - - - - - -99 - - - - - -\n91 0 - - - - - -\n9 11 - - - 166 D13 29 12 82 B11 116 167 A14 2\n9 13 - - 117 168 E13 2\n9 14 - A11 118 169 A13 29 15 - - 119 170 C11 2\n9 16 - C10 - 171 A12 2\n10 1 77 A13 111 159 A16 210 2 76 B13 110 158 B15 2\n10 3 74 C13 107 155 C14 2\n10 4 73 C14 106 154 G11 210 5 72 D12 105 153 B16 2\n10 6 71 D13 104 152 D15 2\n10 7 - - - - - -10 8 - - - - - -\n10 9 - - - - - -\n10 10 - - - - - -10 11 151 E14 2\n10 12 70 D14 103 150 C16 2\n10 13 - - - 149 F14 210 14 - E12 102 148 F13 2\n10 15 - - - 147 E15 2\n10 16 - E13 101 146 G13 2Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\n11 1 - B10 - - B11 2\n11 2 - - 173 D11 211 3 - A10 - 174 A11 2\n11 4 - - - 175 D10 2\n11 5 - C9 120 - B10 211 6 - - 121 - E12 2\n11 7 - - - - - -\n11 8 - - - - - -11 9 - - - - - -\n11 10 - - - - - -\n11 11 85 A8 124 178 F12 211 12 86 B8 125 179 B9 2\n11 13 87 C8 126 180 C9 2\n11 14 89 - 128 182 C10 211 15 - - 129 183 A9 2\n11 16 - - 130 184 D9 2\n12 1 - - - 145 F15 212 2 - - 100 144 G14 2\n12 3 - - - 143 E16 2\n12 4 - - - 142 H12 212 5 - F12 - 140 F16 2\n12 6 - F13 - 139 H16 2\n12 7 - - - - - -12 8 - - - - - -\n12 9 - - - - - -\n12 10 - - - - - -12 11 68 F14 98 138 G15 2\n12 12 - G12 97 137 H13 2\n12 13 67 G13 96 136 G16 212 14 66 - 95 135 H14 2\n12 15 65 - 94 134 H15 2\n12 16 - - - - J12 2Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\nXC2C256 CoolRunner-II CPLD\n14 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\n13 1 - N13 75 107 R15 1\n13 2 53 N14 76 108 T16 113 3 - M12 77 109 N14 1\n13 4 54 - - 110 R16 1\n13 5 - M13 78 111 N15 113 6 55 - 79 112 M15 1\n13 7 - - - - - -\n13 8 - - - - - -13 9 - - - - - -\n13 10 - - - - - -\n13 11 - - - - - -13 12 - M14 80 113 M13 1\n13 13 56 - 81 114 P16 1\n13 14 - L12 82 115 N16 113 15 - - - 116 L14 1\n13 16 - L13 - 117 M14 1\n14 1 52 P14 74 106 P15 114 2 - - 71 103 P14 1\n14 3 50 P12 70 102 P13 1\n14 4 - M11 69 101 R13 114 5 49 N11 - 100 N13 1\n14 6 - P11 68 - R14 1\n14 7 - - - - - -14 8 - - - - - -\n14 9 - - - - - -\n14 10 - - - - - -14 11 - - - - - -\n14 12 - - - 99 T15 1\n14 13 - - 66 97 R12 114 14 46 P10 64 95 N11 1\n14 15 44 - - - M11 1\n14 16 - P9 61 91 N10 1Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\n15 1 - - - 118 L15 1\n15 2 - L14 83 119 L13 115 3 - - - 120 M12 1\n15 4 - - - 121 M16 1\n15 5 - - - 122 K14 115 6 - - - 123 L16 1\n15 7 - - - - - -\n15 8 - - - - - -15 9 - - - - - -\n15 10 - - - - - -\n15 11 58 K13 85 125 K15 115 12 59 K14 86 126 L12 1\n15 13 60 J12 87 127 K16 1\n15 14 61 J13 88 128 J14 115 15 63 H13 91 - J15 1\n15 16 64 H12 92 131 J13 1\n16 1 - - - 90 P10 116 2 - - - 89 R10 1\n16 3 - M8 - 88 T10 1\n16 4 - - - 87 R9 116 5 43 N8 60 86 N9 1\n16 6 42 - 59 85 M8 1\n16 7 - - - - - -16 8 - - - - - -\n16 9 - - - - - -\n16 10 - - - - - -16 11 41 P8 58 84 T8 1\n16 12 40 M7 57 83 P8 1\n16 13 39 N7 56 82 R8 116 14 - - - 80 T7 1\n16 15 - - 54 78 N8 1\n16 16 - P6 53 77 T6 1\nNotes: \n1. GTS = global output enable, GSR = global reset/set, GCK = \nglobal clock, CDRST = clock divide reset, DGE = DataGATE enable.\n2. GTS, GSR and GCK pins can be used for general purpose I/O.Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell VQ100 CP132 TQ144 PQ208 FT256I/O \nBank\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 15\nProduct SpecificationR\nXC2C256 JTAG, Power/Ground, No Connect Pins and Total User I/O\nPin Type VQ100 CP132 TQ144 PQ208 FT256\nTCK 48 M10 67 98 P12\nTDI 45 M9 63 94 R11\nTDO 83 B9 122 176 A10TMS 47 N10 65 96 N12\nV\nCCAUX  (JTAG supply \nvoltage)5D 3 8 1 1 F 4\nPower internal (VCC) 26, 57 P1, K12, A2 1, 37, 84 1, 53, 124 P3, K13, D12, D5\nPower Bank 1 I/O (VCCIO1 ) 20, 38, 51 J3, P7, \nG14, P1327, 55, 73, 93 33, 59, 79, 92, \n105, 132J6, K6, L7, L8, J11, \nK11, L10, L9\nPower Bank 2 I/O (VCCIO2 ) 88, 98 A14, C4, A7 109, 127, 141 26, 133, 157, \n172, 181, 204 F7, F8, G6, H6, F10, \nF9, H11\nGround 21, 25, 31, \n62, 69, 75, \n84, 100K2, N1, P4, \nN9, N12, \nJ14, H14, \nE14, B14, \nA9, B329, 36, 47, 62, \n72, 89, 90, 99, \n108, 123, 14413, 24, 42, 52, \n68, 81, 93, 104, \n129, 130, 141, 156, 177, 190, \n207F11, F6, G10, G7, G8, \nG9, H10, H7, H8, H9, \nJ10, J7, J8, J9, K10, \nK7, K8, K9, L11, L6\nNo connects - - - - A1, C2, E6, D1, E1, G2, \nF1, G1, M4, T9, P9, \nM9, M10, T11, T12, \nT13, P11, T14, J16, \nK12, D16, G12, C15, \nD14, D6, C6, E7, C5\nTotal user I/O 80 106 118 173 184\nXC2C256 CoolRunner-II CPLD\n16 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nOrdering Information\nPart NumberPin/Ball \nSpacingθJA \n(C/Watt)θJC \n(C/Watt) Package TypePackage Body \nDimensions I/OCommercia\nl (C)\nIndustrial \n(I)(1)\nXC2C256-6VQ100C 0.5mm 43.1 10.9 Very Thin Quad Flat \nPack14mm x 14mm 80 C\nXC2C256-7VQ100C 0.5mm 43.1 10.9 Very Thin Quad Flat \nPack14mm x 14mm 80 C\nXC2C256-6CP132C 0.5mm 65.0 15.0 Chip Scale Package 8mm x 8mm 106 C\nXC2C256-7CP132C 0.5mm 65.0 15.0 Chip Scale Package 8mm x 8mm 106 CXC2C256-6TQ144C 0.5mm 37.2 7.2 Thin Quad Flat Pack 20mm x 20mm 118 CXC2C256-7TQ144C 0.5mm 37.2 7.2 Thin Quad Flat Pack 20mm x 20mm 118 CXC2C256-6PQ208C 0.5mm 36.9 9.7 Plastic Quad Flat \nPack28mm x 28mm 173 C\nXC2C256-7PQ208C 0.5mm 36.9 9.7 Plastic Quad Flat \nPack28mm x 28mm 173 C\nXC2C256-6FT256C 1.0mm 34.6 6.1 Fine Pitch Thin BGA 17mm x 17mm 184 C\nXC2C256-7FT256C 1.0mm 34.6 6.1 Fine Pitch Thin BGA 17mm x 17mm 184 C\nXC2C256-6VQG100C 0.5mm 43.1 10.9 Very Thin Quad Flat \nPack; Pb-free14mm x 14mm 80 C\nXC2C256-7VQG100C 0.5mm 43.1 10.9 Very Thin Quad Flat \nPack; Pb-free14mm x 14mm 80 C\nXC2C256-6CPG132C 0.5mm 65.0 15.0 Chip Scale Package; \nPb-free8mm x 8mm 106 C\nXC2C256-7CPG132C 0.5mm 65.0 15.0 Chip Scale Package; \nPb-free8mm x 8mm 106 C\nXC2C256-6TQG144C 0.5mm 37.2 7.2 Thin Quad Flat Pack; \nPb-free20mm x 20mm 118 C\nXC2C256-7TQG144C 0.5mm 37.2 7.2 Thin Quad Flat Pack; \nPb-free20mm x 20mm 118 C\nXC2C256-6PQG208C 0.5mm 36.9 9.7 Plastic Quad Flat \nPack; Pb-free28mm x 28mm 173 C\nXC2C256-7PQG208C 0.5mm 36.9 9.7 Plastic Quad Flat \nPack; Pb-free28mm x 28mm 173 C\nXC2C256-6FTG256C 1.0mm 34.6 6.1 Fine Pitch Thin BGA; \nPb-free17mm x 17mm 184 C\nXC2C256-7FTG256C 1.0mm 34.6 6.1 Fine Pitch Thin BGA; \nPb-free17mm x 17mm 184 C\nXC2C256-7VQ100I 0.5mm 43.1 10.9 Very Thin Quad Flat \nPack14mm x 14mm 80 I\nXC2C256-7CP132I 0.5mm 65.0 15.0 Chip Scale Package 8mm x 8mm 106 I\nXC2C256-7TQ144I 0.5mm 37.2 7.2 Thin Quad Flat Pack 20mm x 20mm 118 IXC2C256-7PQ208I 0.5mm 36.9 9.7 Plastic Quad Flat \nPack28mm x 28mm 173 I\nXC2C256-7FT256I 1.0mm 34.6 6.1 Fine Pitch Thin BGA 17mm x 17mm 184 I\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 17\nProduct SpecificationR\nDevice Part Marking\nFigure 5:  Sample Package with Part Marking\nNote:  Due to the small size of chip scale packages, the complete ordering part number cannot be included on the package\nmarking. Part marking on chip scale packages by line are:\n• Line 1 = X (Xilinx logo) then truncated part number\n• Line 2 = Not related to device part number\n• Line 3 = Not related to device part number1. Line 4 = Package code, speed, operating temperature, \nthree digits not related to device part number. Package codes: C5 = CP132, C6 = CPG132.XC2C256-7VQG100I 0.5mm 43.1 10.9 Very Thin Quad Flat \nPack; Pb-free14mm x 14mm 80 I\nXC2C256-7CPG132I 0.5mm 65.0 15.0 Chip Scale Package; \nPb-free8mm x 8mm 106 I\nXC2C256-7TQG144I 0.5mm 37.2 7.2 Thin Quad Flat Pack; \nPb-free20mm x 20mm 118 I\nXC2C256-7PQG208I 0.5mm 36.9 9.7 Plastic Quad Flat \nPack; Pb-free28mm x 28mm 173 I\nXC2C256-7FTG256I 1.0mm 34.6 6.1 Fine Pitch Thin BGA; \nPb-free17mm x 17mm 184 I\nNotes: \n1. C = Commercial (TA = 0°C to +70°C); I = Industrial (TA = –40°C to +85°C).Part NumberPin/Ball \nSpacingθJA \n(C/Watt)θJC \n(C/Watt) Package TypePackage Body \nDimensions I/OCommercia\nl (C)\nIndustrial \n(I)(1)\nStandard Example:             XC2C128         \n  Device \nSpeed Grade Package Type Number of Pins Temperature Range -6 TQ C 144\nPb-Free Example:               XC2C128  TQ    G   144 C\nDevice \nSpeed Grade Package Type  \nPb-Free\nNumber of Pins -6\nTemperature Range\nXC2Cxxx\nTQ144\n7CDevice Type\nPackage\nSpeed\nOperating RangeThis line not\nrelated to devicepart numberR\nPart marking for non-chip scale package\nXC2C256 CoolRunner-II CPLD\n18 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nFigure 6:  VQ100 Very Thin Quad Flat PackVQ100\nTop ViewGND\nI/O(3)\nVCCIO 2\nI/O\nI/OI/OI/OI/OI/OI/OI/OI/O\nVCCIO 2\nI/O\nI/OI/O\nGND\nTDOI/OI/OI/OI/OI/OI/OI/OVCC\nI/O(2)\nI/O(5)\nI/OI/O\nGND\nI/OI/OI/OI/OI/OI/O\nVCCIO1\nI/OI/OI/OI/OI/OI/O\nTDI\nI/O\nTMS\nTCK\nI/OI/OGND\nI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OVCCI/OI/OI/OI/OI/OVCCIO\n1I/O(1)\nI/O(1)\nI/O(1)\nI/O(1)\nVAUX\nI/O\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nVCCIO1\nGND\nI/O(2)\nI/O(2)\nI/O(4)\nGND1\n234567891011121314151617181920212223242575\n74737271706968676665646362616059585756555453525126\n272829303132333435363738394041424344454647484950100\n999897969594939291908988878685848382818079787776\n(1) - Global Output Enab le\n(2) - Global Clock\n(3) - Global Set/Reset(4) - Clock Divide Reset(5) - Data Gate\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 19\nProduct SpecificationR\nFigure 7:  CP132 Chip Scale PackageCP132\nBottom ViewP\nN\nM\nL\nK\nJ\nH\nG\nF\nE\nDC\nBA\n1\n234567891011121314VCC VCCIO1 VCCIO1 GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O(5)\nI/O I/O VAUX I/O I/O I/OI/O I/O I/O I/O I/O I/OI/O I/O I/O I/O VCCIO1 I/OI/O I/O I/O I/O GND I/O\nI/O I/O I/O I/O GND I/OI/O I/O VCCIO1 I/O GND I/OI/O I/O I/O(2) VCC I/O GNDI/O I/O I/O I/O I/O I/O(2)\nI/O(1) VCCIO2 I/O I/O I/O(3) I/O I/O I/O GND I/O I/O I/O VCCIO2 VCCI/O I/O I/O I/O GND I/O I/O I/O TDO I/O I/O I/O GND I/O(1)I/O I/O I/O VCCIO2 I/O(1) I/O I/O I/O I/O I/O I/O I/O I/O I/O(1)I/O I/O I/O I/O I/O I/O I/O I/O TDI TCK I/O I/O I/O I/O(4)GND I/O I/O I/O I/O I/O I/O I/O GND TMS I/O GND I/O I/O(2)\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE Enable\nXC2C256 CoolRunner-II CPLD\n20 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nFigure 8:  TQ144 Thin Quad Flat PackVCC\nI/O(1)\nI/O(1)\nI/O\nI/O(1)\nI/O(1)\nI/O\nVAUX\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nV\nCCIO1\nI/O\nGND\nI/O(2)\nI/O\nI/O(2)\nI/OI/O\nI/O(4)\nGND1\n23456789\n101112131415161718192021222324252627282930313233343536\nTQ144\nTop ViewVCC\nI/O(2)\nI/O(5)\nI/O\nI/OI/OI/OI/OI/OI/O\nGND\nI/OI/OI/OI/OI/OI/OI/O\nV\nCCIO1\nI/OI/OI/OI/OI/OI/O\nGND\nTDI\nI/O\nTMS\nI/O\nTCK\nI/OI/OI/OI/O\nGND108\n107106105104103102101100\n99989796959493929190898887868584838281807978777675747337\n3839404142434445464748495051525354555657585960616263646566676869707172144\n143142141140139138137136135134133132131130129128127126125124123122121120119118117116115114113112111110109GND\nI/OI/OI/OI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OI/OV\nCCIO1\nI/OI/OGNDGNDI/OI/OI/OI/OV\nCC\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OV\nCCIO1GND\nI/O(3)\nI/OV\nCCIO2\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OV\nCCIO2\nI/OI/OI/OGNDTDOI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OV\nCCIO2\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE Enable\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 21\nProduct SpecificationR\nFigure 9:  PQ208 Quad Flat PackageVCC\nI/O\nI/O(1)\nI/O\nI/O(1)\nI/O\nI/O(1)\nI/O\nI/O(1)\nI/O\nVAUX\nI/O\nGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nGND\nI/O\nVCCIO2\nI/OI/OI/OI/OI/OI/O\nVCCIO1\nI/OI/OI/OI/OI/OI/OI/OI/O\nGND\nI/O\nI/O(2)\nI/O\nI/O(2)\nI/OI/OI/OI/O\nI/O(4)\nGNDPQ208\nTop ViewVCC\nI/O\nI/O(2)\nI/OI/O\nI/O(5)\nVCCIO1\nI/OI/OI/OI/OI/OI/OI/OI/O\nGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nVCCIO1\nI/O\nGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nVCCIO1\nGND\nTDI\nI/O\nTMS\nI/O\nTCK\nI/OI/OI/OI/OI/O\nGND (1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE EnableGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OI/OI/OI/OVCCIO2VCCIO1I/OGNDGNDI/OI/OI/OI/OVCCI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OVCCIO1I/O\nGNDI/O(3)I/OVCCIO2I/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OI/OI/OI/OI/OVCCIO2I/OI/OI/OGNDTDOI/OI/OI/OVCCIO2I/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OVCCIO21\n23456789\n10111213141516171819202122232425262728293031323334353637383940414243444546474849505152\n53\n54555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104156\n155154153152151150149148147146145144143142141140139138137136135134133132131130129128127126125124123122121120119118117116115114113112111110109108107106105208\n207206205204203202201200199198197196195194193192191190189188187186185184183182181180179178177176175174173172171170169168167166165164163162161160159158157\nXC2C256 CoolRunner-II CPLD\n22 www.xilinx.com DS094 (v3.2) March 8, 2007\nProduct SpecificationR\nWarranty Disclaimer\nTHESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED\nAT http://www.xilinx.com/warranty.htm . THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE\nPRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THETHEN-CURRENT XILINX DATA SHEET FOR THE PRODUC TS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE\nAND ARE NOT WARRANTED FOR USE IN APPLICATIONS TH AT POSE A RISK OF PHYSICAL HARM OR LOSS OF\nLIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TOAPPLICABLE LAWS AND REGULATIONS.Figure 10:  FT256 Fine Pitch Thin BGAFT256 Bottom ViewA\nB\nCD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\n16\n151413121110987654321I/O TDO I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O NC I/O\nI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O(3) I/O I/O I/O I/O I/O I/O I/O NC NC I/O NC I/O NC\nNC I/O I/O(1) I/O NC VCC I/O I/O I/O I/O NC VCC I/O(1) I/O NC I/O\nI/O I/O I/O I/O I/O I/O I/O I/O I/O NC NC I/O(1) I/O(1) I/O NC I/O\nI/O VCCIO2 VAUX I/O I/O I/O GND VCCIO2 VCCIO2 VCCIO2 GND I/O I/O I/O NC I/O\nI/O GND I/O I/O I/O NC I/O GND GND GND VCCIO2 I/O I/O NC NC I/O\nI/O GND I/O I/O I/O I/O VCCIO2 GND GND GND VCCIO2 I/O I/O I/O I/O I/O\nNC GND I/O I/O I/O I/O VCCIO1 GND GND GND VCCIO1 I/O I/O I/O I/O I/O\nI/O GND I/O VCC I/O NC VCCIO1 GND GND GND VCCIO1 I/O I/O I/O I/O I/O\nI/O VCCIO1 I/O I/O I/O I/O GND VCCIO1 VCCIO1 VCCIO1 GND I/O I/O I/O I/O I/O\nI/O NC NC I/O I/O I/O I/O NC I/O I/O I/O I/O I/O(2) I/O(2) I/O I/O\nI/O I/O I/O I/O I/O TMS I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O I/O I/O TCK NC NC I/O I/O I/O I/O(2) VCC I/O(4) I/O I/O\nI/O I/O I/O I/O I/O I/O TDI I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O NC NC NC NC NC I/O I/O I/O I/O I/O I/O(5) I/O I/O\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE Enable\nXC2C256 CoolRunner-II CPLD\nDS094 (v3.2) March 8, 2007 www.xilinx.com 23\nProduct SpecificationR\nAdditional Information\nAdditional information is available for the following CoolRunner-II topics:\n• XAPP784: Bulletproof CPLD Design Practices\n• XAPP375: Timing Model  \n• XAPP376: Logic Engine  \n• XAPP378: Advanced Features  \n• XAPP382: I/O Characteristics  \n• XAPP389: Powering CoolRunner-II  \n• XAPP399: Assigning VREF Pins  To access these and all application notes with their associ-\nated reference designs, click the following link and scrolldown the page until you find the document you want:\nCoolRunner-II Data Sheets and Application Notes\nDevice Packages\nRevision History\nThe following table shows the revision history for this document. \nDate Version Revision\n05/09/02 1.0 Initial Xilinx release.05/13/02 1.1 Updated AC Electrical Characteristics and added new parameters.10/31/02 1.2 Corrected package user I/O, added Voltage Referenced DC tables.03/17/03 2.0 Added Characterization numbers for product release and device part marking 04/02/03 2.1 Updated T\nSOL max from 260 to 220. Changed ICCSB  units from mA to μA.\n01/26/04 2.2 Updated Device Part Marking. Updated links and Tsol.02/26/04 2.3 Corrected Theta JC value on XC2C256-7TQ144.08/03/04 2.4 Pb-free documentation08/19/04 2.5 Changes to I\nCCSB  maximum specifications in DC Electrical Characteristics table, on page 3.\n10/01/04 2.6 Add Asynchronous Preset/Reset Pulse Width specification to AC Electrical Characteristics.03/07/05 2.7 Removed -5 speed grade. Changes to Table 1, I/O Standards.06/28/05 2.8 Move to Product Specification. Change to T\nIN25, TOUT25 , TIN33, and TOUT33 for -7 speed \ngrade.\n03/20/06 2.9 Add Warranty Disclaimer. Add note to Pin Description table that GTS, GSR and GCK pins can \nbe used for general purpose I/O.\n5/20/06 3.0 Moved TCONFIG  specification values from MIN column to MAX column, page 7.\n02/15/07 3.1 Corrections to timing parameters tAOI, tPSUD , tPSU1 , tPSU2 , tPHD, tPCO, tPOE, tPAO, tAO, \ntSUEC , tCW, tCDRSU , and fTOGGLE  for -6 speed grade. Corrections to tPSUD , tCW, and tCDRSU  \nfor the -7 speed grade. Values now match the software. There were no changes to silicon or characterization. Change to V\nIH specification for 2.5V and 1.8V LVCMOS.\n03/08/07 3.2 Fixed typo in note for VIL for LVCMOS18; removed note for VIL for LVCMOS33.\n'}]
!==============================================================================!
### Component Summary: XC2C256-7CPG132I

#### Key Specifications:
- **Voltage Ratings:**
  - Supply voltage for internal logic: 1.7V to 1.9V (Commercial and Industrial)
  - Supply voltage for output drivers:
    - 3.0V to 3.6V (3.3V operation)
    - 2.3V to 2.7V (2.5V operation)
    - 1.7V to 1.9V (1.8V operation)
    - 1.4V to 1.6V (1.5V operation)
  
- **Current Ratings:**
  - Quiescent current: as low as 13 μA
  - Standby current: 33 μA (Commercial), 54 μA (Industrial)
  - Dynamic current at 50 MHz: 27 mA

- **Power Consumption:**
  - Low power consumption due to advanced architecture and features like DataGATE.

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type:**
  - Chip Scale Package (CPG132), 8mm x 8mm, 106 I/O

- **Special Features:**
  - Optimized for 1.8V systems with fast pin-to-pin delays (as low as 5.7 ns).
  - Multi-voltage I/O operation (1.5V to 3.3V).
  - Advanced system features including in-system programming (ISP) via JTAG, optional Schmitt-trigger inputs, and flexible clocking modes.
  - DataGATE feature for low power management.
  - DualEDGE triggered registers and clock divider functionality.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The **XC2C256-7CPG132I** is a member of the Xilinx CoolRunner-II family of Complex Programmable Logic Devices (CPLDs). It features a 256-macrocell architecture optimized for low power and high performance, making it suitable for a variety of applications. The device is designed using a 0.18-micron CMOS process technology, which allows for efficient logic synthesis and low power operation.

#### Typical Applications:
- **Power Management:** The low power consumption and standby modes make it ideal for battery-operated devices and energy-efficient applications.
- **Signal Processing:** The fast pin-to-pin delays and flexible clocking modes enable high-speed signal processing tasks.
- **Communication Equipment:** Its advanced features and multi-voltage I/O compatibility make it suitable for high-end communication systems.
- **Embedded Systems:** The device can be used in various embedded applications requiring programmable logic and low power consumption.

This component is particularly well-suited for applications where power efficiency is critical, such as portable devices, and where flexibility in logic design is required.