<stg><name>linear<ap_fixed<15, 5, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config7></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1 %data_11_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2 %data_10_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3 %data_9_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:4 %data_8_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %data_7_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:6 %data_6_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:7 %data_5_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:8 %data_4_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:9 %data_3_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:10 %data_2_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:11 %data_1_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:12 %data_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="15">
<![CDATA[
entry:13 %sext_ln32 = sext i15 %data_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="15">
<![CDATA[
entry:14 %sext_ln32_1 = sext i15 %data_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="15">
<![CDATA[
entry:15 %sext_ln32_2 = sext i15 %data_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="15">
<![CDATA[
entry:16 %sext_ln32_3 = sext i15 %data_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="15">
<![CDATA[
entry:17 %sext_ln32_4 = sext i15 %data_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="15">
<![CDATA[
entry:18 %sext_ln32_5 = sext i15 %data_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="15">
<![CDATA[
entry:19 %sext_ln32_6 = sext i15 %data_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="15">
<![CDATA[
entry:20 %sext_ln32_7 = sext i15 %data_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="15">
<![CDATA[
entry:21 %sext_ln32_8 = sext i15 %data_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="15">
<![CDATA[
entry:22 %sext_ln32_9 = sext i15 %data_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="15">
<![CDATA[
entry:23 %sext_ln32_10 = sext i15 %data_10_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="15">
<![CDATA[
entry:24 %sext_ln32_11 = sext i15 %data_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln32_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:25 %mrv = insertvalue i192 <undef>, i16 %sext_ln32

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:26 %mrv_1 = insertvalue i192 %mrv, i16 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:27 %mrv_2 = insertvalue i192 %mrv_1, i16 %sext_ln32_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:28 %mrv_3 = insertvalue i192 %mrv_2, i16 %sext_ln32_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:29 %mrv_4 = insertvalue i192 %mrv_3, i16 %sext_ln32_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:30 %mrv_5 = insertvalue i192 %mrv_4, i16 %sext_ln32_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:31 %mrv_6 = insertvalue i192 %mrv_5, i16 %sext_ln32_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:32 %mrv_7 = insertvalue i192 %mrv_6, i16 %sext_ln32_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:33 %mrv_8 = insertvalue i192 %mrv_7, i16 %sext_ln32_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:34 %mrv_9 = insertvalue i192 %mrv_8, i16 %sext_ln32_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:35 %mrv_10 = insertvalue i192 %mrv_9, i16 %sext_ln32_10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
entry:36 %mrv_11 = insertvalue i192 %mrv_10, i16 %sext_ln32_11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="192">
<![CDATA[
entry:37 %ret_ln34 = ret i192 %mrv_11

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
