Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/AMDSOFT/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tst_AES_behav xil_defaultlib.tst_AES xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.AddRoundKey [addroundkey_default]
Compiling module xil_defaultlib.AES_wiring_AddRoundKey_0_0
Compiling architecture behavioral of entity xil_defaultlib.Display_Manager [display_manager_default]
Compiling module xil_defaultlib.AES_wiring_Display_Manager_0_0
Compiling architecture behavioral of entity xil_defaultlib.LUT_mul2 [lut_mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_mul3 [lut_mul3_default]
Compiling architecture behavioral of entity xil_defaultlib.MixColumns [mixcolumns_default]
Compiling module xil_defaultlib.AES_wiring_MixColumns_0_0
Compiling architecture behavioral of entity xil_defaultlib.SevenSegCA [sevensegca_default]
Compiling module xil_defaultlib.AES_wiring_SevenSegCA_0_0
Compiling module xil_defaultlib.AES_wiring_SevenSegCA_1_0
Compiling architecture behavioral of entity xil_defaultlib.ShiftRowns [shiftrowns_default]
Compiling module xil_defaultlib.AES_wiring_ShiftRowns_0_0
Compiling architecture behavioral of entity xil_defaultlib.StateMachine_AES [statemachine_aes_default]
Compiling module xil_defaultlib.AES_wiring_StateMachine_AES_0_0
Compiling architecture behavioral of entity xil_defaultlib.S_box [s_box_default]
Compiling architecture behavioral of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling module xil_defaultlib.AES_wiring_SubBytes_0_0
Compiling architecture behavioral of entity xil_defaultlib.inputs [inputs_default]
Compiling module xil_defaultlib.AES_wiring_inputs_0_0
Compiling architecture behavioral of entity xil_defaultlib.mux4 [\mux4(n=3)\]
Compiling module xil_defaultlib.AES_wiring_mux4_0_0
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(n=7)\]
Compiling module xil_defaultlib.AES_wiring_mux_0_0
Compiling module xil_defaultlib.AES_wiring_mux_0_1
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.AES_wiring_xlconcat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_5
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_6
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_7
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_8
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_9
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_10
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_11
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_12
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_13
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_14
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_18_0
Compiling module xil_defaultlib.AES_wiring_xlslice_20_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_2_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.AES_wiring_xlslice_4_4
Compiling module xil_defaultlib.AES_wiring
Compiling module xil_defaultlib.AES_wiring_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tst_aes
Built simulation snapshot tst_AES_behav
