ARM GAS  /tmp/ccsvwEX2.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** 
   2:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f1xx_hal_msp.c **** /**
   4:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   6:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f1xx_hal_msp.c ****   *
  11:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccsvwEX2.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccsvwEX2.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  /tmp/ccsvwEX2.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE63:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_TIM_Base_MspInit:
 105              	.LVL3:
 106              	.LFB64:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 92 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 92 1 is_stmt 0 view .LVU21
 112 0000 00B5     		push	{lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 87B0     		sub	sp, sp, #28
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 93 3 is_stmt 1 view .LVU22
 120              		.loc 1 93 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 126              		.loc 1 94 3 is_stmt 1 view .LVU24
 127              		.loc 1 94 15 is_stmt 0 view .LVU25
 128 000e 0368     		ldr	r3, [r0]
 129              		.loc 1 94 5 view .LVU26
 130 0010 B3F1804F 		cmp	r3, #1073741824
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  /tmp/ccsvwEX2.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 105:Core/Src/stm32f1xx_hal_msp.c ****     */
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 112:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 113:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****   }
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 120 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 100 5 is_stmt 1 view .LVU28
 146              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 100 5 view .LVU30
 149 001c 03F50433 		add	r3, r3, #135168
 150 0020 DA69     		ldr	r2, [r3, #28]
 151 0022 42F00102 		orr	r2, r2, #1
 152 0026 DA61     		str	r2, [r3, #28]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 100 5 view .LVU31
 154 0028 DA69     		ldr	r2, [r3, #28]
 155 002a 02F00102 		and	r2, r2, #1
 156 002e 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 100 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 100 5 view .LVU33
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 161              		.loc 1 102 5 view .LVU34
ARM GAS  /tmp/ccsvwEX2.s 			page 6


 162              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 163              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 164              		.loc 1 102 5 view .LVU36
 165 0032 9A69     		ldr	r2, [r3, #24]
 166 0034 42F00402 		orr	r2, r2, #4
 167 0038 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 168              		.loc 1 102 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 172              		.loc 1 102 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 175              		.loc 1 102 5 view .LVU39
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 176              		.loc 1 106 5 view .LVU40
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 177              		.loc 1 106 25 is_stmt 0 view .LVU41
 178 0044 0123     		movs	r3, #1
 179 0046 0293     		str	r3, [sp, #8]
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 107 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 108 5 view .LVU43
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 182              		.loc 1 109 5 view .LVU44
 183 0048 02A9     		add	r1, sp, #8
 184 004a 0648     		ldr	r0, .L9
 185              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 186              		.loc 1 109 5 is_stmt 0 view .LVU45
 187 004c FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL7:
 112:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 189              		.loc 1 112 5 is_stmt 1 view .LVU46
 190 0050 0022     		movs	r2, #0
 191 0052 1146     		mov	r1, r2
 192 0054 1C20     		movs	r0, #28
 193 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 194              	.LVL8:
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 195              		.loc 1 113 5 view .LVU47
 196 005a 1C20     		movs	r0, #28
 197 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 198              	.LVL9:
 199              		.loc 1 120 1 is_stmt 0 view .LVU48
 200 0060 D9E7     		b	.L5
 201              	.L10:
 202 0062 00BF     		.align	2
 203              	.L9:
 204 0064 00080140 		.word	1073809408
 205              		.cfi_endproc
ARM GAS  /tmp/ccsvwEX2.s 			page 7


 206              	.LFE64:
 208              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 209              		.align	1
 210              		.global	HAL_TIM_Base_MspDeInit
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu softvfp
 216              	HAL_TIM_Base_MspDeInit:
 217              	.LVL10:
 218              	.LFB65:
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c **** /**
 123:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 124:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 125:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 126:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 127:Core/Src/stm32f1xx_hal_msp.c **** */
 128:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 129:Core/Src/stm32f1xx_hal_msp.c **** {
 219              		.loc 1 129 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 129 1 is_stmt 0 view .LVU50
 224 0000 08B5     		push	{r3, lr}
 225              	.LCFI6:
 226              		.cfi_def_cfa_offset 8
 227              		.cfi_offset 3, -8
 228              		.cfi_offset 14, -4
 130:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 229              		.loc 1 130 3 is_stmt 1 view .LVU51
 230              		.loc 1 130 15 is_stmt 0 view .LVU52
 231 0002 0368     		ldr	r3, [r0]
 232              		.loc 1 130 5 view .LVU53
 233 0004 B3F1804F 		cmp	r3, #1073741824
 234 0008 00D0     		beq	.L14
 235              	.LVL11:
 236              	.L11:
 131:Core/Src/stm32f1xx_hal_msp.c ****   {
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 135:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 136:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 139:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 140:Core/Src/stm32f1xx_hal_msp.c ****     */
 141:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 144:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 145:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 148:Core/Src/stm32f1xx_hal_msp.c ****   }
ARM GAS  /tmp/ccsvwEX2.s 			page 8


 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c **** }
 237              		.loc 1 150 1 view .LVU54
 238 000a 08BD     		pop	{r3, pc}
 239              	.LVL12:
 240              	.L14:
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 241              		.loc 1 136 5 is_stmt 1 view .LVU55
 242 000c 064A     		ldr	r2, .L15
 243 000e D369     		ldr	r3, [r2, #28]
 244 0010 23F00103 		bic	r3, r3, #1
 245 0014 D361     		str	r3, [r2, #28]
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 141 5 view .LVU56
 247 0016 0121     		movs	r1, #1
 248 0018 0448     		ldr	r0, .L15+4
 249              	.LVL13:
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 250              		.loc 1 141 5 is_stmt 0 view .LVU57
 251 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 252              	.LVL14:
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 253              		.loc 1 144 5 is_stmt 1 view .LVU58
 254 001e 1C20     		movs	r0, #28
 255 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 256              	.LVL15:
 257              		.loc 1 150 1 is_stmt 0 view .LVU59
 258 0024 F1E7     		b	.L11
 259              	.L16:
 260 0026 00BF     		.align	2
 261              	.L15:
 262 0028 00100240 		.word	1073876992
 263 002c 00080140 		.word	1073809408
 264              		.cfi_endproc
 265              	.LFE65:
 267              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 268              		.align	1
 269              		.global	HAL_UART_MspInit
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu softvfp
 275              	HAL_UART_MspInit:
 276              	.LVL16:
 277              	.LFB66:
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c **** /**
 153:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 154:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 156:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32f1xx_hal_msp.c **** */
 158:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 159:Core/Src/stm32f1xx_hal_msp.c **** {
 278              		.loc 1 159 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/ccsvwEX2.s 			page 9


 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		.loc 1 159 1 is_stmt 0 view .LVU61
 283 0000 10B5     		push	{r4, lr}
 284              	.LCFI7:
 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 4, -8
 287              		.cfi_offset 14, -4
 288 0002 86B0     		sub	sp, sp, #24
 289              	.LCFI8:
 290              		.cfi_def_cfa_offset 32
 160:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 291              		.loc 1 160 3 is_stmt 1 view .LVU62
 292              		.loc 1 160 20 is_stmt 0 view .LVU63
 293 0004 0023     		movs	r3, #0
 294 0006 0293     		str	r3, [sp, #8]
 295 0008 0393     		str	r3, [sp, #12]
 296 000a 0493     		str	r3, [sp, #16]
 297 000c 0593     		str	r3, [sp, #20]
 161:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 298              		.loc 1 161 3 is_stmt 1 view .LVU64
 299              		.loc 1 161 11 is_stmt 0 view .LVU65
 300 000e 0268     		ldr	r2, [r0]
 301              		.loc 1 161 5 view .LVU66
 302 0010 174B     		ldr	r3, .L21
 303 0012 9A42     		cmp	r2, r3
 304 0014 01D0     		beq	.L20
 305              	.LVL17:
 306              	.L17:
 162:Core/Src/stm32f1xx_hal_msp.c ****   {
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 167:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 170:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 171:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 172:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 173:Core/Src/stm32f1xx_hal_msp.c ****     */
 174:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178:Core/Src/stm32f1xx_hal_msp.c **** 
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   }
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccsvwEX2.s 			page 10


 307              		.loc 1 190 1 view .LVU67
 308 0016 06B0     		add	sp, sp, #24
 309              	.LCFI9:
 310              		.cfi_remember_state
 311              		.cfi_def_cfa_offset 8
 312              		@ sp needed
 313 0018 10BD     		pop	{r4, pc}
 314              	.LVL18:
 315              	.L20:
 316              	.LCFI10:
 317              		.cfi_restore_state
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 318              		.loc 1 167 5 is_stmt 1 view .LVU68
 319              	.LBB7:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 320              		.loc 1 167 5 view .LVU69
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 321              		.loc 1 167 5 view .LVU70
 322 001a 03F55843 		add	r3, r3, #55296
 323 001e 9A69     		ldr	r2, [r3, #24]
 324 0020 42F48042 		orr	r2, r2, #16384
 325 0024 9A61     		str	r2, [r3, #24]
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 326              		.loc 1 167 5 view .LVU71
 327 0026 9A69     		ldr	r2, [r3, #24]
 328 0028 02F48042 		and	r2, r2, #16384
 329 002c 0092     		str	r2, [sp]
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 330              		.loc 1 167 5 view .LVU72
 331 002e 009A     		ldr	r2, [sp]
 332              	.LBE7:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 333              		.loc 1 167 5 view .LVU73
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 334              		.loc 1 169 5 view .LVU74
 335              	.LBB8:
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 336              		.loc 1 169 5 view .LVU75
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 337              		.loc 1 169 5 view .LVU76
 338 0030 9A69     		ldr	r2, [r3, #24]
 339 0032 42F00402 		orr	r2, r2, #4
 340 0036 9A61     		str	r2, [r3, #24]
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 341              		.loc 1 169 5 view .LVU77
 342 0038 9B69     		ldr	r3, [r3, #24]
 343 003a 03F00403 		and	r3, r3, #4
 344 003e 0193     		str	r3, [sp, #4]
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 345              		.loc 1 169 5 view .LVU78
 346 0040 019B     		ldr	r3, [sp, #4]
 347              	.LBE8:
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 348              		.loc 1 169 5 view .LVU79
 174:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 349              		.loc 1 174 5 view .LVU80
 174:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccsvwEX2.s 			page 11


 350              		.loc 1 174 25 is_stmt 0 view .LVU81
 351 0042 4FF40073 		mov	r3, #512
 352 0046 0293     		str	r3, [sp, #8]
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 353              		.loc 1 175 5 is_stmt 1 view .LVU82
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 354              		.loc 1 175 26 is_stmt 0 view .LVU83
 355 0048 0223     		movs	r3, #2
 356 004a 0393     		str	r3, [sp, #12]
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 357              		.loc 1 176 5 is_stmt 1 view .LVU84
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 358              		.loc 1 176 27 is_stmt 0 view .LVU85
 359 004c 0323     		movs	r3, #3
 360 004e 0593     		str	r3, [sp, #20]
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 361              		.loc 1 177 5 is_stmt 1 view .LVU86
 362 0050 084C     		ldr	r4, .L21+4
 363 0052 02A9     		add	r1, sp, #8
 364 0054 2046     		mov	r0, r4
 365              	.LVL19:
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 366              		.loc 1 177 5 is_stmt 0 view .LVU87
 367 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 368              	.LVL20:
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 369              		.loc 1 179 5 is_stmt 1 view .LVU88
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 370              		.loc 1 179 25 is_stmt 0 view .LVU89
 371 005a 4FF48063 		mov	r3, #1024
 372 005e 0293     		str	r3, [sp, #8]
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 180 5 is_stmt 1 view .LVU90
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 374              		.loc 1 180 26 is_stmt 0 view .LVU91
 375 0060 0023     		movs	r3, #0
 376 0062 0393     		str	r3, [sp, #12]
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 377              		.loc 1 181 5 is_stmt 1 view .LVU92
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 181 26 is_stmt 0 view .LVU93
 379 0064 0493     		str	r3, [sp, #16]
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 380              		.loc 1 182 5 is_stmt 1 view .LVU94
 381 0066 02A9     		add	r1, sp, #8
 382 0068 2046     		mov	r0, r4
 383 006a FFF7FEFF 		bl	HAL_GPIO_Init
 384              	.LVL21:
 385              		.loc 1 190 1 is_stmt 0 view .LVU95
 386 006e D2E7     		b	.L17
 387              	.L22:
 388              		.align	2
 389              	.L21:
 390 0070 00380140 		.word	1073821696
 391 0074 00080140 		.word	1073809408
 392              		.cfi_endproc
 393              	.LFE66:
ARM GAS  /tmp/ccsvwEX2.s 			page 12


 395              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 396              		.align	1
 397              		.global	HAL_UART_MspDeInit
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 401              		.fpu softvfp
 403              	HAL_UART_MspDeInit:
 404              	.LVL22:
 405              	.LFB67:
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c **** /**
 193:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 194:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 195:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 196:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 197:Core/Src/stm32f1xx_hal_msp.c **** */
 198:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 199:Core/Src/stm32f1xx_hal_msp.c **** {
 406              		.loc 1 199 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		.loc 1 199 1 is_stmt 0 view .LVU97
 411 0000 08B5     		push	{r3, lr}
 412              	.LCFI11:
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 3, -8
 415              		.cfi_offset 14, -4
 200:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 416              		.loc 1 200 3 is_stmt 1 view .LVU98
 417              		.loc 1 200 11 is_stmt 0 view .LVU99
 418 0002 0268     		ldr	r2, [r0]
 419              		.loc 1 200 5 view .LVU100
 420 0004 074B     		ldr	r3, .L27
 421 0006 9A42     		cmp	r2, r3
 422 0008 00D0     		beq	.L26
 423              	.LVL23:
 424              	.L23:
 201:Core/Src/stm32f1xx_hal_msp.c ****   {
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 205:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 206:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 209:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 211:Core/Src/stm32f1xx_hal_msp.c ****     */
 212:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 217:Core/Src/stm32f1xx_hal_msp.c ****   }
 218:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccsvwEX2.s 			page 13


 219:Core/Src/stm32f1xx_hal_msp.c **** }
 425              		.loc 1 219 1 view .LVU101
 426 000a 08BD     		pop	{r3, pc}
 427              	.LVL24:
 428              	.L26:
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 429              		.loc 1 206 5 is_stmt 1 view .LVU102
 430 000c 064A     		ldr	r2, .L27+4
 431 000e 9369     		ldr	r3, [r2, #24]
 432 0010 23F48043 		bic	r3, r3, #16384
 433 0014 9361     		str	r3, [r2, #24]
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 434              		.loc 1 212 5 view .LVU103
 435 0016 4FF4C061 		mov	r1, #1536
 436 001a 0448     		ldr	r0, .L27+8
 437              	.LVL25:
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 438              		.loc 1 212 5 is_stmt 0 view .LVU104
 439 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 440              	.LVL26:
 441              		.loc 1 219 1 view .LVU105
 442 0020 F3E7     		b	.L23
 443              	.L28:
 444 0022 00BF     		.align	2
 445              	.L27:
 446 0024 00380140 		.word	1073821696
 447 0028 00100240 		.word	1073876992
 448 002c 00080140 		.word	1073809408
 449              		.cfi_endproc
 450              	.LFE67:
 452              		.text
 453              	.Letext0:
 454              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 455              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 456              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 457              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 458              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 459              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 460              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 461              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccsvwEX2.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccsvwEX2.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccsvwEX2.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccsvwEX2.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccsvwEX2.s:97     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccsvwEX2.s:104    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccsvwEX2.s:204    .text.HAL_TIM_Base_MspInit:0000000000000064 $d
     /tmp/ccsvwEX2.s:209    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccsvwEX2.s:216    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccsvwEX2.s:262    .text.HAL_TIM_Base_MspDeInit:0000000000000028 $d
     /tmp/ccsvwEX2.s:268    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccsvwEX2.s:275    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccsvwEX2.s:390    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccsvwEX2.s:396    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccsvwEX2.s:403    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccsvwEX2.s:446    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
