# Reading pref.tcl
# do stopwatch_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Liel/VHDL/LAB3/src/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:06:40 on Jul 22,2024
# vcom -reportprogress 300 -2008 -work work C:/Liel/VHDL/LAB3/src/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controller
# -- Compiling architecture behave of controller
# End time: 16:06:41 on Jul 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:06:41 on Jul 22,2024
# vcom -reportprogress 300 -2008 -work work C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_tb
# -- Compiling architecture behave of controller_tb
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(49): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(49): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(49): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(54): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Liel/VHDL/LAB3/par/../src/controller_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:06:41 on Jul 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 14
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  controller_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" controller_tb 
# Start time: 16:06:41 on Jul 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller_tb(behave)
# Loading ieee.numeric_std(body)
# Loading work.controller(behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 16:16:30 on Jul 22,2024, Elapsed time: 0:09:49
# Errors: 0, Warnings: 0
