|MAX1000
LED3 <= <GND>
LED4 <= <GND>
LED5 <= <GND>
LED6 <= <GND>
LED7 <= <GND>
LED8 <= not_btn.DB_MAX_OUTPUT_PORT_TYPE
USER_BTN => not_btn.IN0
LED1 <= RPI_TO_FPGA_00.DB_MAX_OUTPUT_PORT_TYPE
SYS_CLK_12MHz => PLL:pll.inclk0
BDBUS4 => not_cs1.IN0
BDBUS3 => not_cs0.IN0
BDBUS3 => SEL_SPI_INPUT:sel_spi_input.CS1
BDBUS5 => not_cs2.IN0
SPI_CS => SEL_SPI_INPUT:sel_spi_input.CS0
SPI_CLK => SEL_SPI_INPUT:sel_spi_input.CLK0
SPI_MOSI => SEL_SPI_INPUT:sel_spi_input.MOSI0
BDBUS0 => SEL_SPI_INPUT:sel_spi_input.CLK1
BDBUS1 => SEL_SPI_INPUT:sel_spi_input.MOSI1
ADC_1_SDI => ADC_LTC2313_12_MOV_AVG:adc1.SDI_ADC
ADC_2_SDI => ADC_LTC2313_12_MOV_AVG:adc2.SDI_ADC
ADC_3_SDI => ADC_LTC2313_12_MOV_AVG:adc3.SDI_ADC
ADC_4_SDI => ADC_LTC2313_12_MOV_AVG:adc4.SDI_ADC
ADC_5_SDI => ADC_LTC2313_12_MOV_AVG:adc5.SDI_ADC
ADC_6_SDI => ADC_LTC2313_12_MOV_AVG:adc6.SDI_ADC
U26_OUT => DREHZAHLMESSUNG:drehzahlmessung.IN
LED2 <= MCP23S17_OUT_0.DB_MAX_OUTPUT_PORT_TYPE
BDBUS2 <= and_miso.DB_MAX_OUTPUT_PORT_TYPE
SPI_MISO <= tri_miso.DB_MAX_OUTPUT_PORT_TYPE
ADC_CLK <= ADC_LTC2313_12_MOV_AVG:adc1.CLK_ADC
ADC_CONV <= ADC_LTC2313_12_MOV_AVG:adc1.CONV_ADC
DAC_SYNC <= DAC_AD5061:dac1.SYNC_DAC
DAC_CLK <= DAC_AD5061:dac1.CLK_DAC
DAC_1_SDO <= DAC_AD5061:dac1.SDO_DAC
DAC_2_SDO <= DAC_AD5061:dac2.SDO_DAC
DAC_3_SDO <= DAC_AD5061:dac3.SDO_DAC
U23_IN <= DC_MOTOR_LUEFTER:dc_motor_luefter.OUT
U25_IN <= <GND>
D26 <= <GND>
U4_IN <= AC_MOTOR_SWITCH_DELAY:inst14.S_HIGH
U5_IN <= AC_MOTOR_SWITCH_DELAY:inst14.S_LOW
U9_IN <= AC_MOTOR_SWITCH_DELAY:inst17.S_LOW
U8_IN <= AC_MOTOR_SWITCH_DELAY:inst17.S_HIGH
U7_IN <= AC_MOTOR_SWITCH_DELAY:inst16.S_LOW
D23 <= <GND>
D24 <= <GND>
D25 <= <GND>
U6_IN <= AC_MOTOR_SWITCH_DELAY:inst16.S_HIGH
U28_OUT => ~NO_FANOUT~


|MAX1000|DATA_OUT_VAR:data_out_var
DATA[0] => RPI_TO_FPGA_15.DATAIN
DATA[1] => RPI_TO_FPGA_14.DATAIN
DATA[2] => RPI_TO_FPGA_13.DATAIN
DATA[3] => RPI_TO_FPGA_12.DATAIN
DATA[4] => RPI_TO_FPGA_11.DATAIN
DATA[5] => RPI_TO_FPGA_10.DATAIN
DATA[6] => RPI_TO_FPGA_09.DATAIN
DATA[7] => RPI_TO_FPGA_08.DATAIN
DATA[8] => RPI_TO_FPGA_07.DATAIN
DATA[9] => RPI_TO_FPGA_06.DATAIN
DATA[10] => RPI_TO_FPGA_05.DATAIN
DATA[11] => RPI_TO_FPGA_04.DATAIN
DATA[12] => RPI_TO_FPGA_03.DATAIN
DATA[13] => RPI_TO_FPGA_02.DATAIN
DATA[14] => RPI_TO_FPGA_01.DATAIN
DATA[15] => RPI_TO_FPGA_00.DATAIN
DATA[16] => RPI_TO_FPGA_16BIT_1[0].DATAIN
DATA[17] => RPI_TO_FPGA_16BIT_1[1].DATAIN
DATA[18] => RPI_TO_FPGA_16BIT_1[2].DATAIN
DATA[19] => RPI_TO_FPGA_16BIT_1[3].DATAIN
DATA[20] => RPI_TO_FPGA_16BIT_1[4].DATAIN
DATA[21] => RPI_TO_FPGA_16BIT_1[5].DATAIN
DATA[22] => RPI_TO_FPGA_16BIT_1[6].DATAIN
DATA[23] => RPI_TO_FPGA_16BIT_1[7].DATAIN
DATA[24] => RPI_TO_FPGA_16BIT_1[8].DATAIN
DATA[25] => RPI_TO_FPGA_16BIT_1[9].DATAIN
DATA[26] => RPI_TO_FPGA_16BIT_1[10].DATAIN
DATA[27] => RPI_TO_FPGA_16BIT_1[11].DATAIN
DATA[28] => RPI_TO_FPGA_16BIT_1[12].DATAIN
DATA[29] => RPI_TO_FPGA_16BIT_1[13].DATAIN
DATA[30] => RPI_TO_FPGA_16BIT_1[14].DATAIN
DATA[31] => RPI_TO_FPGA_16BIT_1[15].DATAIN
DATA[32] => RPI_TO_FPGA_16BIT_2[0].DATAIN
DATA[33] => RPI_TO_FPGA_16BIT_2[1].DATAIN
DATA[34] => RPI_TO_FPGA_16BIT_2[2].DATAIN
DATA[35] => RPI_TO_FPGA_16BIT_2[3].DATAIN
DATA[36] => RPI_TO_FPGA_16BIT_2[4].DATAIN
DATA[37] => RPI_TO_FPGA_16BIT_2[5].DATAIN
DATA[38] => RPI_TO_FPGA_16BIT_2[6].DATAIN
DATA[39] => RPI_TO_FPGA_16BIT_2[7].DATAIN
DATA[40] => RPI_TO_FPGA_16BIT_2[8].DATAIN
DATA[41] => RPI_TO_FPGA_16BIT_2[9].DATAIN
DATA[42] => RPI_TO_FPGA_16BIT_2[10].DATAIN
DATA[43] => RPI_TO_FPGA_16BIT_2[11].DATAIN
DATA[44] => RPI_TO_FPGA_16BIT_2[12].DATAIN
DATA[45] => RPI_TO_FPGA_16BIT_2[13].DATAIN
DATA[46] => RPI_TO_FPGA_16BIT_2[14].DATAIN
DATA[47] => RPI_TO_FPGA_16BIT_2[15].DATAIN
DATA[48] => RPI_TO_FPGA_16BIT_3[0].DATAIN
DATA[49] => RPI_TO_FPGA_16BIT_3[1].DATAIN
DATA[50] => RPI_TO_FPGA_16BIT_3[2].DATAIN
DATA[51] => RPI_TO_FPGA_16BIT_3[3].DATAIN
DATA[52] => RPI_TO_FPGA_16BIT_3[4].DATAIN
DATA[53] => RPI_TO_FPGA_16BIT_3[5].DATAIN
DATA[54] => RPI_TO_FPGA_16BIT_3[6].DATAIN
DATA[55] => RPI_TO_FPGA_16BIT_3[7].DATAIN
DATA[56] => RPI_TO_FPGA_16BIT_3[8].DATAIN
DATA[57] => RPI_TO_FPGA_16BIT_3[9].DATAIN
DATA[58] => RPI_TO_FPGA_16BIT_3[10].DATAIN
DATA[59] => RPI_TO_FPGA_16BIT_3[11].DATAIN
DATA[60] => RPI_TO_FPGA_16BIT_3[12].DATAIN
DATA[61] => RPI_TO_FPGA_16BIT_3[13].DATAIN
DATA[62] => RPI_TO_FPGA_16BIT_3[14].DATAIN
DATA[63] => RPI_TO_FPGA_16BIT_3[15].DATAIN
DATA[64] => RPI_TO_FPGA_16BIT_4[0].DATAIN
DATA[65] => RPI_TO_FPGA_16BIT_4[1].DATAIN
DATA[66] => RPI_TO_FPGA_16BIT_4[2].DATAIN
DATA[67] => RPI_TO_FPGA_16BIT_4[3].DATAIN
DATA[68] => RPI_TO_FPGA_16BIT_4[4].DATAIN
DATA[69] => RPI_TO_FPGA_16BIT_4[5].DATAIN
DATA[70] => RPI_TO_FPGA_16BIT_4[6].DATAIN
DATA[71] => RPI_TO_FPGA_16BIT_4[7].DATAIN
DATA[72] => RPI_TO_FPGA_16BIT_4[8].DATAIN
DATA[73] => RPI_TO_FPGA_16BIT_4[9].DATAIN
DATA[74] => RPI_TO_FPGA_16BIT_4[10].DATAIN
DATA[75] => RPI_TO_FPGA_16BIT_4[11].DATAIN
DATA[76] => RPI_TO_FPGA_16BIT_4[12].DATAIN
DATA[77] => RPI_TO_FPGA_16BIT_4[13].DATAIN
DATA[78] => RPI_TO_FPGA_16BIT_4[14].DATAIN
DATA[79] => RPI_TO_FPGA_16BIT_4[15].DATAIN
DATA[80] => FPGA_OUT_15.DATAIN
DATA[81] => FPGA_OUT_14.DATAIN
DATA[82] => FPGA_OUT_13.DATAIN
DATA[83] => FPGA_OUT_12.DATAIN
DATA[84] => FPGA_OUT_11.DATAIN
DATA[85] => FPGA_OUT_10.DATAIN
DATA[86] => FPGA_OUT_09.DATAIN
DATA[87] => FPGA_OUT_08.DATAIN
DATA[88] => FPGA_OUT_07.DATAIN
DATA[89] => FPGA_OUT_06.DATAIN
DATA[90] => FPGA_OUT_05.DATAIN
DATA[91] => FPGA_OUT_04.DATAIN
DATA[92] => FPGA_OUT_03.DATAIN
DATA[93] => FPGA_OUT_02.DATAIN
DATA[94] => FPGA_OUT_01.DATAIN
DATA[95] => FPGA_OUT_00.DATAIN
DATA[96] => MCP23S17_OUT_7.DATAIN
DATA[97] => MCP23S17_OUT_6.DATAIN
DATA[98] => MCP23S17_OUT_5.DATAIN
DATA[99] => MCP23S17_OUT_4.DATAIN
DATA[100] => MCP23S17_OUT_3.DATAIN
DATA[101] => MCP23S17_OUT_2.DATAIN
DATA[102] => MCP23S17_OUT_1.DATAIN
DATA[103] => MCP23S17_OUT_0.DATAIN
DATA[104] => DAC_1[0].DATAIN
DATA[105] => DAC_1[1].DATAIN
DATA[106] => DAC_1[2].DATAIN
DATA[107] => DAC_1[3].DATAIN
DATA[108] => DAC_1[4].DATAIN
DATA[109] => DAC_1[5].DATAIN
DATA[110] => DAC_1[6].DATAIN
DATA[111] => DAC_1[7].DATAIN
DATA[112] => DAC_1[8].DATAIN
DATA[113] => DAC_1[9].DATAIN
DATA[114] => DAC_1[10].DATAIN
DATA[115] => DAC_1[11].DATAIN
DATA[116] => DAC_1[12].DATAIN
DATA[117] => DAC_1[13].DATAIN
DATA[118] => DAC_1[14].DATAIN
DATA[119] => DAC_1[15].DATAIN
DATA[120] => DAC_2[0].DATAIN
DATA[121] => DAC_2[1].DATAIN
DATA[122] => DAC_2[2].DATAIN
DATA[123] => DAC_2[3].DATAIN
DATA[124] => DAC_2[4].DATAIN
DATA[125] => DAC_2[5].DATAIN
DATA[126] => DAC_2[6].DATAIN
DATA[127] => DAC_2[7].DATAIN
DATA[128] => DAC_2[8].DATAIN
DATA[129] => DAC_2[9].DATAIN
DATA[130] => DAC_2[10].DATAIN
DATA[131] => DAC_2[11].DATAIN
DATA[132] => DAC_2[12].DATAIN
DATA[133] => DAC_2[13].DATAIN
DATA[134] => DAC_2[14].DATAIN
DATA[135] => DAC_2[15].DATAIN
DATA[136] => DAC_3[0].DATAIN
DATA[137] => DAC_3[1].DATAIN
DATA[138] => DAC_3[2].DATAIN
DATA[139] => DAC_3[3].DATAIN
DATA[140] => DAC_3[4].DATAIN
DATA[141] => DAC_3[5].DATAIN
DATA[142] => DAC_3[6].DATAIN
DATA[143] => DAC_3[7].DATAIN
DATA[144] => DAC_3[8].DATAIN
DATA[145] => DAC_3[9].DATAIN
DATA[146] => DAC_3[10].DATAIN
DATA[147] => DAC_3[11].DATAIN
DATA[148] => DAC_3[12].DATAIN
DATA[149] => DAC_3[13].DATAIN
DATA[150] => DAC_3[14].DATAIN
DATA[151] => DAC_3[15].DATAIN
DATA[152] => ~NO_FANOUT~
DATA[153] => ~NO_FANOUT~
DATA[154] => ~NO_FANOUT~
DATA[155] => ~NO_FANOUT~
DATA[156] => ~NO_FANOUT~
DATA[157] => ~NO_FANOUT~
DATA[158] => ~NO_FANOUT~
DATA[159] => ~NO_FANOUT~
DATA[160] => ~NO_FANOUT~
DATA[161] => ~NO_FANOUT~
DATA[162] => ~NO_FANOUT~
DATA[163] => ~NO_FANOUT~
DATA[164] => ~NO_FANOUT~
DATA[165] => ~NO_FANOUT~
DATA[166] => ~NO_FANOUT~
DATA[167] => ~NO_FANOUT~
DATA[168] => ~NO_FANOUT~
DATA[169] => ~NO_FANOUT~
DATA[170] => ~NO_FANOUT~
DATA[171] => ~NO_FANOUT~
DATA[172] => ~NO_FANOUT~
DATA[173] => ~NO_FANOUT~
DATA[174] => ~NO_FANOUT~
DATA[175] => ~NO_FANOUT~
DATA[176] => ~NO_FANOUT~
DATA[177] => ~NO_FANOUT~
DATA[178] => ~NO_FANOUT~
DATA[179] => ~NO_FANOUT~
DATA[180] => ~NO_FANOUT~
DATA[181] => ~NO_FANOUT~
DATA[182] => ~NO_FANOUT~
DATA[183] => ~NO_FANOUT~
DATA[184] => ~NO_FANOUT~
DATA[185] => ~NO_FANOUT~
DATA[186] => ~NO_FANOUT~
DATA[187] => ~NO_FANOUT~
DATA[188] => ~NO_FANOUT~
DATA[189] => ~NO_FANOUT~
DATA[190] => ~NO_FANOUT~
DATA[191] => ~NO_FANOUT~
DATA[192] => ~NO_FANOUT~
DATA[193] => ~NO_FANOUT~
DATA[194] => ~NO_FANOUT~
DATA[195] => ~NO_FANOUT~
DATA[196] => ~NO_FANOUT~
DATA[197] => ~NO_FANOUT~
DATA[198] => ~NO_FANOUT~
DATA[199] => ~NO_FANOUT~
DATA[200] => ~NO_FANOUT~
DATA[201] => ~NO_FANOUT~
DATA[202] => ~NO_FANOUT~
DATA[203] => ~NO_FANOUT~
DATA[204] => ~NO_FANOUT~
DATA[205] => ~NO_FANOUT~
DATA[206] => ~NO_FANOUT~
DATA[207] => ~NO_FANOUT~
DATA[208] => ~NO_FANOUT~
DATA[209] => ~NO_FANOUT~
DATA[210] => ~NO_FANOUT~
DATA[211] => ~NO_FANOUT~
DATA[212] => ~NO_FANOUT~
DATA[213] => ~NO_FANOUT~
DATA[214] => ~NO_FANOUT~
DATA[215] => ~NO_FANOUT~
DATA[216] => ~NO_FANOUT~
DATA[217] => ~NO_FANOUT~
DATA[218] => ~NO_FANOUT~
DATA[219] => ~NO_FANOUT~
DATA[220] => ~NO_FANOUT~
DATA[221] => ~NO_FANOUT~
DATA[222] => ~NO_FANOUT~
DATA[223] => ~NO_FANOUT~
DATA[224] => ~NO_FANOUT~
DATA[225] => ~NO_FANOUT~
DATA[226] => ~NO_FANOUT~
DATA[227] => ~NO_FANOUT~
DATA[228] => ~NO_FANOUT~
DATA[229] => ~NO_FANOUT~
DATA[230] => ~NO_FANOUT~
DATA[231] => ~NO_FANOUT~
DATA[232] => ~NO_FANOUT~
DATA[233] => ~NO_FANOUT~
DATA[234] => ~NO_FANOUT~
DATA[235] => ~NO_FANOUT~
DATA[236] => ~NO_FANOUT~
DATA[237] => ~NO_FANOUT~
DATA[238] => ~NO_FANOUT~
DATA[239] => ~NO_FANOUT~
DATA[240] => ~NO_FANOUT~
DATA[241] => ~NO_FANOUT~
DATA[242] => ~NO_FANOUT~
DATA[243] => ~NO_FANOUT~
DATA[244] => ~NO_FANOUT~
DATA[245] => ~NO_FANOUT~
DATA[246] => ~NO_FANOUT~
DATA[247] => ~NO_FANOUT~
DATA[248] => ~NO_FANOUT~
DATA[249] => ~NO_FANOUT~
DATA[250] => ~NO_FANOUT~
DATA[251] => ~NO_FANOUT~
DATA[252] => ~NO_FANOUT~
DATA[253] => ~NO_FANOUT~
DATA[254] => ~NO_FANOUT~
DATA[255] => ~NO_FANOUT~
RPI_TO_FPGA_15 <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_14 <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_13 <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_12 <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_11 <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_10 <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_09 <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_08 <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_07 <= DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_06 <= DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_05 <= DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_04 <= DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_03 <= DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_02 <= DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_01 <= DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_00 <= DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[0] <= DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[1] <= DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[2] <= DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[3] <= DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[4] <= DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[5] <= DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[6] <= DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[7] <= DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[8] <= DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[9] <= DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[10] <= DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[11] <= DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[12] <= DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[13] <= DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[14] <= DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_1[15] <= DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[0] <= DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[1] <= DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[2] <= DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[3] <= DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[4] <= DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[5] <= DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[6] <= DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[7] <= DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[8] <= DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[9] <= DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[10] <= DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[11] <= DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[12] <= DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[13] <= DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[14] <= DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_2[15] <= DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[0] <= DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[1] <= DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[2] <= DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[3] <= DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[4] <= DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[5] <= DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[6] <= DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[7] <= DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[8] <= DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[9] <= DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[10] <= DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[11] <= DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[12] <= DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[13] <= DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[14] <= DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_3[15] <= DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[0] <= DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[1] <= DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[2] <= DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[3] <= DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[4] <= DATA[68].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[5] <= DATA[69].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[6] <= DATA[70].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[7] <= DATA[71].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[8] <= DATA[72].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[9] <= DATA[73].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[10] <= DATA[74].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[11] <= DATA[75].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[12] <= DATA[76].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[13] <= DATA[77].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[14] <= DATA[78].DB_MAX_OUTPUT_PORT_TYPE
RPI_TO_FPGA_16BIT_4[15] <= DATA[79].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_15 <= DATA[80].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_14 <= DATA[81].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_13 <= DATA[82].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_12 <= DATA[83].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_11 <= DATA[84].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_10 <= DATA[85].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_09 <= DATA[86].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_08 <= DATA[87].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_07 <= DATA[88].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_06 <= DATA[89].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_05 <= DATA[90].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_04 <= DATA[91].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_03 <= DATA[92].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_02 <= DATA[93].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_01 <= DATA[94].DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_00 <= DATA[95].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_7 <= DATA[96].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_6 <= DATA[97].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_5 <= DATA[98].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_4 <= DATA[99].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_3 <= DATA[100].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_2 <= DATA[101].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_1 <= DATA[102].DB_MAX_OUTPUT_PORT_TYPE
MCP23S17_OUT_0 <= DATA[103].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[0] <= DATA[104].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[1] <= DATA[105].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[2] <= DATA[106].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[3] <= DATA[107].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[4] <= DATA[108].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[5] <= DATA[109].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[6] <= DATA[110].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[7] <= DATA[111].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[8] <= DATA[112].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[9] <= DATA[113].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[10] <= DATA[114].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[11] <= DATA[115].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[12] <= DATA[116].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[13] <= DATA[117].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[14] <= DATA[118].DB_MAX_OUTPUT_PORT_TYPE
DAC_1[15] <= DATA[119].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[0] <= DATA[120].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[1] <= DATA[121].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[2] <= DATA[122].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[3] <= DATA[123].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[4] <= DATA[124].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[5] <= DATA[125].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[6] <= DATA[126].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[7] <= DATA[127].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[8] <= DATA[128].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[9] <= DATA[129].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[10] <= DATA[130].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[11] <= DATA[131].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[12] <= DATA[132].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[13] <= DATA[133].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[14] <= DATA[134].DB_MAX_OUTPUT_PORT_TYPE
DAC_2[15] <= DATA[135].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[0] <= DATA[136].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[1] <= DATA[137].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[2] <= DATA[138].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[3] <= DATA[139].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[4] <= DATA[140].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[5] <= DATA[141].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[6] <= DATA[142].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[7] <= DATA[143].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[8] <= DATA[144].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[9] <= DATA[145].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[10] <= DATA[146].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[11] <= DATA[147].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[12] <= DATA[148].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[13] <= DATA[149].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[14] <= DATA[150].DB_MAX_OUTPUT_PORT_TYPE
DAC_3[15] <= DATA[151].DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|SPI_HOST:spi_host
CLK => CLK.IN3
SPI_CS => SPI_CS.IN1
SPI_CLK => SPI_CLK.IN1
SPI_MOSI => SPI_MOSI.IN1
DATA_IN[0] => data_in_temp.DATAB
DATA_IN[1] => data_in_temp.DATAB
DATA_IN[2] => data_in_temp.DATAB
DATA_IN[3] => data_in_temp.DATAB
DATA_IN[4] => data_in_temp.DATAB
DATA_IN[5] => data_in_temp.DATAB
DATA_IN[6] => data_in_temp.DATAB
DATA_IN[7] => data_in_temp.DATAB
DATA_IN[8] => data_in_temp.DATAB
DATA_IN[9] => data_in_temp.DATAB
DATA_IN[10] => data_in_temp.DATAB
DATA_IN[11] => data_in_temp.DATAB
DATA_IN[12] => data_in_temp.DATAB
DATA_IN[13] => data_in_temp.DATAB
DATA_IN[14] => data_in_temp.DATAB
DATA_IN[15] => data_in_temp.DATAB
DATA_IN[16] => data_in_temp.DATAB
DATA_IN[17] => data_in_temp.DATAB
DATA_IN[18] => data_in_temp.DATAB
DATA_IN[19] => data_in_temp.DATAB
DATA_IN[20] => data_in_temp.DATAB
DATA_IN[21] => data_in_temp.DATAB
DATA_IN[22] => data_in_temp.DATAB
DATA_IN[23] => data_in_temp.DATAB
DATA_IN[24] => data_in_temp.DATAB
DATA_IN[25] => data_in_temp.DATAB
DATA_IN[26] => data_in_temp.DATAB
DATA_IN[27] => data_in_temp.DATAB
DATA_IN[28] => data_in_temp.DATAB
DATA_IN[29] => data_in_temp.DATAB
DATA_IN[30] => data_in_temp.DATAB
DATA_IN[31] => data_in_temp.DATAB
DATA_IN[32] => data_in_temp.DATAB
DATA_IN[33] => data_in_temp.DATAB
DATA_IN[34] => data_in_temp.DATAB
DATA_IN[35] => data_in_temp.DATAB
DATA_IN[36] => data_in_temp.DATAB
DATA_IN[37] => data_in_temp.DATAB
DATA_IN[38] => data_in_temp.DATAB
DATA_IN[39] => data_in_temp.DATAB
DATA_IN[40] => data_in_temp.DATAB
DATA_IN[41] => data_in_temp.DATAB
DATA_IN[42] => data_in_temp.DATAB
DATA_IN[43] => data_in_temp.DATAB
DATA_IN[44] => data_in_temp.DATAB
DATA_IN[45] => data_in_temp.DATAB
DATA_IN[46] => data_in_temp.DATAB
DATA_IN[47] => data_in_temp.DATAB
DATA_IN[48] => data_in_temp.DATAB
DATA_IN[49] => data_in_temp.DATAB
DATA_IN[50] => data_in_temp.DATAB
DATA_IN[51] => data_in_temp.DATAB
DATA_IN[52] => data_in_temp.DATAB
DATA_IN[53] => data_in_temp.DATAB
DATA_IN[54] => data_in_temp.DATAB
DATA_IN[55] => data_in_temp.DATAB
DATA_IN[56] => data_in_temp.DATAB
DATA_IN[57] => data_in_temp.DATAB
DATA_IN[58] => data_in_temp.DATAB
DATA_IN[59] => data_in_temp.DATAB
DATA_IN[60] => data_in_temp.DATAB
DATA_IN[61] => data_in_temp.DATAB
DATA_IN[62] => data_in_temp.DATAB
DATA_IN[63] => data_in_temp.DATAB
DATA_IN[64] => data_in_temp.DATAB
DATA_IN[65] => data_in_temp.DATAB
DATA_IN[66] => data_in_temp.DATAB
DATA_IN[67] => data_in_temp.DATAB
DATA_IN[68] => data_in_temp.DATAB
DATA_IN[69] => data_in_temp.DATAB
DATA_IN[70] => data_in_temp.DATAB
DATA_IN[71] => data_in_temp.DATAB
DATA_IN[72] => data_in_temp.DATAB
DATA_IN[73] => data_in_temp.DATAB
DATA_IN[74] => data_in_temp.DATAB
DATA_IN[75] => data_in_temp.DATAB
DATA_IN[76] => data_in_temp.DATAB
DATA_IN[77] => data_in_temp.DATAB
DATA_IN[78] => data_in_temp.DATAB
DATA_IN[79] => data_in_temp.DATAB
DATA_IN[80] => data_in_temp.DATAB
DATA_IN[81] => data_in_temp.DATAB
DATA_IN[82] => data_in_temp.DATAB
DATA_IN[83] => data_in_temp.DATAB
DATA_IN[84] => data_in_temp.DATAB
DATA_IN[85] => data_in_temp.DATAB
DATA_IN[86] => data_in_temp.DATAB
DATA_IN[87] => data_in_temp.DATAB
DATA_IN[88] => data_in_temp.DATAB
DATA_IN[89] => data_in_temp.DATAB
DATA_IN[90] => data_in_temp.DATAB
DATA_IN[91] => data_in_temp.DATAB
DATA_IN[92] => data_in_temp.DATAB
DATA_IN[93] => data_in_temp.DATAB
DATA_IN[94] => data_in_temp.DATAB
DATA_IN[95] => data_in_temp.DATAB
DATA_IN[96] => data_in_temp.DATAB
DATA_IN[97] => data_in_temp.DATAB
DATA_IN[98] => data_in_temp.DATAB
DATA_IN[99] => data_in_temp.DATAB
DATA_IN[100] => data_in_temp.DATAB
DATA_IN[101] => data_in_temp.DATAB
DATA_IN[102] => data_in_temp.DATAB
DATA_IN[103] => data_in_temp.DATAB
DATA_IN[104] => data_in_temp.DATAB
DATA_IN[105] => data_in_temp.DATAB
DATA_IN[106] => data_in_temp.DATAB
DATA_IN[107] => data_in_temp.DATAB
DATA_IN[108] => data_in_temp.DATAB
DATA_IN[109] => data_in_temp.DATAB
DATA_IN[110] => data_in_temp.DATAB
DATA_IN[111] => data_in_temp.DATAB
DATA_IN[112] => data_in_temp.DATAB
DATA_IN[113] => data_in_temp.DATAB
DATA_IN[114] => data_in_temp.DATAB
DATA_IN[115] => data_in_temp.DATAB
DATA_IN[116] => data_in_temp.DATAB
DATA_IN[117] => data_in_temp.DATAB
DATA_IN[118] => data_in_temp.DATAB
DATA_IN[119] => data_in_temp.DATAB
DATA_IN[120] => data_in_temp.DATAB
DATA_IN[121] => data_in_temp.DATAB
DATA_IN[122] => data_in_temp.DATAB
DATA_IN[123] => data_in_temp.DATAB
DATA_IN[124] => data_in_temp.DATAB
DATA_IN[125] => data_in_temp.DATAB
DATA_IN[126] => data_in_temp.DATAB
DATA_IN[127] => data_in_temp.DATAB
DATA_IN[128] => data_in_temp.DATAB
DATA_IN[129] => data_in_temp.DATAB
DATA_IN[130] => data_in_temp.DATAB
DATA_IN[131] => data_in_temp.DATAB
DATA_IN[132] => data_in_temp.DATAB
DATA_IN[133] => data_in_temp.DATAB
DATA_IN[134] => data_in_temp.DATAB
DATA_IN[135] => data_in_temp.DATAB
DATA_IN[136] => data_in_temp.DATAB
DATA_IN[137] => data_in_temp.DATAB
DATA_IN[138] => data_in_temp.DATAB
DATA_IN[139] => data_in_temp.DATAB
DATA_IN[140] => data_in_temp.DATAB
DATA_IN[141] => data_in_temp.DATAB
DATA_IN[142] => data_in_temp.DATAB
DATA_IN[143] => data_in_temp.DATAB
DATA_IN[144] => data_in_temp.DATAB
DATA_IN[145] => data_in_temp.DATAB
DATA_IN[146] => data_in_temp.DATAB
DATA_IN[147] => data_in_temp.DATAB
DATA_IN[148] => data_in_temp.DATAB
DATA_IN[149] => data_in_temp.DATAB
DATA_IN[150] => data_in_temp.DATAB
DATA_IN[151] => data_in_temp.DATAB
DATA_IN[152] => data_in_temp.DATAB
DATA_IN[153] => data_in_temp.DATAB
DATA_IN[154] => data_in_temp.DATAB
DATA_IN[155] => data_in_temp.DATAB
DATA_IN[156] => data_in_temp.DATAB
DATA_IN[157] => data_in_temp.DATAB
DATA_IN[158] => data_in_temp.DATAB
DATA_IN[159] => data_in_temp.DATAB
DATA_IN[160] => data_in_temp.DATAB
DATA_IN[161] => data_in_temp.DATAB
DATA_IN[162] => data_in_temp.DATAB
DATA_IN[163] => data_in_temp.DATAB
DATA_IN[164] => data_in_temp.DATAB
DATA_IN[165] => data_in_temp.DATAB
DATA_IN[166] => data_in_temp.DATAB
DATA_IN[167] => data_in_temp.DATAB
DATA_IN[168] => data_in_temp.DATAB
DATA_IN[169] => data_in_temp.DATAB
DATA_IN[170] => data_in_temp.DATAB
DATA_IN[171] => data_in_temp.DATAB
DATA_IN[172] => data_in_temp.DATAB
DATA_IN[173] => data_in_temp.DATAB
DATA_IN[174] => data_in_temp.DATAB
DATA_IN[175] => data_in_temp.DATAB
DATA_IN[176] => data_in_temp.DATAB
DATA_IN[177] => data_in_temp.DATAB
DATA_IN[178] => data_in_temp.DATAB
DATA_IN[179] => data_in_temp.DATAB
DATA_IN[180] => data_in_temp.DATAB
DATA_IN[181] => data_in_temp.DATAB
DATA_IN[182] => data_in_temp.DATAB
DATA_IN[183] => data_in_temp.DATAB
DATA_IN[184] => data_in_temp.DATAB
DATA_IN[185] => data_in_temp.DATAB
DATA_IN[186] => data_in_temp.DATAB
DATA_IN[187] => data_in_temp.DATAB
DATA_IN[188] => data_in_temp.DATAB
DATA_IN[189] => data_in_temp.DATAB
DATA_IN[190] => data_in_temp.DATAB
DATA_IN[191] => data_in_temp.DATAB
DATA_IN[192] => data_in_temp.DATAB
DATA_IN[193] => data_in_temp.DATAB
DATA_IN[194] => data_in_temp.DATAB
DATA_IN[195] => data_in_temp.DATAB
DATA_IN[196] => data_in_temp.DATAB
DATA_IN[197] => data_in_temp.DATAB
DATA_IN[198] => data_in_temp.DATAB
DATA_IN[199] => data_in_temp.DATAB
DATA_IN[200] => data_in_temp.DATAB
DATA_IN[201] => data_in_temp.DATAB
DATA_IN[202] => data_in_temp.DATAB
DATA_IN[203] => data_in_temp.DATAB
DATA_IN[204] => data_in_temp.DATAB
DATA_IN[205] => data_in_temp.DATAB
DATA_IN[206] => data_in_temp.DATAB
DATA_IN[207] => data_in_temp.DATAB
DATA_IN[208] => data_in_temp.DATAB
DATA_IN[209] => data_in_temp.DATAB
DATA_IN[210] => data_in_temp.DATAB
DATA_IN[211] => data_in_temp.DATAB
DATA_IN[212] => data_in_temp.DATAB
DATA_IN[213] => data_in_temp.DATAB
DATA_IN[214] => data_in_temp.DATAB
DATA_IN[215] => data_in_temp.DATAB
DATA_IN[216] => data_in_temp.DATAB
DATA_IN[217] => data_in_temp.DATAB
DATA_IN[218] => data_in_temp.DATAB
DATA_IN[219] => data_in_temp.DATAB
DATA_IN[220] => data_in_temp.DATAB
DATA_IN[221] => data_in_temp.DATAB
DATA_IN[222] => data_in_temp.DATAB
DATA_IN[223] => data_in_temp.DATAB
DATA_IN[224] => data_in_temp.DATAB
DATA_IN[225] => data_in_temp.DATAB
DATA_IN[226] => data_in_temp.DATAB
DATA_IN[227] => data_in_temp.DATAB
DATA_IN[228] => data_in_temp.DATAB
DATA_IN[229] => data_in_temp.DATAB
DATA_IN[230] => data_in_temp.DATAB
DATA_IN[231] => data_in_temp.DATAB
DATA_IN[232] => data_in_temp.DATAB
DATA_IN[233] => data_in_temp.DATAB
DATA_IN[234] => data_in_temp.DATAB
DATA_IN[235] => data_in_temp.DATAB
DATA_IN[236] => data_in_temp.DATAB
DATA_IN[237] => data_in_temp.DATAB
DATA_IN[238] => data_in_temp.DATAB
DATA_IN[239] => data_in_temp.DATAB
DATA_IN[240] => data_in_temp.DATAB
DATA_IN[241] => data_in_temp.DATAB
DATA_IN[242] => data_in_temp.DATAB
DATA_IN[243] => data_in_temp.DATAB
DATA_IN[244] => data_in_temp.DATAB
DATA_IN[245] => data_in_temp.DATAB
DATA_IN[246] => data_in_temp.DATAB
DATA_IN[247] => data_in_temp.DATAB
DATA_IN[248] => data_in_temp.DATAB
DATA_IN[249] => data_in_temp.DATAB
DATA_IN[250] => data_in_temp.DATAB
DATA_IN[251] => data_in_temp.DATAB
DATA_IN[252] => data_in_temp.DATAB
DATA_IN[253] => data_in_temp.DATAB
DATA_IN[254] => data_in_temp.DATAB
DATA_IN[255] => data_in_temp.DATAB
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
RESET => DATA_OUT.OUTPUTSELECT
SPI_MISO_TRI <= SPI_MISO_TRI.DB_MAX_OUTPUT_PORT_TYPE
SPI_MISO <= SPI_MISO~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[32] <= DATA_OUT[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[33] <= DATA_OUT[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[34] <= DATA_OUT[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[35] <= DATA_OUT[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[36] <= DATA_OUT[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[37] <= DATA_OUT[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[38] <= DATA_OUT[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[39] <= DATA_OUT[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[40] <= DATA_OUT[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[41] <= DATA_OUT[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[42] <= DATA_OUT[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[43] <= DATA_OUT[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[44] <= DATA_OUT[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[45] <= DATA_OUT[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[46] <= DATA_OUT[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[47] <= DATA_OUT[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[48] <= DATA_OUT[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[49] <= DATA_OUT[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[50] <= DATA_OUT[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[51] <= DATA_OUT[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[52] <= DATA_OUT[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[53] <= DATA_OUT[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[54] <= DATA_OUT[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[55] <= DATA_OUT[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[56] <= DATA_OUT[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[57] <= DATA_OUT[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[58] <= DATA_OUT[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[59] <= DATA_OUT[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[60] <= DATA_OUT[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[61] <= DATA_OUT[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[62] <= DATA_OUT[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[63] <= DATA_OUT[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[64] <= DATA_OUT[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[65] <= DATA_OUT[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[66] <= DATA_OUT[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[67] <= DATA_OUT[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[68] <= DATA_OUT[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[69] <= DATA_OUT[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[70] <= DATA_OUT[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[71] <= DATA_OUT[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[72] <= DATA_OUT[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[73] <= DATA_OUT[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[74] <= DATA_OUT[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[75] <= DATA_OUT[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[76] <= DATA_OUT[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[77] <= DATA_OUT[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[78] <= DATA_OUT[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[79] <= DATA_OUT[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[80] <= DATA_OUT[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[81] <= DATA_OUT[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[82] <= DATA_OUT[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[83] <= DATA_OUT[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[84] <= DATA_OUT[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[85] <= DATA_OUT[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[86] <= DATA_OUT[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[87] <= DATA_OUT[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[88] <= DATA_OUT[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[89] <= DATA_OUT[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[90] <= DATA_OUT[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[91] <= DATA_OUT[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[92] <= DATA_OUT[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[93] <= DATA_OUT[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[94] <= DATA_OUT[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[95] <= DATA_OUT[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[96] <= DATA_OUT[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[97] <= DATA_OUT[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[98] <= DATA_OUT[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[99] <= DATA_OUT[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[100] <= DATA_OUT[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[101] <= DATA_OUT[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[102] <= DATA_OUT[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[103] <= DATA_OUT[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[104] <= DATA_OUT[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[105] <= DATA_OUT[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[106] <= DATA_OUT[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[107] <= DATA_OUT[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[108] <= DATA_OUT[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[109] <= DATA_OUT[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[110] <= DATA_OUT[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[111] <= DATA_OUT[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[112] <= DATA_OUT[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[113] <= DATA_OUT[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[114] <= DATA_OUT[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[115] <= DATA_OUT[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[116] <= DATA_OUT[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[117] <= DATA_OUT[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[118] <= DATA_OUT[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[119] <= DATA_OUT[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[120] <= DATA_OUT[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[121] <= DATA_OUT[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[122] <= DATA_OUT[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[123] <= DATA_OUT[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[124] <= DATA_OUT[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[125] <= DATA_OUT[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[126] <= DATA_OUT[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[127] <= DATA_OUT[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[128] <= DATA_OUT[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[129] <= DATA_OUT[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[130] <= DATA_OUT[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[131] <= DATA_OUT[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[132] <= DATA_OUT[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[133] <= DATA_OUT[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[134] <= DATA_OUT[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[135] <= DATA_OUT[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[136] <= DATA_OUT[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[137] <= DATA_OUT[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[138] <= DATA_OUT[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[139] <= DATA_OUT[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[140] <= DATA_OUT[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[141] <= DATA_OUT[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[142] <= DATA_OUT[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[143] <= DATA_OUT[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[144] <= DATA_OUT[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[145] <= DATA_OUT[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[146] <= DATA_OUT[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[147] <= DATA_OUT[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[148] <= DATA_OUT[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[149] <= DATA_OUT[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[150] <= DATA_OUT[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[151] <= DATA_OUT[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[152] <= DATA_OUT[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[153] <= DATA_OUT[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[154] <= DATA_OUT[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[155] <= DATA_OUT[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[156] <= DATA_OUT[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[157] <= DATA_OUT[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[158] <= DATA_OUT[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[159] <= DATA_OUT[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[160] <= DATA_OUT[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[161] <= DATA_OUT[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[162] <= DATA_OUT[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[163] <= DATA_OUT[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[164] <= DATA_OUT[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[165] <= DATA_OUT[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[166] <= DATA_OUT[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[167] <= DATA_OUT[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[168] <= DATA_OUT[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[169] <= DATA_OUT[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[170] <= DATA_OUT[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[171] <= DATA_OUT[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[172] <= DATA_OUT[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[173] <= DATA_OUT[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[174] <= DATA_OUT[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[175] <= DATA_OUT[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[176] <= DATA_OUT[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[177] <= DATA_OUT[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[178] <= DATA_OUT[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[179] <= DATA_OUT[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[180] <= DATA_OUT[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[181] <= DATA_OUT[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[182] <= DATA_OUT[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[183] <= DATA_OUT[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[184] <= DATA_OUT[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[185] <= DATA_OUT[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[186] <= DATA_OUT[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[187] <= DATA_OUT[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[188] <= DATA_OUT[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[189] <= DATA_OUT[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[190] <= DATA_OUT[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[191] <= DATA_OUT[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[192] <= DATA_OUT[192]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[193] <= DATA_OUT[193]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[194] <= DATA_OUT[194]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[195] <= DATA_OUT[195]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[196] <= DATA_OUT[196]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[197] <= DATA_OUT[197]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[198] <= DATA_OUT[198]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[199] <= DATA_OUT[199]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[200] <= DATA_OUT[200]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[201] <= DATA_OUT[201]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[202] <= DATA_OUT[202]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[203] <= DATA_OUT[203]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[204] <= DATA_OUT[204]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[205] <= DATA_OUT[205]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[206] <= DATA_OUT[206]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[207] <= DATA_OUT[207]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[208] <= DATA_OUT[208]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[209] <= DATA_OUT[209]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[210] <= DATA_OUT[210]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[211] <= DATA_OUT[211]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[212] <= DATA_OUT[212]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[213] <= DATA_OUT[213]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[214] <= DATA_OUT[214]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[215] <= DATA_OUT[215]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[216] <= DATA_OUT[216]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[217] <= DATA_OUT[217]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[218] <= DATA_OUT[218]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[219] <= DATA_OUT[219]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[220] <= DATA_OUT[220]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[221] <= DATA_OUT[221]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[222] <= DATA_OUT[222]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[223] <= DATA_OUT[223]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[224] <= DATA_OUT[224]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[225] <= DATA_OUT[225]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[226] <= DATA_OUT[226]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[227] <= DATA_OUT[227]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[228] <= DATA_OUT[228]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[229] <= DATA_OUT[229]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[230] <= DATA_OUT[230]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[231] <= DATA_OUT[231]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[232] <= DATA_OUT[232]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[233] <= DATA_OUT[233]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[234] <= DATA_OUT[234]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[235] <= DATA_OUT[235]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[236] <= DATA_OUT[236]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[237] <= DATA_OUT[237]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[238] <= DATA_OUT[238]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[239] <= DATA_OUT[239]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[240] <= DATA_OUT[240]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[241] <= DATA_OUT[241]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[242] <= DATA_OUT[242]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[243] <= DATA_OUT[243]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[244] <= DATA_OUT[244]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[245] <= DATA_OUT[245]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[246] <= DATA_OUT[246]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[247] <= DATA_OUT[247]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[248] <= DATA_OUT[248]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[249] <= DATA_OUT[249]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[250] <= DATA_OUT[250]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[251] <= DATA_OUT[251]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[252] <= DATA_OUT[252]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[253] <= DATA_OUT[253]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[254] <= DATA_OUT[254]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[255] <= DATA_OUT[255]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_READ <= DATA_READ~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE <= DATA_WRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs
CLK => OUT~reg0.CLK
CLK => ctr1[0].CLK
CLK => ctr1[1].CLK
CLK => ctr1[2].CLK
CLK => ctr1[3].CLK
CLK => ctr1[4].CLK
CLK => ctr0[0].CLK
CLK => ctr0[1].CLK
CLK => ctr0[2].CLK
CLK => ctr0[3].CLK
CLK => ctr0[4].CLK
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_clk
CLK => OUT~reg0.CLK
CLK => ctr1[0].CLK
CLK => ctr1[1].CLK
CLK => ctr1[2].CLK
CLK => ctr1[3].CLK
CLK => ctr1[4].CLK
CLK => ctr0[0].CLK
CLK => ctr0[1].CLK
CLK => ctr0[2].CLK
CLK => ctr0[3].CLK
CLK => ctr0[4].CLK
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_mosi
CLK => OUT~reg0.CLK
CLK => ctr1[0].CLK
CLK => ctr1[1].CLK
CLK => ctr1[2].CLK
CLK => ctr1[3].CLK
CLK => ctr1[4].CLK
CLK => ctr0[0].CLK
CLK => ctr0[1].CLK
CLK => ctr0[2].CLK
CLK => ctr0[3].CLK
CLK => ctr0[4].CLK
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|PLL:pll
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|MAX1000|PLL:pll|altpll:altpll_component
inclk[0] => PLL_altpll2:auto_generated.inclk[0]
inclk[1] => PLL_altpll2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MAX1000|PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|MAX1000|SEL_SPI_INPUT:sel_spi_input
CLK => SEL_AKTIV~reg0.CLK
CLK => MOSI_OUT~reg0.CLK
CLK => CLK_OUT~reg0.CLK
CLK => CS_OUT~reg0.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => status~3.DATAIN
CLK_1kHz => hri1.DATAIN
SEL => always0.IN1
SEL => status.DATAB
SEL => status.DATAB
CS0 => CS_OUT.DATAA
CLK0 => CLK_OUT.DATAA
MOSI0 => MOSI_OUT.DATAA
CS1 => CS_OUT.DATAB
CLK1 => CLK_OUT.DATAB
MOSI1 => MOSI_OUT.DATAB
SEL_AKTIV <= SEL_AKTIV~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_OUT <= CS_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_OUT <= CLK_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOSI_OUT <= MOSI_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|CLOCK_GENERATOR:clock_generator
CLK => CLOCK_1Hz~reg0.CLK
CLK => CLOCK_10Hz~reg0.CLK
CLK => CLOCK_100Hz~reg0.CLK
CLK => CLOCK_1kHz~reg0.CLK
CLK => CLOCK_5kHz~reg0.CLK
CLK => CLOCK_10kHz~reg0.CLK
CLK => CLOCK_50kHz~reg0.CLK
CLK => CLOCK_100kHz~reg0.CLK
CLK => CLOCK_500kHz~reg0.CLK
CLK => CLOCK_1MHz~reg0.CLK
CLK => COUNTER1[0].CLK
CLK => COUNTER1[1].CLK
CLK => COUNTER1[2].CLK
CLK => COUNTER1[3].CLK
CLK => COUNTER1[4].CLK
CLK => COUNTER1[5].CLK
CLK => COUNTER1[6].CLK
CLK => COUNTER1[7].CLK
CLK => COUNTER1[8].CLK
CLK => COUNTER1[9].CLK
CLK => COUNTER1[10].CLK
CLK => COUNTER1[11].CLK
CLK => COUNTER1[12].CLK
CLK => COUNTER1[13].CLK
CLK => COUNTER1[14].CLK
CLK => COUNTER1[15].CLK
CLK => COUNTER1[16].CLK
CLK => COUNTER1[17].CLK
CLK => COUNTER1[18].CLK
CLK => COUNTER1[19].CLK
CLK => COUNTER1[20].CLK
CLK => COUNTER1[21].CLK
CLK => COUNTER1[22].CLK
CLK => COUNTER1[23].CLK
CLK => COUNTER1[24].CLK
CLK => COUNTER1[25].CLK
CLK => COUNTER1[26].CLK
CLK => COUNTER1[27].CLK
CLK => COUNTER1[28].CLK
CLK => COUNTER1[29].CLK
CLK => COUNTER1[30].CLK
CLK => COUNTER1[31].CLK
CLK => COUNTER10[0].CLK
CLK => COUNTER10[1].CLK
CLK => COUNTER10[2].CLK
CLK => COUNTER10[3].CLK
CLK => COUNTER10[4].CLK
CLK => COUNTER10[5].CLK
CLK => COUNTER10[6].CLK
CLK => COUNTER10[7].CLK
CLK => COUNTER10[8].CLK
CLK => COUNTER10[9].CLK
CLK => COUNTER10[10].CLK
CLK => COUNTER10[11].CLK
CLK => COUNTER10[12].CLK
CLK => COUNTER10[13].CLK
CLK => COUNTER10[14].CLK
CLK => COUNTER10[15].CLK
CLK => COUNTER10[16].CLK
CLK => COUNTER10[17].CLK
CLK => COUNTER10[18].CLK
CLK => COUNTER10[19].CLK
CLK => COUNTER10[20].CLK
CLK => COUNTER10[21].CLK
CLK => COUNTER10[22].CLK
CLK => COUNTER10[23].CLK
CLK => COUNTER10[24].CLK
CLK => COUNTER10[25].CLK
CLK => COUNTER10[26].CLK
CLK => COUNTER10[27].CLK
CLK => COUNTER10[28].CLK
CLK => COUNTER10[29].CLK
CLK => COUNTER10[30].CLK
CLK => COUNTER10[31].CLK
CLK => COUNTER100[0].CLK
CLK => COUNTER100[1].CLK
CLK => COUNTER100[2].CLK
CLK => COUNTER100[3].CLK
CLK => COUNTER100[4].CLK
CLK => COUNTER100[5].CLK
CLK => COUNTER100[6].CLK
CLK => COUNTER100[7].CLK
CLK => COUNTER100[8].CLK
CLK => COUNTER100[9].CLK
CLK => COUNTER100[10].CLK
CLK => COUNTER100[11].CLK
CLK => COUNTER100[12].CLK
CLK => COUNTER100[13].CLK
CLK => COUNTER100[14].CLK
CLK => COUNTER100[15].CLK
CLK => COUNTER100[16].CLK
CLK => COUNTER100[17].CLK
CLK => COUNTER100[18].CLK
CLK => COUNTER100[19].CLK
CLK => COUNTER100[20].CLK
CLK => COUNTER100[21].CLK
CLK => COUNTER100[22].CLK
CLK => COUNTER100[23].CLK
CLK => COUNTER100[24].CLK
CLK => COUNTER100[25].CLK
CLK => COUNTER100[26].CLK
CLK => COUNTER100[27].CLK
CLK => COUNTER100[28].CLK
CLK => COUNTER100[29].CLK
CLK => COUNTER100[30].CLK
CLK => COUNTER100[31].CLK
CLK => COUNTER1k[0].CLK
CLK => COUNTER1k[1].CLK
CLK => COUNTER1k[2].CLK
CLK => COUNTER1k[3].CLK
CLK => COUNTER1k[4].CLK
CLK => COUNTER1k[5].CLK
CLK => COUNTER1k[6].CLK
CLK => COUNTER1k[7].CLK
CLK => COUNTER1k[8].CLK
CLK => COUNTER1k[9].CLK
CLK => COUNTER1k[10].CLK
CLK => COUNTER1k[11].CLK
CLK => COUNTER1k[12].CLK
CLK => COUNTER1k[13].CLK
CLK => COUNTER1k[14].CLK
CLK => COUNTER1k[15].CLK
CLK => COUNTER1k[16].CLK
CLK => COUNTER1k[17].CLK
CLK => COUNTER1k[18].CLK
CLK => COUNTER1k[19].CLK
CLK => COUNTER1k[20].CLK
CLK => COUNTER1k[21].CLK
CLK => COUNTER1k[22].CLK
CLK => COUNTER1k[23].CLK
CLK => COUNTER1k[24].CLK
CLK => COUNTER1k[25].CLK
CLK => COUNTER1k[26].CLK
CLK => COUNTER1k[27].CLK
CLK => COUNTER1k[28].CLK
CLK => COUNTER1k[29].CLK
CLK => COUNTER1k[30].CLK
CLK => COUNTER1k[31].CLK
CLK => COUNTER5k[0].CLK
CLK => COUNTER5k[1].CLK
CLK => COUNTER5k[2].CLK
CLK => COUNTER5k[3].CLK
CLK => COUNTER5k[4].CLK
CLK => COUNTER5k[5].CLK
CLK => COUNTER5k[6].CLK
CLK => COUNTER5k[7].CLK
CLK => COUNTER5k[8].CLK
CLK => COUNTER5k[9].CLK
CLK => COUNTER5k[10].CLK
CLK => COUNTER5k[11].CLK
CLK => COUNTER5k[12].CLK
CLK => COUNTER5k[13].CLK
CLK => COUNTER5k[14].CLK
CLK => COUNTER5k[15].CLK
CLK => COUNTER5k[16].CLK
CLK => COUNTER5k[17].CLK
CLK => COUNTER5k[18].CLK
CLK => COUNTER5k[19].CLK
CLK => COUNTER5k[20].CLK
CLK => COUNTER5k[21].CLK
CLK => COUNTER5k[22].CLK
CLK => COUNTER5k[23].CLK
CLK => COUNTER5k[24].CLK
CLK => COUNTER5k[25].CLK
CLK => COUNTER5k[26].CLK
CLK => COUNTER5k[27].CLK
CLK => COUNTER5k[28].CLK
CLK => COUNTER5k[29].CLK
CLK => COUNTER5k[30].CLK
CLK => COUNTER5k[31].CLK
CLK => COUNTER10k[0].CLK
CLK => COUNTER10k[1].CLK
CLK => COUNTER10k[2].CLK
CLK => COUNTER10k[3].CLK
CLK => COUNTER10k[4].CLK
CLK => COUNTER10k[5].CLK
CLK => COUNTER10k[6].CLK
CLK => COUNTER10k[7].CLK
CLK => COUNTER10k[8].CLK
CLK => COUNTER10k[9].CLK
CLK => COUNTER10k[10].CLK
CLK => COUNTER10k[11].CLK
CLK => COUNTER10k[12].CLK
CLK => COUNTER10k[13].CLK
CLK => COUNTER10k[14].CLK
CLK => COUNTER10k[15].CLK
CLK => COUNTER10k[16].CLK
CLK => COUNTER10k[17].CLK
CLK => COUNTER10k[18].CLK
CLK => COUNTER10k[19].CLK
CLK => COUNTER10k[20].CLK
CLK => COUNTER10k[21].CLK
CLK => COUNTER10k[22].CLK
CLK => COUNTER10k[23].CLK
CLK => COUNTER10k[24].CLK
CLK => COUNTER10k[25].CLK
CLK => COUNTER10k[26].CLK
CLK => COUNTER10k[27].CLK
CLK => COUNTER10k[28].CLK
CLK => COUNTER10k[29].CLK
CLK => COUNTER10k[30].CLK
CLK => COUNTER10k[31].CLK
CLK => COUNTER50k[0].CLK
CLK => COUNTER50k[1].CLK
CLK => COUNTER50k[2].CLK
CLK => COUNTER50k[3].CLK
CLK => COUNTER50k[4].CLK
CLK => COUNTER50k[5].CLK
CLK => COUNTER50k[6].CLK
CLK => COUNTER50k[7].CLK
CLK => COUNTER50k[8].CLK
CLK => COUNTER50k[9].CLK
CLK => COUNTER50k[10].CLK
CLK => COUNTER50k[11].CLK
CLK => COUNTER50k[12].CLK
CLK => COUNTER50k[13].CLK
CLK => COUNTER50k[14].CLK
CLK => COUNTER50k[15].CLK
CLK => COUNTER50k[16].CLK
CLK => COUNTER50k[17].CLK
CLK => COUNTER50k[18].CLK
CLK => COUNTER50k[19].CLK
CLK => COUNTER50k[20].CLK
CLK => COUNTER50k[21].CLK
CLK => COUNTER50k[22].CLK
CLK => COUNTER50k[23].CLK
CLK => COUNTER50k[24].CLK
CLK => COUNTER50k[25].CLK
CLK => COUNTER50k[26].CLK
CLK => COUNTER50k[27].CLK
CLK => COUNTER50k[28].CLK
CLK => COUNTER50k[29].CLK
CLK => COUNTER50k[30].CLK
CLK => COUNTER50k[31].CLK
CLK => COUNTER100k[0].CLK
CLK => COUNTER100k[1].CLK
CLK => COUNTER100k[2].CLK
CLK => COUNTER100k[3].CLK
CLK => COUNTER100k[4].CLK
CLK => COUNTER100k[5].CLK
CLK => COUNTER100k[6].CLK
CLK => COUNTER100k[7].CLK
CLK => COUNTER100k[8].CLK
CLK => COUNTER100k[9].CLK
CLK => COUNTER100k[10].CLK
CLK => COUNTER100k[11].CLK
CLK => COUNTER100k[12].CLK
CLK => COUNTER100k[13].CLK
CLK => COUNTER100k[14].CLK
CLK => COUNTER100k[15].CLK
CLK => COUNTER100k[16].CLK
CLK => COUNTER100k[17].CLK
CLK => COUNTER100k[18].CLK
CLK => COUNTER100k[19].CLK
CLK => COUNTER100k[20].CLK
CLK => COUNTER100k[21].CLK
CLK => COUNTER100k[22].CLK
CLK => COUNTER100k[23].CLK
CLK => COUNTER100k[24].CLK
CLK => COUNTER100k[25].CLK
CLK => COUNTER100k[26].CLK
CLK => COUNTER100k[27].CLK
CLK => COUNTER100k[28].CLK
CLK => COUNTER100k[29].CLK
CLK => COUNTER100k[30].CLK
CLK => COUNTER100k[31].CLK
CLK => COUNTER500k[0].CLK
CLK => COUNTER500k[1].CLK
CLK => COUNTER500k[2].CLK
CLK => COUNTER500k[3].CLK
CLK => COUNTER500k[4].CLK
CLK => COUNTER500k[5].CLK
CLK => COUNTER500k[6].CLK
CLK => COUNTER500k[7].CLK
CLK => COUNTER500k[8].CLK
CLK => COUNTER500k[9].CLK
CLK => COUNTER500k[10].CLK
CLK => COUNTER500k[11].CLK
CLK => COUNTER500k[12].CLK
CLK => COUNTER500k[13].CLK
CLK => COUNTER500k[14].CLK
CLK => COUNTER500k[15].CLK
CLK => COUNTER500k[16].CLK
CLK => COUNTER500k[17].CLK
CLK => COUNTER500k[18].CLK
CLK => COUNTER500k[19].CLK
CLK => COUNTER500k[20].CLK
CLK => COUNTER500k[21].CLK
CLK => COUNTER500k[22].CLK
CLK => COUNTER500k[23].CLK
CLK => COUNTER500k[24].CLK
CLK => COUNTER500k[25].CLK
CLK => COUNTER500k[26].CLK
CLK => COUNTER500k[27].CLK
CLK => COUNTER500k[28].CLK
CLK => COUNTER500k[29].CLK
CLK => COUNTER500k[30].CLK
CLK => COUNTER500k[31].CLK
CLK => COUNTER1M[0].CLK
CLK => COUNTER1M[1].CLK
CLK => COUNTER1M[2].CLK
CLK => COUNTER1M[3].CLK
CLK => COUNTER1M[4].CLK
CLK => COUNTER1M[5].CLK
CLK => COUNTER1M[6].CLK
CLK => COUNTER1M[7].CLK
CLK => COUNTER1M[8].CLK
CLK => COUNTER1M[9].CLK
CLK => COUNTER1M[10].CLK
CLK => COUNTER1M[11].CLK
CLK => COUNTER1M[12].CLK
CLK => COUNTER1M[13].CLK
CLK => COUNTER1M[14].CLK
CLK => COUNTER1M[15].CLK
CLK => COUNTER1M[16].CLK
CLK => COUNTER1M[17].CLK
CLK => COUNTER1M[18].CLK
CLK => COUNTER1M[19].CLK
CLK => COUNTER1M[20].CLK
CLK => COUNTER1M[21].CLK
CLK => COUNTER1M[22].CLK
CLK => COUNTER1M[23].CLK
CLK => COUNTER1M[24].CLK
CLK => COUNTER1M[25].CLK
CLK => COUNTER1M[26].CLK
CLK => COUNTER1M[27].CLK
CLK => COUNTER1M[28].CLK
CLK => COUNTER1M[29].CLK
CLK => COUNTER1M[30].CLK
CLK => COUNTER1M[31].CLK
CLOCK_1MHz <= CLOCK_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_500kHz <= CLOCK_500kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_100kHz <= CLOCK_100kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50kHz <= CLOCK_50kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_10kHz <= CLOCK_10kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_5kHz <= CLOCK_5kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_1kHz <= CLOCK_1kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_100Hz <= CLOCK_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_10Hz <= CLOCK_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_1Hz <= CLOCK_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DIG_INP_FILTER:spi_cs_filter
CLK => OUT~reg0.CLK
CLK => ctr1[0].CLK
CLK => ctr1[1].CLK
CLK => ctr1[2].CLK
CLK => ctr1[3].CLK
CLK => ctr1[4].CLK
CLK => ctr0[0].CLK
CLK => ctr0[1].CLK
CLK => ctr0[2].CLK
CLK => ctr0[3].CLK
CLK => ctr0[4].CLK
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|WDT:wdt
CLK => RESET~reg0.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => status~3.DATAIN
CLK_1kHz => hri1.DATAIN
IN => hri3.DATAIN
RESET <= RESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DATA_IN_VAR:data_in_var
FPGA_TO_RPI_15 => DATA[0].DATAIN
FPGA_TO_RPI_14 => DATA[1].DATAIN
FPGA_TO_RPI_13 => DATA[2].DATAIN
FPGA_TO_RPI_12 => DATA[3].DATAIN
FPGA_TO_RPI_11 => DATA[4].DATAIN
FPGA_TO_RPI_10 => DATA[5].DATAIN
FPGA_TO_RPI_09 => DATA[6].DATAIN
FPGA_TO_RPI_08 => DATA[7].DATAIN
FPGA_TO_RPI_07 => DATA[8].DATAIN
FPGA_TO_RPI_06 => DATA[9].DATAIN
FPGA_TO_RPI_05 => DATA[10].DATAIN
FPGA_TO_RPI_04 => DATA[11].DATAIN
FPGA_TO_RPI_03 => DATA[12].DATAIN
FPGA_TO_RPI_02 => DATA[13].DATAIN
FPGA_TO_RPI_01 => DATA[14].DATAIN
FPGA_TO_RPI_00 => DATA[15].DATAIN
FPGA_TO_RPI_16BIT_1[0] => DATA[16].DATAIN
FPGA_TO_RPI_16BIT_1[1] => DATA[17].DATAIN
FPGA_TO_RPI_16BIT_1[2] => DATA[18].DATAIN
FPGA_TO_RPI_16BIT_1[3] => DATA[19].DATAIN
FPGA_TO_RPI_16BIT_1[4] => DATA[20].DATAIN
FPGA_TO_RPI_16BIT_1[5] => DATA[21].DATAIN
FPGA_TO_RPI_16BIT_1[6] => DATA[22].DATAIN
FPGA_TO_RPI_16BIT_1[7] => DATA[23].DATAIN
FPGA_TO_RPI_16BIT_1[8] => DATA[24].DATAIN
FPGA_TO_RPI_16BIT_1[9] => DATA[25].DATAIN
FPGA_TO_RPI_16BIT_1[10] => DATA[26].DATAIN
FPGA_TO_RPI_16BIT_1[11] => DATA[27].DATAIN
FPGA_TO_RPI_16BIT_1[12] => DATA[28].DATAIN
FPGA_TO_RPI_16BIT_1[13] => DATA[29].DATAIN
FPGA_TO_RPI_16BIT_1[14] => DATA[30].DATAIN
FPGA_TO_RPI_16BIT_1[15] => DATA[31].DATAIN
FPGA_TO_RPI_16BIT_2[0] => DATA[32].DATAIN
FPGA_TO_RPI_16BIT_2[1] => DATA[33].DATAIN
FPGA_TO_RPI_16BIT_2[2] => DATA[34].DATAIN
FPGA_TO_RPI_16BIT_2[3] => DATA[35].DATAIN
FPGA_TO_RPI_16BIT_2[4] => DATA[36].DATAIN
FPGA_TO_RPI_16BIT_2[5] => DATA[37].DATAIN
FPGA_TO_RPI_16BIT_2[6] => DATA[38].DATAIN
FPGA_TO_RPI_16BIT_2[7] => DATA[39].DATAIN
FPGA_TO_RPI_16BIT_2[8] => DATA[40].DATAIN
FPGA_TO_RPI_16BIT_2[9] => DATA[41].DATAIN
FPGA_TO_RPI_16BIT_2[10] => DATA[42].DATAIN
FPGA_TO_RPI_16BIT_2[11] => DATA[43].DATAIN
FPGA_TO_RPI_16BIT_2[12] => DATA[44].DATAIN
FPGA_TO_RPI_16BIT_2[13] => DATA[45].DATAIN
FPGA_TO_RPI_16BIT_2[14] => DATA[46].DATAIN
FPGA_TO_RPI_16BIT_2[15] => DATA[47].DATAIN
FPGA_TO_RPI_16BIT_3[0] => DATA[48].DATAIN
FPGA_TO_RPI_16BIT_3[1] => DATA[49].DATAIN
FPGA_TO_RPI_16BIT_3[2] => DATA[50].DATAIN
FPGA_TO_RPI_16BIT_3[3] => DATA[51].DATAIN
FPGA_TO_RPI_16BIT_3[4] => DATA[52].DATAIN
FPGA_TO_RPI_16BIT_3[5] => DATA[53].DATAIN
FPGA_TO_RPI_16BIT_3[6] => DATA[54].DATAIN
FPGA_TO_RPI_16BIT_3[7] => DATA[55].DATAIN
FPGA_TO_RPI_16BIT_3[8] => DATA[56].DATAIN
FPGA_TO_RPI_16BIT_3[9] => DATA[57].DATAIN
FPGA_TO_RPI_16BIT_3[10] => DATA[58].DATAIN
FPGA_TO_RPI_16BIT_3[11] => DATA[59].DATAIN
FPGA_TO_RPI_16BIT_3[12] => DATA[60].DATAIN
FPGA_TO_RPI_16BIT_3[13] => DATA[61].DATAIN
FPGA_TO_RPI_16BIT_3[14] => DATA[62].DATAIN
FPGA_TO_RPI_16BIT_3[15] => DATA[63].DATAIN
FPGA_TO_RPI_16BIT_4[0] => DATA[64].DATAIN
FPGA_TO_RPI_16BIT_4[1] => DATA[65].DATAIN
FPGA_TO_RPI_16BIT_4[2] => DATA[66].DATAIN
FPGA_TO_RPI_16BIT_4[3] => DATA[67].DATAIN
FPGA_TO_RPI_16BIT_4[4] => DATA[68].DATAIN
FPGA_TO_RPI_16BIT_4[5] => DATA[69].DATAIN
FPGA_TO_RPI_16BIT_4[6] => DATA[70].DATAIN
FPGA_TO_RPI_16BIT_4[7] => DATA[71].DATAIN
FPGA_TO_RPI_16BIT_4[8] => DATA[72].DATAIN
FPGA_TO_RPI_16BIT_4[9] => DATA[73].DATAIN
FPGA_TO_RPI_16BIT_4[10] => DATA[74].DATAIN
FPGA_TO_RPI_16BIT_4[11] => DATA[75].DATAIN
FPGA_TO_RPI_16BIT_4[12] => DATA[76].DATAIN
FPGA_TO_RPI_16BIT_4[13] => DATA[77].DATAIN
FPGA_TO_RPI_16BIT_4[14] => DATA[78].DATAIN
FPGA_TO_RPI_16BIT_4[15] => DATA[79].DATAIN
FPGA_IN_15 => DATA[80].DATAIN
FPGA_IN_14 => DATA[81].DATAIN
FPGA_IN_13 => DATA[82].DATAIN
FPGA_IN_12 => DATA[83].DATAIN
FPGA_IN_11 => DATA[84].DATAIN
FPGA_IN_10 => DATA[85].DATAIN
FPGA_IN_09 => DATA[86].DATAIN
FPGA_IN_08 => DATA[87].DATAIN
FPGA_IN_07 => DATA[88].DATAIN
FPGA_IN_06 => DATA[89].DATAIN
FPGA_IN_05 => DATA[90].DATAIN
FPGA_IN_04 => DATA[91].DATAIN
FPGA_IN_03 => DATA[92].DATAIN
FPGA_IN_02 => DATA[93].DATAIN
FPGA_IN_01 => DATA[94].DATAIN
FPGA_IN_00 => DATA[95].DATAIN
MCP23S17_IN_7 => DATA[96].DATAIN
MCP23S17_IN_6 => DATA[97].DATAIN
MCP23S17_IN_5 => DATA[98].DATAIN
MCP23S17_IN_4 => DATA[99].DATAIN
MCP23S17_IN_3 => DATA[100].DATAIN
MCP23S17_IN_2 => DATA[101].DATAIN
MCP23S17_IN_1 => DATA[102].DATAIN
MCP23S17_IN_0 => DATA[103].DATAIN
ADC_1[0] => DATA[104].DATAIN
ADC_1[1] => DATA[105].DATAIN
ADC_1[2] => DATA[106].DATAIN
ADC_1[3] => DATA[107].DATAIN
ADC_1[4] => DATA[108].DATAIN
ADC_1[5] => DATA[109].DATAIN
ADC_1[6] => DATA[110].DATAIN
ADC_1[7] => DATA[111].DATAIN
ADC_1[8] => DATA[112].DATAIN
ADC_1[9] => DATA[113].DATAIN
ADC_1[10] => DATA[114].DATAIN
ADC_1[11] => DATA[115].DATAIN
ADC_1[12] => DATA[116].DATAIN
ADC_1[13] => DATA[117].DATAIN
ADC_1[14] => DATA[118].DATAIN
ADC_1[15] => DATA[119].DATAIN
ADC_2[0] => DATA[120].DATAIN
ADC_2[1] => DATA[121].DATAIN
ADC_2[2] => DATA[122].DATAIN
ADC_2[3] => DATA[123].DATAIN
ADC_2[4] => DATA[124].DATAIN
ADC_2[5] => DATA[125].DATAIN
ADC_2[6] => DATA[126].DATAIN
ADC_2[7] => DATA[127].DATAIN
ADC_2[8] => DATA[128].DATAIN
ADC_2[9] => DATA[129].DATAIN
ADC_2[10] => DATA[130].DATAIN
ADC_2[11] => DATA[131].DATAIN
ADC_2[12] => DATA[132].DATAIN
ADC_2[13] => DATA[133].DATAIN
ADC_2[14] => DATA[134].DATAIN
ADC_2[15] => DATA[135].DATAIN
ADC_3[0] => DATA[136].DATAIN
ADC_3[1] => DATA[137].DATAIN
ADC_3[2] => DATA[138].DATAIN
ADC_3[3] => DATA[139].DATAIN
ADC_3[4] => DATA[140].DATAIN
ADC_3[5] => DATA[141].DATAIN
ADC_3[6] => DATA[142].DATAIN
ADC_3[7] => DATA[143].DATAIN
ADC_3[8] => DATA[144].DATAIN
ADC_3[9] => DATA[145].DATAIN
ADC_3[10] => DATA[146].DATAIN
ADC_3[11] => DATA[147].DATAIN
ADC_3[12] => DATA[148].DATAIN
ADC_3[13] => DATA[149].DATAIN
ADC_3[14] => DATA[150].DATAIN
ADC_3[15] => DATA[151].DATAIN
ADC_4[0] => DATA[152].DATAIN
ADC_4[1] => DATA[153].DATAIN
ADC_4[2] => DATA[154].DATAIN
ADC_4[3] => DATA[155].DATAIN
ADC_4[4] => DATA[156].DATAIN
ADC_4[5] => DATA[157].DATAIN
ADC_4[6] => DATA[158].DATAIN
ADC_4[7] => DATA[159].DATAIN
ADC_4[8] => DATA[160].DATAIN
ADC_4[9] => DATA[161].DATAIN
ADC_4[10] => DATA[162].DATAIN
ADC_4[11] => DATA[163].DATAIN
ADC_4[12] => DATA[164].DATAIN
ADC_4[13] => DATA[165].DATAIN
ADC_4[14] => DATA[166].DATAIN
ADC_4[15] => DATA[167].DATAIN
ADC_5[0] => DATA[168].DATAIN
ADC_5[1] => DATA[169].DATAIN
ADC_5[2] => DATA[170].DATAIN
ADC_5[3] => DATA[171].DATAIN
ADC_5[4] => DATA[172].DATAIN
ADC_5[5] => DATA[173].DATAIN
ADC_5[6] => DATA[174].DATAIN
ADC_5[7] => DATA[175].DATAIN
ADC_5[8] => DATA[176].DATAIN
ADC_5[9] => DATA[177].DATAIN
ADC_5[10] => DATA[178].DATAIN
ADC_5[11] => DATA[179].DATAIN
ADC_5[12] => DATA[180].DATAIN
ADC_5[13] => DATA[181].DATAIN
ADC_5[14] => DATA[182].DATAIN
ADC_5[15] => DATA[183].DATAIN
ADC_6[0] => DATA[184].DATAIN
ADC_6[1] => DATA[185].DATAIN
ADC_6[2] => DATA[186].DATAIN
ADC_6[3] => DATA[187].DATAIN
ADC_6[4] => DATA[188].DATAIN
ADC_6[5] => DATA[189].DATAIN
ADC_6[6] => DATA[190].DATAIN
ADC_6[7] => DATA[191].DATAIN
ADC_6[8] => DATA[192].DATAIN
ADC_6[9] => DATA[193].DATAIN
ADC_6[10] => DATA[194].DATAIN
ADC_6[11] => DATA[195].DATAIN
ADC_6[12] => DATA[196].DATAIN
ADC_6[13] => DATA[197].DATAIN
ADC_6[14] => DATA[198].DATAIN
ADC_6[15] => DATA[199].DATAIN
ADC_T1[0] => DATA[200].DATAIN
ADC_T1[1] => DATA[201].DATAIN
ADC_T1[2] => DATA[202].DATAIN
ADC_T1[3] => DATA[203].DATAIN
ADC_T1[4] => DATA[204].DATAIN
ADC_T1[5] => DATA[205].DATAIN
ADC_T1[6] => DATA[206].DATAIN
ADC_T1[7] => DATA[207].DATAIN
ADC_T1[8] => DATA[208].DATAIN
ADC_T1[9] => DATA[209].DATAIN
ADC_T1[10] => DATA[210].DATAIN
ADC_T1[11] => DATA[211].DATAIN
ADC_T1[12] => DATA[212].DATAIN
ADC_T1[13] => DATA[213].DATAIN
ADC_T1[14] => DATA[214].DATAIN
ADC_T1[15] => DATA[215].DATAIN
ADC_T1[16] => DATA[216].DATAIN
ADC_T1[17] => DATA[217].DATAIN
ADC_T1[18] => DATA[218].DATAIN
ADC_T1[19] => DATA[219].DATAIN
ADC_T1[20] => DATA[220].DATAIN
ADC_T1[21] => DATA[221].DATAIN
ADC_T1[22] => DATA[222].DATAIN
ADC_T1[23] => DATA[223].DATAIN
ADC_T2[0] => ~NO_FANOUT~
ADC_T2[1] => ~NO_FANOUT~
ADC_T2[2] => ~NO_FANOUT~
ADC_T2[3] => ~NO_FANOUT~
ADC_T2[4] => ~NO_FANOUT~
ADC_T2[5] => ~NO_FANOUT~
ADC_T2[6] => ~NO_FANOUT~
ADC_T2[7] => ~NO_FANOUT~
ADC_T2[8] => ~NO_FANOUT~
ADC_T2[9] => ~NO_FANOUT~
ADC_T2[10] => ~NO_FANOUT~
ADC_T2[11] => ~NO_FANOUT~
ADC_T2[12] => ~NO_FANOUT~
ADC_T2[13] => ~NO_FANOUT~
ADC_T2[14] => ~NO_FANOUT~
ADC_T2[15] => ~NO_FANOUT~
ADC_T2[16] => ~NO_FANOUT~
ADC_T2[17] => ~NO_FANOUT~
ADC_T2[18] => ~NO_FANOUT~
ADC_T2[19] => ~NO_FANOUT~
ADC_T2[20] => ~NO_FANOUT~
ADC_T2[21] => ~NO_FANOUT~
ADC_T2[22] => ~NO_FANOUT~
ADC_T2[23] => ~NO_FANOUT~
DREHZAHL[0] => DATA[224].DATAIN
DREHZAHL[1] => DATA[225].DATAIN
DREHZAHL[2] => DATA[226].DATAIN
DREHZAHL[3] => DATA[227].DATAIN
DREHZAHL[4] => DATA[228].DATAIN
DREHZAHL[5] => DATA[229].DATAIN
DREHZAHL[6] => DATA[230].DATAIN
DREHZAHL[7] => DATA[231].DATAIN
DREHZAHL[8] => DATA[232].DATAIN
DREHZAHL[9] => DATA[233].DATAIN
DREHZAHL[10] => DATA[234].DATAIN
DREHZAHL[11] => DATA[235].DATAIN
DREHZAHL[12] => DATA[236].DATAIN
DREHZAHL[13] => DATA[237].DATAIN
DREHZAHL[14] => DATA[238].DATAIN
DREHZAHL[15] => DATA[239].DATAIN
DREHZAHL[16] => DATA[240].DATAIN
DREHZAHL[17] => DATA[241].DATAIN
DREHZAHL[18] => DATA[242].DATAIN
DREHZAHL[19] => DATA[243].DATAIN
DREHZAHL[20] => DATA[244].DATAIN
DREHZAHL[21] => DATA[245].DATAIN
DREHZAHL[22] => DATA[246].DATAIN
DREHZAHL[23] => DATA[247].DATAIN
DREHZAHL[24] => DATA[248].DATAIN
DREHZAHL[25] => DATA[249].DATAIN
DREHZAHL[26] => DATA[250].DATAIN
DREHZAHL[27] => DATA[251].DATAIN
DREHZAHL[28] => DATA[252].DATAIN
DREHZAHL[29] => DATA[253].DATAIN
DREHZAHL[30] => DATA[254].DATAIN
DREHZAHL[31] => DATA[255].DATAIN
DATA[0] <= FPGA_TO_RPI_15.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= FPGA_TO_RPI_14.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= FPGA_TO_RPI_13.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= FPGA_TO_RPI_12.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= FPGA_TO_RPI_11.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= FPGA_TO_RPI_10.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= FPGA_TO_RPI_09.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= FPGA_TO_RPI_08.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= FPGA_TO_RPI_07.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= FPGA_TO_RPI_06.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= FPGA_TO_RPI_05.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= FPGA_TO_RPI_04.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= FPGA_TO_RPI_03.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= FPGA_TO_RPI_02.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= FPGA_TO_RPI_01.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= FPGA_TO_RPI_00.DB_MAX_OUTPUT_PORT_TYPE
DATA[16] <= FPGA_TO_RPI_16BIT_1[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[17] <= FPGA_TO_RPI_16BIT_1[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[18] <= FPGA_TO_RPI_16BIT_1[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[19] <= FPGA_TO_RPI_16BIT_1[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[20] <= FPGA_TO_RPI_16BIT_1[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[21] <= FPGA_TO_RPI_16BIT_1[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[22] <= FPGA_TO_RPI_16BIT_1[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[23] <= FPGA_TO_RPI_16BIT_1[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[24] <= FPGA_TO_RPI_16BIT_1[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[25] <= FPGA_TO_RPI_16BIT_1[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[26] <= FPGA_TO_RPI_16BIT_1[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[27] <= FPGA_TO_RPI_16BIT_1[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[28] <= FPGA_TO_RPI_16BIT_1[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[29] <= FPGA_TO_RPI_16BIT_1[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[30] <= FPGA_TO_RPI_16BIT_1[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[31] <= FPGA_TO_RPI_16BIT_1[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[32] <= FPGA_TO_RPI_16BIT_2[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[33] <= FPGA_TO_RPI_16BIT_2[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[34] <= FPGA_TO_RPI_16BIT_2[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[35] <= FPGA_TO_RPI_16BIT_2[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[36] <= FPGA_TO_RPI_16BIT_2[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[37] <= FPGA_TO_RPI_16BIT_2[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[38] <= FPGA_TO_RPI_16BIT_2[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[39] <= FPGA_TO_RPI_16BIT_2[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[40] <= FPGA_TO_RPI_16BIT_2[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[41] <= FPGA_TO_RPI_16BIT_2[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[42] <= FPGA_TO_RPI_16BIT_2[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[43] <= FPGA_TO_RPI_16BIT_2[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[44] <= FPGA_TO_RPI_16BIT_2[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[45] <= FPGA_TO_RPI_16BIT_2[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[46] <= FPGA_TO_RPI_16BIT_2[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[47] <= FPGA_TO_RPI_16BIT_2[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[48] <= FPGA_TO_RPI_16BIT_3[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[49] <= FPGA_TO_RPI_16BIT_3[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[50] <= FPGA_TO_RPI_16BIT_3[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[51] <= FPGA_TO_RPI_16BIT_3[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[52] <= FPGA_TO_RPI_16BIT_3[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[53] <= FPGA_TO_RPI_16BIT_3[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[54] <= FPGA_TO_RPI_16BIT_3[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[55] <= FPGA_TO_RPI_16BIT_3[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[56] <= FPGA_TO_RPI_16BIT_3[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[57] <= FPGA_TO_RPI_16BIT_3[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[58] <= FPGA_TO_RPI_16BIT_3[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[59] <= FPGA_TO_RPI_16BIT_3[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[60] <= FPGA_TO_RPI_16BIT_3[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[61] <= FPGA_TO_RPI_16BIT_3[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[62] <= FPGA_TO_RPI_16BIT_3[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[63] <= FPGA_TO_RPI_16BIT_3[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[64] <= FPGA_TO_RPI_16BIT_4[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[65] <= FPGA_TO_RPI_16BIT_4[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[66] <= FPGA_TO_RPI_16BIT_4[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[67] <= FPGA_TO_RPI_16BIT_4[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[68] <= FPGA_TO_RPI_16BIT_4[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[69] <= FPGA_TO_RPI_16BIT_4[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[70] <= FPGA_TO_RPI_16BIT_4[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[71] <= FPGA_TO_RPI_16BIT_4[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[72] <= FPGA_TO_RPI_16BIT_4[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[73] <= FPGA_TO_RPI_16BIT_4[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[74] <= FPGA_TO_RPI_16BIT_4[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[75] <= FPGA_TO_RPI_16BIT_4[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[76] <= FPGA_TO_RPI_16BIT_4[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[77] <= FPGA_TO_RPI_16BIT_4[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[78] <= FPGA_TO_RPI_16BIT_4[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[79] <= FPGA_TO_RPI_16BIT_4[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[80] <= FPGA_IN_15.DB_MAX_OUTPUT_PORT_TYPE
DATA[81] <= FPGA_IN_14.DB_MAX_OUTPUT_PORT_TYPE
DATA[82] <= FPGA_IN_13.DB_MAX_OUTPUT_PORT_TYPE
DATA[83] <= FPGA_IN_12.DB_MAX_OUTPUT_PORT_TYPE
DATA[84] <= FPGA_IN_11.DB_MAX_OUTPUT_PORT_TYPE
DATA[85] <= FPGA_IN_10.DB_MAX_OUTPUT_PORT_TYPE
DATA[86] <= FPGA_IN_09.DB_MAX_OUTPUT_PORT_TYPE
DATA[87] <= FPGA_IN_08.DB_MAX_OUTPUT_PORT_TYPE
DATA[88] <= FPGA_IN_07.DB_MAX_OUTPUT_PORT_TYPE
DATA[89] <= FPGA_IN_06.DB_MAX_OUTPUT_PORT_TYPE
DATA[90] <= FPGA_IN_05.DB_MAX_OUTPUT_PORT_TYPE
DATA[91] <= FPGA_IN_04.DB_MAX_OUTPUT_PORT_TYPE
DATA[92] <= FPGA_IN_03.DB_MAX_OUTPUT_PORT_TYPE
DATA[93] <= FPGA_IN_02.DB_MAX_OUTPUT_PORT_TYPE
DATA[94] <= FPGA_IN_01.DB_MAX_OUTPUT_PORT_TYPE
DATA[95] <= FPGA_IN_00.DB_MAX_OUTPUT_PORT_TYPE
DATA[96] <= MCP23S17_IN_7.DB_MAX_OUTPUT_PORT_TYPE
DATA[97] <= MCP23S17_IN_6.DB_MAX_OUTPUT_PORT_TYPE
DATA[98] <= MCP23S17_IN_5.DB_MAX_OUTPUT_PORT_TYPE
DATA[99] <= MCP23S17_IN_4.DB_MAX_OUTPUT_PORT_TYPE
DATA[100] <= MCP23S17_IN_3.DB_MAX_OUTPUT_PORT_TYPE
DATA[101] <= MCP23S17_IN_2.DB_MAX_OUTPUT_PORT_TYPE
DATA[102] <= MCP23S17_IN_1.DB_MAX_OUTPUT_PORT_TYPE
DATA[103] <= MCP23S17_IN_0.DB_MAX_OUTPUT_PORT_TYPE
DATA[104] <= ADC_1[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[105] <= ADC_1[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[106] <= ADC_1[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[107] <= ADC_1[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[108] <= ADC_1[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[109] <= ADC_1[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[110] <= ADC_1[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[111] <= ADC_1[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[112] <= ADC_1[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[113] <= ADC_1[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[114] <= ADC_1[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[115] <= ADC_1[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[116] <= ADC_1[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[117] <= ADC_1[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[118] <= ADC_1[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[119] <= ADC_1[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[120] <= ADC_2[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[121] <= ADC_2[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[122] <= ADC_2[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[123] <= ADC_2[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[124] <= ADC_2[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[125] <= ADC_2[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[126] <= ADC_2[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[127] <= ADC_2[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[128] <= ADC_2[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[129] <= ADC_2[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[130] <= ADC_2[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[131] <= ADC_2[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[132] <= ADC_2[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[133] <= ADC_2[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[134] <= ADC_2[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[135] <= ADC_2[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[136] <= ADC_3[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[137] <= ADC_3[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[138] <= ADC_3[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[139] <= ADC_3[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[140] <= ADC_3[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[141] <= ADC_3[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[142] <= ADC_3[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[143] <= ADC_3[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[144] <= ADC_3[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[145] <= ADC_3[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[146] <= ADC_3[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[147] <= ADC_3[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[148] <= ADC_3[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[149] <= ADC_3[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[150] <= ADC_3[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[151] <= ADC_3[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[152] <= ADC_4[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[153] <= ADC_4[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[154] <= ADC_4[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[155] <= ADC_4[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[156] <= ADC_4[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[157] <= ADC_4[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[158] <= ADC_4[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[159] <= ADC_4[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[160] <= ADC_4[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[161] <= ADC_4[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[162] <= ADC_4[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[163] <= ADC_4[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[164] <= ADC_4[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[165] <= ADC_4[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[166] <= ADC_4[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[167] <= ADC_4[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[168] <= ADC_5[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[169] <= ADC_5[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[170] <= ADC_5[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[171] <= ADC_5[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[172] <= ADC_5[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[173] <= ADC_5[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[174] <= ADC_5[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[175] <= ADC_5[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[176] <= ADC_5[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[177] <= ADC_5[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[178] <= ADC_5[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[179] <= ADC_5[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[180] <= ADC_5[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[181] <= ADC_5[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[182] <= ADC_5[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[183] <= ADC_5[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[184] <= ADC_6[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[185] <= ADC_6[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[186] <= ADC_6[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[187] <= ADC_6[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[188] <= ADC_6[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[189] <= ADC_6[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[190] <= ADC_6[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[191] <= ADC_6[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[192] <= ADC_6[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[193] <= ADC_6[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[194] <= ADC_6[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[195] <= ADC_6[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[196] <= ADC_6[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[197] <= ADC_6[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[198] <= ADC_6[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[199] <= ADC_6[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[200] <= ADC_T1[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[201] <= ADC_T1[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[202] <= ADC_T1[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[203] <= ADC_T1[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[204] <= ADC_T1[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[205] <= ADC_T1[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[206] <= ADC_T1[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[207] <= ADC_T1[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[208] <= ADC_T1[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[209] <= ADC_T1[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[210] <= ADC_T1[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[211] <= ADC_T1[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[212] <= ADC_T1[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[213] <= ADC_T1[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[214] <= ADC_T1[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[215] <= ADC_T1[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[216] <= ADC_T1[16].DB_MAX_OUTPUT_PORT_TYPE
DATA[217] <= ADC_T1[17].DB_MAX_OUTPUT_PORT_TYPE
DATA[218] <= ADC_T1[18].DB_MAX_OUTPUT_PORT_TYPE
DATA[219] <= ADC_T1[19].DB_MAX_OUTPUT_PORT_TYPE
DATA[220] <= ADC_T1[20].DB_MAX_OUTPUT_PORT_TYPE
DATA[221] <= ADC_T1[21].DB_MAX_OUTPUT_PORT_TYPE
DATA[222] <= ADC_T1[22].DB_MAX_OUTPUT_PORT_TYPE
DATA[223] <= ADC_T1[23].DB_MAX_OUTPUT_PORT_TYPE
DATA[224] <= DREHZAHL[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[225] <= DREHZAHL[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[226] <= DREHZAHL[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[227] <= DREHZAHL[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[228] <= DREHZAHL[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[229] <= DREHZAHL[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[230] <= DREHZAHL[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[231] <= DREHZAHL[7].DB_MAX_OUTPUT_PORT_TYPE
DATA[232] <= DREHZAHL[8].DB_MAX_OUTPUT_PORT_TYPE
DATA[233] <= DREHZAHL[9].DB_MAX_OUTPUT_PORT_TYPE
DATA[234] <= DREHZAHL[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[235] <= DREHZAHL[11].DB_MAX_OUTPUT_PORT_TYPE
DATA[236] <= DREHZAHL[12].DB_MAX_OUTPUT_PORT_TYPE
DATA[237] <= DREHZAHL[13].DB_MAX_OUTPUT_PORT_TYPE
DATA[238] <= DREHZAHL[14].DB_MAX_OUTPUT_PORT_TYPE
DATA[239] <= DREHZAHL[15].DB_MAX_OUTPUT_PORT_TYPE
DATA[240] <= DREHZAHL[16].DB_MAX_OUTPUT_PORT_TYPE
DATA[241] <= DREHZAHL[17].DB_MAX_OUTPUT_PORT_TYPE
DATA[242] <= DREHZAHL[18].DB_MAX_OUTPUT_PORT_TYPE
DATA[243] <= DREHZAHL[19].DB_MAX_OUTPUT_PORT_TYPE
DATA[244] <= DREHZAHL[20].DB_MAX_OUTPUT_PORT_TYPE
DATA[245] <= DREHZAHL[21].DB_MAX_OUTPUT_PORT_TYPE
DATA[246] <= DREHZAHL[22].DB_MAX_OUTPUT_PORT_TYPE
DATA[247] <= DREHZAHL[23].DB_MAX_OUTPUT_PORT_TYPE
DATA[248] <= DREHZAHL[24].DB_MAX_OUTPUT_PORT_TYPE
DATA[249] <= DREHZAHL[25].DB_MAX_OUTPUT_PORT_TYPE
DATA[250] <= DREHZAHL[26].DB_MAX_OUTPUT_PORT_TYPE
DATA[251] <= DREHZAHL[27].DB_MAX_OUTPUT_PORT_TYPE
DATA[252] <= DREHZAHL[28].DB_MAX_OUTPUT_PORT_TYPE
DATA[253] <= DREHZAHL[29].DB_MAX_OUTPUT_PORT_TYPE
DATA[254] <= DREHZAHL[30].DB_MAX_OUTPUT_PORT_TYPE
DATA[255] <= DREHZAHL[31].DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1
CLK => CLK.IN1
LATCH => hri1.DATAIN
SDI_ADC => SDI_ADC.IN1
CONV_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port3
CLK_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port4
VALUE[0] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[1] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[2] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[3] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[4] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[5] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[6] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[7] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[8] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[9] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[10] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[11] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[12] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[13] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[14] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[15] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE_AVG[0] <= VALUE_AVG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[1] <= VALUE_AVG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[2] <= VALUE_AVG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[3] <= VALUE_AVG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[4] <= VALUE_AVG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[5] <= VALUE_AVG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[6] <= VALUE_AVG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[7] <= VALUE_AVG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[8] <= VALUE_AVG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[9] <= VALUE_AVG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[10] <= VALUE_AVG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[11] <= VALUE_AVG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[12] <= VALUE_AVG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[13] <= VALUE_AVG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[14] <= VALUE_AVG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[15] <= VALUE_AVG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LATCH_DAC <= LATCH_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12
CLK => VALUE[4]~reg0.CLK
CLK => VALUE[5]~reg0.CLK
CLK => VALUE[6]~reg0.CLK
CLK => VALUE[7]~reg0.CLK
CLK => VALUE[8]~reg0.CLK
CLK => VALUE[9]~reg0.CLK
CLK => VALUE[10]~reg0.CLK
CLK => VALUE[11]~reg0.CLK
CLK => VALUE[12]~reg0.CLK
CLK => VALUE[13]~reg0.CLK
CLK => VALUE[14]~reg0.CLK
CLK => VALUE[15]~reg0.CLK
CLK => ctr_clk_spi[0].CLK
CLK => ctr_clk_spi[1].CLK
CLK => ctr_clk_spi[2].CLK
CLK => ctr_clk_spi[3].CLK
CLK => ctr_clk_spi[4].CLK
CLK => ctr_clk_spi[5].CLK
CLK => ctr_clk_spi[6].CLK
CLK => ctr_clk_spi[7].CLK
CLK => ctr_clk_spi[8].CLK
CLK => ctr_clk_spi[9].CLK
CLK => ctr_clk_spi[10].CLK
CLK => ctr_clk_spi[11].CLK
CLK => ctr_clk_spi[12].CLK
CLK => ctr_clk_spi[13].CLK
CLK => ctr_clk_spi[14].CLK
CLK => ctr_clk_spi[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => CLK_ADC~reg0.CLK
CLK => CONV_ADC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~5.DATAIN
LATCH => hri1.DATAIN
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
CONV_ADC <= CONV_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_ADC <= CLK_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[0] <= <GND>
VALUE[1] <= <GND>
VALUE[2] <= <GND>
VALUE[3] <= <GND>
VALUE[4] <= VALUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= VALUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= VALUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= VALUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= VALUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= VALUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= VALUE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= VALUE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= VALUE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= VALUE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= VALUE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= VALUE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc2
CLK => CLK.IN1
LATCH => hri1.DATAIN
SDI_ADC => SDI_ADC.IN1
CONV_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port3
CLK_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port4
VALUE[0] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[1] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[2] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[3] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[4] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[5] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[6] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[7] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[8] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[9] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[10] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[11] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[12] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[13] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[14] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[15] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE_AVG[0] <= VALUE_AVG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[1] <= VALUE_AVG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[2] <= VALUE_AVG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[3] <= VALUE_AVG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[4] <= VALUE_AVG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[5] <= VALUE_AVG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[6] <= VALUE_AVG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[7] <= VALUE_AVG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[8] <= VALUE_AVG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[9] <= VALUE_AVG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[10] <= VALUE_AVG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[11] <= VALUE_AVG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[12] <= VALUE_AVG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[13] <= VALUE_AVG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[14] <= VALUE_AVG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[15] <= VALUE_AVG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LATCH_DAC <= LATCH_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc2|ADC_LTC2313_12:adc_ltc2313_12
CLK => VALUE[4]~reg0.CLK
CLK => VALUE[5]~reg0.CLK
CLK => VALUE[6]~reg0.CLK
CLK => VALUE[7]~reg0.CLK
CLK => VALUE[8]~reg0.CLK
CLK => VALUE[9]~reg0.CLK
CLK => VALUE[10]~reg0.CLK
CLK => VALUE[11]~reg0.CLK
CLK => VALUE[12]~reg0.CLK
CLK => VALUE[13]~reg0.CLK
CLK => VALUE[14]~reg0.CLK
CLK => VALUE[15]~reg0.CLK
CLK => ctr_clk_spi[0].CLK
CLK => ctr_clk_spi[1].CLK
CLK => ctr_clk_spi[2].CLK
CLK => ctr_clk_spi[3].CLK
CLK => ctr_clk_spi[4].CLK
CLK => ctr_clk_spi[5].CLK
CLK => ctr_clk_spi[6].CLK
CLK => ctr_clk_spi[7].CLK
CLK => ctr_clk_spi[8].CLK
CLK => ctr_clk_spi[9].CLK
CLK => ctr_clk_spi[10].CLK
CLK => ctr_clk_spi[11].CLK
CLK => ctr_clk_spi[12].CLK
CLK => ctr_clk_spi[13].CLK
CLK => ctr_clk_spi[14].CLK
CLK => ctr_clk_spi[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => CLK_ADC~reg0.CLK
CLK => CONV_ADC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~5.DATAIN
LATCH => hri1.DATAIN
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
CONV_ADC <= CONV_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_ADC <= CLK_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[0] <= <GND>
VALUE[1] <= <GND>
VALUE[2] <= <GND>
VALUE[3] <= <GND>
VALUE[4] <= VALUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= VALUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= VALUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= VALUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= VALUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= VALUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= VALUE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= VALUE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= VALUE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= VALUE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= VALUE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= VALUE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc3
CLK => CLK.IN1
LATCH => hri1.DATAIN
SDI_ADC => SDI_ADC.IN1
CONV_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port3
CLK_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port4
VALUE[0] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[1] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[2] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[3] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[4] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[5] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[6] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[7] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[8] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[9] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[10] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[11] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[12] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[13] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[14] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[15] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE_AVG[0] <= VALUE_AVG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[1] <= VALUE_AVG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[2] <= VALUE_AVG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[3] <= VALUE_AVG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[4] <= VALUE_AVG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[5] <= VALUE_AVG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[6] <= VALUE_AVG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[7] <= VALUE_AVG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[8] <= VALUE_AVG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[9] <= VALUE_AVG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[10] <= VALUE_AVG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[11] <= VALUE_AVG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[12] <= VALUE_AVG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[13] <= VALUE_AVG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[14] <= VALUE_AVG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[15] <= VALUE_AVG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LATCH_DAC <= LATCH_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc3|ADC_LTC2313_12:adc_ltc2313_12
CLK => VALUE[4]~reg0.CLK
CLK => VALUE[5]~reg0.CLK
CLK => VALUE[6]~reg0.CLK
CLK => VALUE[7]~reg0.CLK
CLK => VALUE[8]~reg0.CLK
CLK => VALUE[9]~reg0.CLK
CLK => VALUE[10]~reg0.CLK
CLK => VALUE[11]~reg0.CLK
CLK => VALUE[12]~reg0.CLK
CLK => VALUE[13]~reg0.CLK
CLK => VALUE[14]~reg0.CLK
CLK => VALUE[15]~reg0.CLK
CLK => ctr_clk_spi[0].CLK
CLK => ctr_clk_spi[1].CLK
CLK => ctr_clk_spi[2].CLK
CLK => ctr_clk_spi[3].CLK
CLK => ctr_clk_spi[4].CLK
CLK => ctr_clk_spi[5].CLK
CLK => ctr_clk_spi[6].CLK
CLK => ctr_clk_spi[7].CLK
CLK => ctr_clk_spi[8].CLK
CLK => ctr_clk_spi[9].CLK
CLK => ctr_clk_spi[10].CLK
CLK => ctr_clk_spi[11].CLK
CLK => ctr_clk_spi[12].CLK
CLK => ctr_clk_spi[13].CLK
CLK => ctr_clk_spi[14].CLK
CLK => ctr_clk_spi[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => CLK_ADC~reg0.CLK
CLK => CONV_ADC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~5.DATAIN
LATCH => hri1.DATAIN
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
CONV_ADC <= CONV_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_ADC <= CLK_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[0] <= <GND>
VALUE[1] <= <GND>
VALUE[2] <= <GND>
VALUE[3] <= <GND>
VALUE[4] <= VALUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= VALUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= VALUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= VALUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= VALUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= VALUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= VALUE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= VALUE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= VALUE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= VALUE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= VALUE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= VALUE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc4
CLK => CLK.IN1
LATCH => hri1.DATAIN
SDI_ADC => SDI_ADC.IN1
CONV_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port3
CLK_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port4
VALUE[0] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[1] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[2] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[3] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[4] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[5] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[6] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[7] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[8] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[9] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[10] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[11] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[12] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[13] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[14] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[15] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE_AVG[0] <= VALUE_AVG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[1] <= VALUE_AVG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[2] <= VALUE_AVG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[3] <= VALUE_AVG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[4] <= VALUE_AVG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[5] <= VALUE_AVG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[6] <= VALUE_AVG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[7] <= VALUE_AVG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[8] <= VALUE_AVG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[9] <= VALUE_AVG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[10] <= VALUE_AVG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[11] <= VALUE_AVG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[12] <= VALUE_AVG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[13] <= VALUE_AVG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[14] <= VALUE_AVG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[15] <= VALUE_AVG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LATCH_DAC <= LATCH_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc4|ADC_LTC2313_12:adc_ltc2313_12
CLK => VALUE[4]~reg0.CLK
CLK => VALUE[5]~reg0.CLK
CLK => VALUE[6]~reg0.CLK
CLK => VALUE[7]~reg0.CLK
CLK => VALUE[8]~reg0.CLK
CLK => VALUE[9]~reg0.CLK
CLK => VALUE[10]~reg0.CLK
CLK => VALUE[11]~reg0.CLK
CLK => VALUE[12]~reg0.CLK
CLK => VALUE[13]~reg0.CLK
CLK => VALUE[14]~reg0.CLK
CLK => VALUE[15]~reg0.CLK
CLK => ctr_clk_spi[0].CLK
CLK => ctr_clk_spi[1].CLK
CLK => ctr_clk_spi[2].CLK
CLK => ctr_clk_spi[3].CLK
CLK => ctr_clk_spi[4].CLK
CLK => ctr_clk_spi[5].CLK
CLK => ctr_clk_spi[6].CLK
CLK => ctr_clk_spi[7].CLK
CLK => ctr_clk_spi[8].CLK
CLK => ctr_clk_spi[9].CLK
CLK => ctr_clk_spi[10].CLK
CLK => ctr_clk_spi[11].CLK
CLK => ctr_clk_spi[12].CLK
CLK => ctr_clk_spi[13].CLK
CLK => ctr_clk_spi[14].CLK
CLK => ctr_clk_spi[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => CLK_ADC~reg0.CLK
CLK => CONV_ADC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~5.DATAIN
LATCH => hri1.DATAIN
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
CONV_ADC <= CONV_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_ADC <= CLK_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[0] <= <GND>
VALUE[1] <= <GND>
VALUE[2] <= <GND>
VALUE[3] <= <GND>
VALUE[4] <= VALUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= VALUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= VALUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= VALUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= VALUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= VALUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= VALUE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= VALUE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= VALUE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= VALUE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= VALUE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= VALUE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc5
CLK => CLK.IN1
LATCH => hri1.DATAIN
SDI_ADC => SDI_ADC.IN1
CONV_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port3
CLK_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port4
VALUE[0] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[1] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[2] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[3] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[4] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[5] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[6] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[7] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[8] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[9] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[10] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[11] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[12] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[13] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[14] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[15] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE_AVG[0] <= VALUE_AVG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[1] <= VALUE_AVG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[2] <= VALUE_AVG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[3] <= VALUE_AVG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[4] <= VALUE_AVG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[5] <= VALUE_AVG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[6] <= VALUE_AVG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[7] <= VALUE_AVG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[8] <= VALUE_AVG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[9] <= VALUE_AVG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[10] <= VALUE_AVG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[11] <= VALUE_AVG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[12] <= VALUE_AVG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[13] <= VALUE_AVG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[14] <= VALUE_AVG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[15] <= VALUE_AVG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LATCH_DAC <= LATCH_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc5|ADC_LTC2313_12:adc_ltc2313_12
CLK => VALUE[4]~reg0.CLK
CLK => VALUE[5]~reg0.CLK
CLK => VALUE[6]~reg0.CLK
CLK => VALUE[7]~reg0.CLK
CLK => VALUE[8]~reg0.CLK
CLK => VALUE[9]~reg0.CLK
CLK => VALUE[10]~reg0.CLK
CLK => VALUE[11]~reg0.CLK
CLK => VALUE[12]~reg0.CLK
CLK => VALUE[13]~reg0.CLK
CLK => VALUE[14]~reg0.CLK
CLK => VALUE[15]~reg0.CLK
CLK => ctr_clk_spi[0].CLK
CLK => ctr_clk_spi[1].CLK
CLK => ctr_clk_spi[2].CLK
CLK => ctr_clk_spi[3].CLK
CLK => ctr_clk_spi[4].CLK
CLK => ctr_clk_spi[5].CLK
CLK => ctr_clk_spi[6].CLK
CLK => ctr_clk_spi[7].CLK
CLK => ctr_clk_spi[8].CLK
CLK => ctr_clk_spi[9].CLK
CLK => ctr_clk_spi[10].CLK
CLK => ctr_clk_spi[11].CLK
CLK => ctr_clk_spi[12].CLK
CLK => ctr_clk_spi[13].CLK
CLK => ctr_clk_spi[14].CLK
CLK => ctr_clk_spi[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => CLK_ADC~reg0.CLK
CLK => CONV_ADC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~5.DATAIN
LATCH => hri1.DATAIN
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
CONV_ADC <= CONV_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_ADC <= CLK_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[0] <= <GND>
VALUE[1] <= <GND>
VALUE[2] <= <GND>
VALUE[3] <= <GND>
VALUE[4] <= VALUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= VALUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= VALUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= VALUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= VALUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= VALUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= VALUE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= VALUE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= VALUE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= VALUE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= VALUE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= VALUE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc6
CLK => CLK.IN1
LATCH => hri1.DATAIN
SDI_ADC => SDI_ADC.IN1
CONV_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port3
CLK_ADC <= ADC_LTC2313_12:adc_ltc2313_12.port4
VALUE[0] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[1] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[2] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[3] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[4] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[5] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[6] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[7] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[8] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[9] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[10] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[11] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[12] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[13] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[14] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE[15] <= ADC_LTC2313_12:adc_ltc2313_12.port5
VALUE_AVG[0] <= VALUE_AVG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[1] <= VALUE_AVG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[2] <= VALUE_AVG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[3] <= VALUE_AVG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[4] <= VALUE_AVG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[5] <= VALUE_AVG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[6] <= VALUE_AVG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[7] <= VALUE_AVG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[8] <= VALUE_AVG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[9] <= VALUE_AVG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[10] <= VALUE_AVG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[11] <= VALUE_AVG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[12] <= VALUE_AVG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[13] <= VALUE_AVG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[14] <= VALUE_AVG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_AVG[15] <= VALUE_AVG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LATCH_DAC <= LATCH_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|ADC_LTC2313_12_MOV_AVG:adc6|ADC_LTC2313_12:adc_ltc2313_12
CLK => VALUE[4]~reg0.CLK
CLK => VALUE[5]~reg0.CLK
CLK => VALUE[6]~reg0.CLK
CLK => VALUE[7]~reg0.CLK
CLK => VALUE[8]~reg0.CLK
CLK => VALUE[9]~reg0.CLK
CLK => VALUE[10]~reg0.CLK
CLK => VALUE[11]~reg0.CLK
CLK => VALUE[12]~reg0.CLK
CLK => VALUE[13]~reg0.CLK
CLK => VALUE[14]~reg0.CLK
CLK => VALUE[15]~reg0.CLK
CLK => ctr_clk_spi[0].CLK
CLK => ctr_clk_spi[1].CLK
CLK => ctr_clk_spi[2].CLK
CLK => ctr_clk_spi[3].CLK
CLK => ctr_clk_spi[4].CLK
CLK => ctr_clk_spi[5].CLK
CLK => ctr_clk_spi[6].CLK
CLK => ctr_clk_spi[7].CLK
CLK => ctr_clk_spi[8].CLK
CLK => ctr_clk_spi[9].CLK
CLK => ctr_clk_spi[10].CLK
CLK => ctr_clk_spi[11].CLK
CLK => ctr_clk_spi[12].CLK
CLK => ctr_clk_spi[13].CLK
CLK => ctr_clk_spi[14].CLK
CLK => ctr_clk_spi[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => CLK_ADC~reg0.CLK
CLK => CONV_ADC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~5.DATAIN
LATCH => hri1.DATAIN
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
SDI_ADC => value_temp.DATAB
CONV_ADC <= CONV_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_ADC <= CLK_ADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[0] <= <GND>
VALUE[1] <= <GND>
VALUE[2] <= <GND>
VALUE[3] <= <GND>
VALUE[4] <= VALUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= VALUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= VALUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= VALUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= VALUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= VALUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= VALUE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= VALUE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= VALUE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= VALUE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= VALUE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= VALUE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DREHZAHLMESSUNG:drehzahlmessung
CLK => CLK.IN1
IN => IN.IN1
SPEED[0] <= SPEED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[1] <= SPEED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[2] <= SPEED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[3] <= SPEED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[4] <= SPEED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[5] <= SPEED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[6] <= SPEED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[7] <= SPEED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[8] <= SPEED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[9] <= SPEED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[10] <= SPEED[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[11] <= SPEED[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[12] <= SPEED[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[13] <= SPEED[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[14] <= SPEED[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[15] <= SPEED[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[16] <= SPEED[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[17] <= SPEED[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[18] <= SPEED[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[19] <= SPEED[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[20] <= SPEED[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[21] <= SPEED[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[22] <= SPEED[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[23] <= SPEED[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[24] <= SPEED[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[25] <= SPEED[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[26] <= SPEED[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[27] <= SPEED[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[28] <= SPEED[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[29] <= SPEED[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[30] <= SPEED[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPEED[31] <= SPEED[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter
CLK => OUT~reg0.CLK
CLK => ctr1[0].CLK
CLK => ctr1[1].CLK
CLK => ctr1[2].CLK
CLK => ctr1[3].CLK
CLK => ctr1[4].CLK
CLK => ctr1[5].CLK
CLK => ctr1[6].CLK
CLK => ctr1[7].CLK
CLK => ctr1[8].CLK
CLK => ctr1[9].CLK
CLK => ctr1[10].CLK
CLK => ctr1[11].CLK
CLK => ctr0[0].CLK
CLK => ctr0[1].CLK
CLK => ctr0[2].CLK
CLK => ctr0[3].CLK
CLK => ctr0[4].CLK
CLK => ctr0[5].CLK
CLK => ctr0[6].CLK
CLK => ctr0[7].CLK
CLK => ctr0[8].CLK
CLK => ctr0[9].CLK
CLK => ctr0[10].CLK
CLK => ctr0[11].CLK
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
IN => always0.IN1
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DAC_AD5061:dac1
CLK => SDO_DAC~reg0.CLK
CLK => CLK_DAC~reg0.CLK
CLK => ctr_clk_delay[0].CLK
CLK => ctr_clk_delay[1].CLK
CLK => ctr_clk_delay[2].CLK
CLK => ctr_clk_delay[3].CLK
CLK => ctr_clk_delay[4].CLK
CLK => ctr_clk_delay[5].CLK
CLK => ctr_clk_delay[6].CLK
CLK => ctr_clk_delay[7].CLK
CLK => ctr_clk_delay[8].CLK
CLK => ctr_clk_delay[9].CLK
CLK => ctr_clk_delay[10].CLK
CLK => ctr_clk_delay[11].CLK
CLK => ctr_clk_delay[12].CLK
CLK => ctr_clk_delay[13].CLK
CLK => ctr_clk_delay[14].CLK
CLK => ctr_clk_delay[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => value_temp[12].CLK
CLK => value_temp[13].CLK
CLK => value_temp[14].CLK
CLK => value_temp[15].CLK
CLK => value_temp[16].CLK
CLK => value_temp[17].CLK
CLK => value_temp[18].CLK
CLK => value_temp[19].CLK
CLK => value_temp[20].CLK
CLK => value_temp[21].CLK
CLK => value_temp[22].CLK
CLK => value_temp[23].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => SYNC_DAC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~4.DATAIN
LATCH => hri1.DATAIN
VALUE[0] => value_temp.DATAB
VALUE[1] => value_temp.DATAB
VALUE[2] => value_temp.DATAB
VALUE[3] => value_temp.DATAB
VALUE[4] => value_temp.DATAB
VALUE[5] => value_temp.DATAB
VALUE[6] => value_temp.DATAB
VALUE[7] => value_temp.DATAB
VALUE[8] => value_temp.DATAB
VALUE[9] => value_temp.DATAB
VALUE[10] => value_temp.DATAB
VALUE[11] => value_temp.DATAB
VALUE[12] => value_temp.DATAB
VALUE[13] => value_temp.DATAB
VALUE[14] => value_temp.DATAB
VALUE[15] => value_temp.DATAB
SYNC_DAC <= SYNC_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_DAC <= CLK_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO_DAC <= SDO_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DAC_AD5061:dac2
CLK => SDO_DAC~reg0.CLK
CLK => CLK_DAC~reg0.CLK
CLK => ctr_clk_delay[0].CLK
CLK => ctr_clk_delay[1].CLK
CLK => ctr_clk_delay[2].CLK
CLK => ctr_clk_delay[3].CLK
CLK => ctr_clk_delay[4].CLK
CLK => ctr_clk_delay[5].CLK
CLK => ctr_clk_delay[6].CLK
CLK => ctr_clk_delay[7].CLK
CLK => ctr_clk_delay[8].CLK
CLK => ctr_clk_delay[9].CLK
CLK => ctr_clk_delay[10].CLK
CLK => ctr_clk_delay[11].CLK
CLK => ctr_clk_delay[12].CLK
CLK => ctr_clk_delay[13].CLK
CLK => ctr_clk_delay[14].CLK
CLK => ctr_clk_delay[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => value_temp[12].CLK
CLK => value_temp[13].CLK
CLK => value_temp[14].CLK
CLK => value_temp[15].CLK
CLK => value_temp[16].CLK
CLK => value_temp[17].CLK
CLK => value_temp[18].CLK
CLK => value_temp[19].CLK
CLK => value_temp[20].CLK
CLK => value_temp[21].CLK
CLK => value_temp[22].CLK
CLK => value_temp[23].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => SYNC_DAC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~4.DATAIN
LATCH => hri1.DATAIN
VALUE[0] => value_temp.DATAB
VALUE[1] => value_temp.DATAB
VALUE[2] => value_temp.DATAB
VALUE[3] => value_temp.DATAB
VALUE[4] => value_temp.DATAB
VALUE[5] => value_temp.DATAB
VALUE[6] => value_temp.DATAB
VALUE[7] => value_temp.DATAB
VALUE[8] => value_temp.DATAB
VALUE[9] => value_temp.DATAB
VALUE[10] => value_temp.DATAB
VALUE[11] => value_temp.DATAB
VALUE[12] => value_temp.DATAB
VALUE[13] => value_temp.DATAB
VALUE[14] => value_temp.DATAB
VALUE[15] => value_temp.DATAB
SYNC_DAC <= SYNC_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_DAC <= CLK_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO_DAC <= SDO_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DAC_AD5061:dac3
CLK => SDO_DAC~reg0.CLK
CLK => CLK_DAC~reg0.CLK
CLK => ctr_clk_delay[0].CLK
CLK => ctr_clk_delay[1].CLK
CLK => ctr_clk_delay[2].CLK
CLK => ctr_clk_delay[3].CLK
CLK => ctr_clk_delay[4].CLK
CLK => ctr_clk_delay[5].CLK
CLK => ctr_clk_delay[6].CLK
CLK => ctr_clk_delay[7].CLK
CLK => ctr_clk_delay[8].CLK
CLK => ctr_clk_delay[9].CLK
CLK => ctr_clk_delay[10].CLK
CLK => ctr_clk_delay[11].CLK
CLK => ctr_clk_delay[12].CLK
CLK => ctr_clk_delay[13].CLK
CLK => ctr_clk_delay[14].CLK
CLK => ctr_clk_delay[15].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => value_temp[12].CLK
CLK => value_temp[13].CLK
CLK => value_temp[14].CLK
CLK => value_temp[15].CLK
CLK => value_temp[16].CLK
CLK => value_temp[17].CLK
CLK => value_temp[18].CLK
CLK => value_temp[19].CLK
CLK => value_temp[20].CLK
CLK => value_temp[21].CLK
CLK => value_temp[22].CLK
CLK => value_temp[23].CLK
CLK => index[0].CLK
CLK => index[1].CLK
CLK => index[2].CLK
CLK => index[3].CLK
CLK => index[4].CLK
CLK => index[5].CLK
CLK => index[6].CLK
CLK => index[7].CLK
CLK => index[8].CLK
CLK => index[9].CLK
CLK => index[10].CLK
CLK => index[11].CLK
CLK => SYNC_DAC~reg0.CLK
CLK => hri4.CLK
CLK => hri3.CLK
CLK => hri2.CLK
CLK => hri1.CLK
CLK => state~4.DATAIN
LATCH => hri1.DATAIN
VALUE[0] => value_temp.DATAB
VALUE[1] => value_temp.DATAB
VALUE[2] => value_temp.DATAB
VALUE[3] => value_temp.DATAB
VALUE[4] => value_temp.DATAB
VALUE[5] => value_temp.DATAB
VALUE[6] => value_temp.DATAB
VALUE[7] => value_temp.DATAB
VALUE[8] => value_temp.DATAB
VALUE[9] => value_temp.DATAB
VALUE[10] => value_temp.DATAB
VALUE[11] => value_temp.DATAB
VALUE[12] => value_temp.DATAB
VALUE[13] => value_temp.DATAB
VALUE[14] => value_temp.DATAB
VALUE[15] => value_temp.DATAB
SYNC_DAC <= SYNC_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_DAC <= CLK_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO_DAC <= SDO_DAC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter
CLK => ctr[0].CLK
CLK => ctr[1].CLK
CLK => ctr[2].CLK
CLK => ctr[3].CLK
CLK => ctr[4].CLK
CLK => ctr[5].CLK
CLK => ctr[6].CLK
CLK => ctr[7].CLK
CLK => ctr[8].CLK
CLK => ctr[9].CLK
CLK => ctr[10].CLK
CLK => ctr[11].CLK
CLK => OUT~reg0.CLK
CLK => valueTest[0].CLK
CLK => valueTest[1].CLK
CLK => valueTest[2].CLK
CLK => valueTest[3].CLK
CLK => valueTest[4].CLK
CLK => valueTest[5].CLK
CLK => valueTest[6].CLK
CLK => valueTest[7].CLK
CLK => valueTest[8].CLK
CLK => valueTest[9].CLK
CLK => valueTest[10].CLK
CLK => valueTest[11].CLK
VALUE[0] => LessThan0.IN24
VALUE[0] => valueTest.DATAB
VALUE[0] => LessThan1.IN24
VALUE[1] => LessThan0.IN23
VALUE[1] => valueTest.DATAB
VALUE[1] => LessThan1.IN23
VALUE[2] => LessThan0.IN22
VALUE[2] => valueTest.DATAB
VALUE[2] => LessThan1.IN22
VALUE[3] => LessThan0.IN21
VALUE[3] => valueTest.DATAB
VALUE[3] => LessThan1.IN21
VALUE[4] => LessThan0.IN20
VALUE[4] => valueTest.DATAB
VALUE[4] => LessThan1.IN20
VALUE[5] => LessThan0.IN19
VALUE[5] => valueTest.DATAB
VALUE[5] => LessThan1.IN19
VALUE[6] => LessThan0.IN18
VALUE[6] => valueTest.DATAB
VALUE[6] => LessThan1.IN18
VALUE[7] => LessThan0.IN17
VALUE[7] => valueTest.DATAB
VALUE[7] => LessThan1.IN17
VALUE[8] => LessThan0.IN16
VALUE[8] => valueTest.DATAB
VALUE[8] => LessThan1.IN16
VALUE[9] => LessThan0.IN15
VALUE[9] => valueTest.DATAB
VALUE[9] => LessThan1.IN15
VALUE[10] => LessThan0.IN14
VALUE[10] => valueTest.DATAB
VALUE[10] => LessThan1.IN14
VALUE[11] => LessThan0.IN13
VALUE[11] => valueTest.DATAB
VALUE[11] => LessThan1.IN13
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_SWITCH_DELAY:inst14
CLK => S_LOW~reg0.CLK
CLK => S_HIGH~reg0.CLK
CLK => delay_counter[0].CLK
CLK => delay_counter[1].CLK
CLK => delay_counter[2].CLK
CLK => delay_counter[3].CLK
CLK => delay_counter[4].CLK
CLK => delay_counter[5].CLK
CLK => delay_counter[6].CLK
CLK => delay_counter[7].CLK
CLK => delay_counter[8].CLK
CLK => delay_counter[9].CLK
CLK => delay_counter[10].CLK
CLK => delay_counter[11].CLK
CLK => delay_max[0].CLK
CLK => delay_max[1].CLK
CLK => delay_max[2].CLK
CLK => delay_max[3].CLK
CLK => delay_max[4].CLK
CLK => delay_max[5].CLK
CLK => delay_max[6].CLK
CLK => delay_max[7].CLK
CLK => delay_max[8].CLK
CLK => delay_max[9].CLK
CLK => delay_max[10].CLK
CLK => delay_max[11].CLK
CLK => delay_min[0].CLK
CLK => delay_min[1].CLK
CLK => delay_min[2].CLK
CLK => delay_min[3].CLK
CLK => delay_min[4].CLK
CLK => delay_min[5].CLK
CLK => delay_min[6].CLK
CLK => delay_min[7].CLK
CLK => delay_min[8].CLK
CLK => delay_min[9].CLK
CLK => delay_min[10].CLK
CLK => delay_min[11].CLK
ENABLE => S_HIGH.OUTPUTSELECT
ENABLE => S_LOW.OUTPUTSELECT
DELAY[0] => Equal0.IN11
DELAY[0] => Add0.IN13
DELAY[0] => delay_max[0].DATAIN
DELAY[1] => Equal0.IN10
DELAY[1] => Add0.IN12
DELAY[1] => delay_max[1].DATAIN
DELAY[2] => Equal0.IN9
DELAY[2] => Add0.IN11
DELAY[2] => delay_max[2].DATAIN
DELAY[3] => Equal0.IN8
DELAY[3] => Add0.IN10
DELAY[3] => delay_max[3].DATAIN
DELAY[4] => Equal0.IN7
DELAY[4] => Add0.IN9
DELAY[4] => delay_max[4].DATAIN
DELAY[5] => Equal0.IN6
DELAY[5] => Add0.IN8
DELAY[5] => delay_max[5].DATAIN
DELAY[6] => Equal0.IN5
DELAY[6] => Add0.IN7
DELAY[6] => delay_max[6].DATAIN
DELAY[7] => Equal0.IN4
DELAY[7] => Add0.IN6
DELAY[7] => delay_max[7].DATAIN
DELAY[8] => Equal0.IN3
DELAY[8] => Add0.IN5
DELAY[8] => delay_max[8].DATAIN
DELAY[9] => Equal0.IN2
DELAY[9] => Add0.IN4
DELAY[9] => delay_max[9].DATAIN
DELAY[10] => Equal0.IN1
DELAY[10] => Add0.IN3
DELAY[10] => delay_max[10].DATAIN
S_IN => always1.IN1
S_IN => always2.IN1
S_IN => always2.IN1
S_IN => always1.IN1
S_HIGH <= S_HIGH~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_LOW <= S_LOW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_DIRECTION:inst6
CLK => S3_OUT~reg0.CLK
CLK => S2_OUT~reg0.CLK
CLK => S1_OUT~reg0.CLK
CW => always0.IN0
CW => always0.IN0
CCW => always0.IN1
CCW => always0.IN1
S1_IN => S1_OUT.DATAB
S1_IN => S1_OUT.DATAB
S2_IN => S3_OUT.DATAB
S2_IN => S2_OUT.DATAB
S3_IN => S2_OUT.DATAB
S3_IN => S3_OUT.DATAB
S1_OUT <= S1_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
S2_OUT <= S2_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
S3_OUT <= S3_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb
CLK => VALUE_OUT[0]~reg0.CLK
CLK => VALUE_OUT[1]~reg0.CLK
CLK => VALUE_OUT[2]~reg0.CLK
CLK => VALUE_OUT[3]~reg0.CLK
CLK => VALUE_OUT[4]~reg0.CLK
CLK => VALUE_OUT[5]~reg0.CLK
CLK => VALUE_OUT[6]~reg0.CLK
CLK => VALUE_OUT[7]~reg0.CLK
CLK => VALUE_OUT[8]~reg0.CLK
CLK => VALUE_OUT[9]~reg0.CLK
CLK => VALUE_OUT[10]~reg0.CLK
CLK => VALUE_OUT[11]~reg0.CLK
CLK => CCW~reg0.CLK
CLK => CW~reg0.CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => ctr[0].CLK
CLK => ctr[1].CLK
CLK => ctr[2].CLK
CLK => ctr[3].CLK
CLK => ctr[4].CLK
CLK => ctr[5].CLK
CLK => ctr[6].CLK
CLK => ctr[7].CLK
CLK => ctr[8].CLK
CLK => ctr[9].CLK
CLK => ctr[10].CLK
CLK => ctr[11].CLK
CLK => ctr[12].CLK
CLK => ctr[13].CLK
CLK => ctr[14].CLK
CLK => ctr[15].CLK
CLK => hri2.CLK
CLK => hri1.CLK
ENABLE => CW.OUTPUTSELECT
ENABLE => CCW.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
ENABLE => VALUE_OUT.OUTPUTSELECT
VALUE_IN[0] => value_temp.DATAB
VALUE_IN[0] => LessThan0.IN64
VALUE_IN[0] => LessThan1.IN64
VALUE_IN[0] => Add1.IN24
VALUE_IN[1] => value_temp.DATAB
VALUE_IN[1] => LessThan0.IN63
VALUE_IN[1] => LessThan1.IN63
VALUE_IN[1] => Add1.IN23
VALUE_IN[2] => value_temp.DATAB
VALUE_IN[2] => LessThan0.IN62
VALUE_IN[2] => LessThan1.IN62
VALUE_IN[2] => Add1.IN22
VALUE_IN[3] => value_temp.DATAB
VALUE_IN[3] => LessThan0.IN61
VALUE_IN[3] => LessThan1.IN61
VALUE_IN[3] => Add1.IN21
VALUE_IN[4] => value_temp.DATAB
VALUE_IN[4] => LessThan0.IN60
VALUE_IN[4] => LessThan1.IN60
VALUE_IN[4] => Add1.IN20
VALUE_IN[5] => value_temp.DATAB
VALUE_IN[5] => LessThan0.IN59
VALUE_IN[5] => LessThan1.IN59
VALUE_IN[5] => Add1.IN19
VALUE_IN[6] => value_temp.DATAB
VALUE_IN[6] => LessThan0.IN58
VALUE_IN[6] => LessThan1.IN58
VALUE_IN[6] => Add1.IN18
VALUE_IN[7] => value_temp.DATAB
VALUE_IN[7] => LessThan0.IN57
VALUE_IN[7] => LessThan1.IN57
VALUE_IN[7] => Add1.IN17
VALUE_IN[8] => value_temp.DATAB
VALUE_IN[8] => LessThan0.IN56
VALUE_IN[8] => LessThan1.IN56
VALUE_IN[8] => Add1.IN16
VALUE_IN[9] => value_temp.DATAB
VALUE_IN[9] => LessThan0.IN55
VALUE_IN[9] => LessThan1.IN55
VALUE_IN[9] => Add1.IN15
VALUE_IN[10] => value_temp.DATAB
VALUE_IN[10] => LessThan0.IN54
VALUE_IN[10] => LessThan1.IN54
VALUE_IN[10] => Add1.IN14
VALUE_IN[11] => value_temp.DATAB
VALUE_IN[11] => LessThan0.IN53
VALUE_IN[11] => LessThan1.IN53
VALUE_IN[11] => Add1.IN13
VALUE_IN[12] => LessThan0.IN52
VALUE_IN[12] => LessThan1.IN52
VALUE_IN[13] => LessThan0.IN51
VALUE_IN[13] => LessThan1.IN51
VALUE_IN[14] => LessThan0.IN33
VALUE_IN[14] => LessThan0.IN34
VALUE_IN[14] => LessThan0.IN35
VALUE_IN[14] => LessThan0.IN36
VALUE_IN[14] => LessThan0.IN37
VALUE_IN[14] => LessThan0.IN38
VALUE_IN[14] => LessThan0.IN39
VALUE_IN[14] => LessThan0.IN40
VALUE_IN[14] => LessThan0.IN41
VALUE_IN[14] => LessThan0.IN42
VALUE_IN[14] => LessThan0.IN43
VALUE_IN[14] => LessThan0.IN44
VALUE_IN[14] => LessThan0.IN45
VALUE_IN[14] => LessThan0.IN46
VALUE_IN[14] => LessThan0.IN47
VALUE_IN[14] => LessThan0.IN48
VALUE_IN[14] => LessThan0.IN49
VALUE_IN[14] => LessThan0.IN50
VALUE_IN[14] => LessThan1.IN33
VALUE_IN[14] => LessThan1.IN34
VALUE_IN[14] => LessThan1.IN35
VALUE_IN[14] => LessThan1.IN36
VALUE_IN[14] => LessThan1.IN37
VALUE_IN[14] => LessThan1.IN38
VALUE_IN[14] => LessThan1.IN39
VALUE_IN[14] => LessThan1.IN40
VALUE_IN[14] => LessThan1.IN41
VALUE_IN[14] => LessThan1.IN42
VALUE_IN[14] => LessThan1.IN43
VALUE_IN[14] => LessThan1.IN44
VALUE_IN[14] => LessThan1.IN45
VALUE_IN[14] => LessThan1.IN46
VALUE_IN[14] => LessThan1.IN47
VALUE_IN[14] => LessThan1.IN48
VALUE_IN[14] => LessThan1.IN49
VALUE_IN[14] => LessThan1.IN50
CW <= CW~reg0.DB_MAX_OUTPUT_PORT_TYPE
CCW <= CCW~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[0] <= VALUE_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[1] <= VALUE_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[2] <= VALUE_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[3] <= VALUE_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[4] <= VALUE_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[5] <= VALUE_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[6] <= VALUE_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[7] <= VALUE_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[8] <= VALUE_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[9] <= VALUE_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[10] <= VALUE_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALUE_OUT[11] <= VALUE_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_MODULATION:inst25
CLK => S_OUT~reg0.CLK
MODULATION => S_OUT.OUTPUTSELECT
S_TRIANGLE => S_OUT.DATAA
S_VECTOR => S_OUT.DATAB
S_OUT <= S_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_CONTROL:inst4
CLK => MODULATION~reg0.CLK
CLK => DELAY[0]~reg0.CLK
CLK => DELAY[1]~reg0.CLK
CLK => DELAY[2]~reg0.CLK
CLK => DELAY[3]~reg0.CLK
CLK => DELAY[4]~reg0.CLK
CLK => DELAY[5]~reg0.CLK
CLK => DELAY[6]~reg0.CLK
CLK => DELAY[7]~reg0.CLK
CLK => DELAY[8]~reg0.CLK
CLK => DELAY[9]~reg0.CLK
CLK => DELAY[10]~reg0.CLK
CLK => FREQUENCY[0]~reg0.CLK
CLK => FREQUENCY[1]~reg0.CLK
CLK => FREQUENCY[2]~reg0.CLK
CLK => FREQUENCY[3]~reg0.CLK
CLK => FREQUENCY[4]~reg0.CLK
CLK => FREQUENCY[5]~reg0.CLK
CLK => FREQUENCY[6]~reg0.CLK
CLK => FREQUENCY[7]~reg0.CLK
CLK => FREQUENCY[8]~reg0.CLK
CLK => FREQUENCY[9]~reg0.CLK
CLK => FREQUENCY[10]~reg0.CLK
CLK => FREQUENCY[11]~reg0.CLK
CLK => AMPLITUDE[0]~reg0.CLK
CLK => AMPLITUDE[1]~reg0.CLK
CLK => AMPLITUDE[2]~reg0.CLK
CLK => AMPLITUDE[3]~reg0.CLK
CLK => AMPLITUDE[4]~reg0.CLK
CLK => AMPLITUDE[5]~reg0.CLK
CLK => AMPLITUDE[6]~reg0.CLK
CLK => AMPLITUDE[7]~reg0.CLK
CLK => AMPLITUDE[8]~reg0.CLK
CLK => AMPLITUDE[9]~reg0.CLK
CLK => AMPLITUDE[10]~reg0.CLK
CLK => AMPLITUDE[11]~reg0.CLK
POWER[0] => ~NO_FANOUT~
POWER[1] => ~NO_FANOUT~
POWER[2] => ~NO_FANOUT~
POWER[3] => ~NO_FANOUT~
POWER[4] => ~NO_FANOUT~
POWER[5] => ~NO_FANOUT~
POWER[6] => ~NO_FANOUT~
POWER[7] => ~NO_FANOUT~
POWER[8] => ~NO_FANOUT~
POWER[9] => ~NO_FANOUT~
POWER[10] => ~NO_FANOUT~
POWER[11] => ~NO_FANOUT~
MOD_DELAY_UMIN[0] => ~NO_FANOUT~
MOD_DELAY_UMIN[1] => ~NO_FANOUT~
MOD_DELAY_UMIN[2] => ~NO_FANOUT~
MOD_DELAY_UMIN[3] => ~NO_FANOUT~
MOD_DELAY_UMIN[4] => ~NO_FANOUT~
MOD_DELAY_UMIN[5] => ~NO_FANOUT~
MOD_DELAY_UMIN[6] => ~NO_FANOUT~
MOD_DELAY_UMIN[7] => ~NO_FANOUT~
MOD_DELAY_UMIN[8] => ~NO_FANOUT~
MOD_DELAY_UMIN[9] => ~NO_FANOUT~
MOD_DELAY_UMIN[10] => ~NO_FANOUT~
MOD_DELAY_UMIN[11] => ~NO_FANOUT~
MOD_DELAY_UMIN[12] => ~NO_FANOUT~
MOD_DELAY_UMIN[13] => ~NO_FANOUT~
MOD_DELAY_UMIN[14] => ~NO_FANOUT~
MOD_DELAY_UMIN[15] => ~NO_FANOUT~
MODULATION <= MODULATION~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[0] <= DELAY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[1] <= DELAY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[2] <= DELAY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[3] <= DELAY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[4] <= DELAY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[5] <= DELAY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[6] <= DELAY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[7] <= DELAY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[8] <= DELAY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[9] <= DELAY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DELAY[10] <= DELAY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[0] <= FREQUENCY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[1] <= FREQUENCY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[2] <= FREQUENCY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[3] <= FREQUENCY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[4] <= FREQUENCY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[5] <= FREQUENCY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[6] <= FREQUENCY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[7] <= FREQUENCY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[8] <= FREQUENCY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[9] <= FREQUENCY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[10] <= FREQUENCY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FREQUENCY[11] <= FREQUENCY[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[0] <= AMPLITUDE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[1] <= AMPLITUDE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[2] <= AMPLITUDE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[3] <= AMPLITUDE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[4] <= AMPLITUDE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[5] <= AMPLITUDE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[6] <= AMPLITUDE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[7] <= AMPLITUDE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[8] <= AMPLITUDE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[9] <= AMPLITUDE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[10] <= AMPLITUDE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AMPLITUDE[11] <= AMPLITUDE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_COMPARATOR:inst22
CLK => OUT~reg0.CLK
TRIANGLE[0] => LessThan0.IN24
TRIANGLE[1] => LessThan0.IN23
TRIANGLE[2] => LessThan0.IN22
TRIANGLE[3] => LessThan0.IN21
TRIANGLE[4] => LessThan0.IN20
TRIANGLE[5] => LessThan0.IN19
TRIANGLE[6] => LessThan0.IN18
TRIANGLE[7] => LessThan0.IN17
TRIANGLE[8] => LessThan0.IN16
TRIANGLE[9] => LessThan0.IN15
TRIANGLE[10] => LessThan0.IN14
TRIANGLE[11] => LessThan0.IN13
TRIANGLE[12] => LessThan0.IN12
TRIANGLE[13] => LessThan0.IN11
TRIANGLE[14] => LessThan0.IN10
TRIANGLE[15] => LessThan0.IN9
TRIANGLE[16] => LessThan0.IN8
TRIANGLE[17] => LessThan0.IN7
TRIANGLE[18] => LessThan0.IN6
TRIANGLE[19] => LessThan0.IN5
TRIANGLE[20] => LessThan0.IN4
TRIANGLE[21] => LessThan0.IN3
TRIANGLE[22] => LessThan0.IN2
TRIANGLE[23] => LessThan0.IN1
SINE[0] => LessThan0.IN48
SINE[1] => LessThan0.IN47
SINE[2] => LessThan0.IN46
SINE[3] => LessThan0.IN45
SINE[4] => LessThan0.IN44
SINE[5] => LessThan0.IN43
SINE[6] => LessThan0.IN42
SINE[7] => LessThan0.IN41
SINE[8] => LessThan0.IN40
SINE[9] => LessThan0.IN39
SINE[10] => LessThan0.IN38
SINE[11] => LessThan0.IN37
SINE[12] => LessThan0.IN36
SINE[13] => LessThan0.IN35
SINE[14] => LessThan0.IN34
SINE[15] => LessThan0.IN33
SINE[16] => LessThan0.IN32
SINE[17] => LessThan0.IN31
SINE[18] => LessThan0.IN30
SINE[19] => LessThan0.IN29
SINE[20] => LessThan0.IN28
SINE[21] => LessThan0.IN27
SINE[22] => LessThan0.IN26
SINE[23] => LessThan0.IN25
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_SINE:inst3
CLK => SINE_VAL_3[0]~reg0.CLK
CLK => SINE_VAL_3[1]~reg0.CLK
CLK => SINE_VAL_3[2]~reg0.CLK
CLK => SINE_VAL_3[3]~reg0.CLK
CLK => SINE_VAL_3[4]~reg0.CLK
CLK => SINE_VAL_3[5]~reg0.CLK
CLK => SINE_VAL_3[6]~reg0.CLK
CLK => SINE_VAL_3[7]~reg0.CLK
CLK => SINE_VAL_3[8]~reg0.CLK
CLK => SINE_VAL_3[9]~reg0.CLK
CLK => SINE_VAL_3[10]~reg0.CLK
CLK => SINE_VAL_3[11]~reg0.CLK
CLK => SINE_VAL_3[12]~reg0.CLK
CLK => SINE_VAL_3[13]~reg0.CLK
CLK => SINE_VAL_3[14]~reg0.CLK
CLK => SINE_VAL_3[15]~reg0.CLK
CLK => SINE_VAL_3[16]~reg0.CLK
CLK => SINE_VAL_3[17]~reg0.CLK
CLK => SINE_VAL_3[18]~reg0.CLK
CLK => SINE_VAL_3[19]~reg0.CLK
CLK => SINE_VAL_3[20]~reg0.CLK
CLK => SINE_VAL_3[21]~reg0.CLK
CLK => SINE_VAL_3[22]~reg0.CLK
CLK => SINE_VAL_3[23]~reg0.CLK
CLK => SINE_VAL_2[0]~reg0.CLK
CLK => SINE_VAL_2[1]~reg0.CLK
CLK => SINE_VAL_2[2]~reg0.CLK
CLK => SINE_VAL_2[3]~reg0.CLK
CLK => SINE_VAL_2[4]~reg0.CLK
CLK => SINE_VAL_2[5]~reg0.CLK
CLK => SINE_VAL_2[6]~reg0.CLK
CLK => SINE_VAL_2[7]~reg0.CLK
CLK => SINE_VAL_2[8]~reg0.CLK
CLK => SINE_VAL_2[9]~reg0.CLK
CLK => SINE_VAL_2[10]~reg0.CLK
CLK => SINE_VAL_2[11]~reg0.CLK
CLK => SINE_VAL_2[12]~reg0.CLK
CLK => SINE_VAL_2[13]~reg0.CLK
CLK => SINE_VAL_2[14]~reg0.CLK
CLK => SINE_VAL_2[15]~reg0.CLK
CLK => SINE_VAL_2[16]~reg0.CLK
CLK => SINE_VAL_2[17]~reg0.CLK
CLK => SINE_VAL_2[18]~reg0.CLK
CLK => SINE_VAL_2[19]~reg0.CLK
CLK => SINE_VAL_2[20]~reg0.CLK
CLK => SINE_VAL_2[21]~reg0.CLK
CLK => SINE_VAL_2[22]~reg0.CLK
CLK => SINE_VAL_2[23]~reg0.CLK
CLK => SINE_VAL_1[0]~reg0.CLK
CLK => SINE_VAL_1[1]~reg0.CLK
CLK => SINE_VAL_1[2]~reg0.CLK
CLK => SINE_VAL_1[3]~reg0.CLK
CLK => SINE_VAL_1[4]~reg0.CLK
CLK => SINE_VAL_1[5]~reg0.CLK
CLK => SINE_VAL_1[6]~reg0.CLK
CLK => SINE_VAL_1[7]~reg0.CLK
CLK => SINE_VAL_1[8]~reg0.CLK
CLK => SINE_VAL_1[9]~reg0.CLK
CLK => SINE_VAL_1[10]~reg0.CLK
CLK => SINE_VAL_1[11]~reg0.CLK
CLK => SINE_VAL_1[12]~reg0.CLK
CLK => SINE_VAL_1[13]~reg0.CLK
CLK => SINE_VAL_1[14]~reg0.CLK
CLK => SINE_VAL_1[15]~reg0.CLK
CLK => SINE_VAL_1[16]~reg0.CLK
CLK => SINE_VAL_1[17]~reg0.CLK
CLK => SINE_VAL_1[18]~reg0.CLK
CLK => SINE_VAL_1[19]~reg0.CLK
CLK => SINE_VAL_1[20]~reg0.CLK
CLK => SINE_VAL_1[21]~reg0.CLK
CLK => SINE_VAL_1[22]~reg0.CLK
CLK => SINE_VAL_1[23]~reg0.CLK
CLK => signed_sine_3[0].CLK
CLK => signed_sine_3[1].CLK
CLK => signed_sine_3[2].CLK
CLK => signed_sine_3[3].CLK
CLK => signed_sine_3[4].CLK
CLK => signed_sine_3[5].CLK
CLK => signed_sine_3[6].CLK
CLK => signed_sine_3[7].CLK
CLK => signed_sine_3[8].CLK
CLK => signed_sine_3[9].CLK
CLK => signed_sine_3[10].CLK
CLK => signed_sine_3[11].CLK
CLK => signed_sine_2[0].CLK
CLK => signed_sine_2[1].CLK
CLK => signed_sine_2[2].CLK
CLK => signed_sine_2[3].CLK
CLK => signed_sine_2[4].CLK
CLK => signed_sine_2[5].CLK
CLK => signed_sine_2[6].CLK
CLK => signed_sine_2[7].CLK
CLK => signed_sine_2[8].CLK
CLK => signed_sine_2[9].CLK
CLK => signed_sine_2[10].CLK
CLK => signed_sine_2[11].CLK
CLK => signed_sine_1[0].CLK
CLK => signed_sine_1[1].CLK
CLK => signed_sine_1[2].CLK
CLK => signed_sine_1[3].CLK
CLK => signed_sine_1[4].CLK
CLK => signed_sine_1[5].CLK
CLK => signed_sine_1[6].CLK
CLK => signed_sine_1[7].CLK
CLK => signed_sine_1[8].CLK
CLK => signed_sine_1[9].CLK
CLK => signed_sine_1[10].CLK
CLK => signed_sine_1[11].CLK
CLK => unsigned_sine_3[0].CLK
CLK => unsigned_sine_3[1].CLK
CLK => unsigned_sine_3[2].CLK
CLK => unsigned_sine_3[3].CLK
CLK => unsigned_sine_3[4].CLK
CLK => unsigned_sine_3[5].CLK
CLK => unsigned_sine_3[6].CLK
CLK => unsigned_sine_3[7].CLK
CLK => unsigned_sine_3[8].CLK
CLK => unsigned_sine_3[9].CLK
CLK => unsigned_sine_3[10].CLK
CLK => unsigned_sine_3[11].CLK
CLK => unsigned_sine_2[0].CLK
CLK => unsigned_sine_2[1].CLK
CLK => unsigned_sine_2[2].CLK
CLK => unsigned_sine_2[3].CLK
CLK => unsigned_sine_2[4].CLK
CLK => unsigned_sine_2[5].CLK
CLK => unsigned_sine_2[6].CLK
CLK => unsigned_sine_2[7].CLK
CLK => unsigned_sine_2[8].CLK
CLK => unsigned_sine_2[9].CLK
CLK => unsigned_sine_2[10].CLK
CLK => unsigned_sine_2[11].CLK
CLK => unsigned_sine_1[0].CLK
CLK => unsigned_sine_1[1].CLK
CLK => unsigned_sine_1[2].CLK
CLK => unsigned_sine_1[3].CLK
CLK => unsigned_sine_1[4].CLK
CLK => unsigned_sine_1[5].CLK
CLK => unsigned_sine_1[6].CLK
CLK => unsigned_sine_1[7].CLK
CLK => unsigned_sine_1[8].CLK
CLK => unsigned_sine_1[9].CLK
CLK => unsigned_sine_1[10].CLK
CLK => unsigned_sine_1[11].CLK
CLK => sine_index_3[0].CLK
CLK => sine_index_3[1].CLK
CLK => sine_index_3[2].CLK
CLK => sine_index_3[3].CLK
CLK => sine_index_3[4].CLK
CLK => sine_index_3[5].CLK
CLK => sine_index_3[6].CLK
CLK => sine_index_3[7].CLK
CLK => sine_index_3[8].CLK
CLK => sine_index_3[9].CLK
CLK => sine_index_3[10].CLK
CLK => sine_index_3[11].CLK
CLK => sine_index_3[12].CLK
CLK => sine_index_3[13].CLK
CLK => sine_index_2[0].CLK
CLK => sine_index_2[1].CLK
CLK => sine_index_2[2].CLK
CLK => sine_index_2[3].CLK
CLK => sine_index_2[4].CLK
CLK => sine_index_2[5].CLK
CLK => sine_index_2[6].CLK
CLK => sine_index_2[7].CLK
CLK => sine_index_2[8].CLK
CLK => sine_index_2[9].CLK
CLK => sine_index_2[10].CLK
CLK => sine_index_2[11].CLK
CLK => sine_index_2[12].CLK
CLK => sine_index_2[13].CLK
CLK => sine_index_1[0].CLK
CLK => sine_index_1[1].CLK
CLK => sine_index_1[2].CLK
CLK => sine_index_1[3].CLK
CLK => sine_index_1[4].CLK
CLK => sine_index_1[5].CLK
CLK => sine_index_1[6].CLK
CLK => sine_index_1[7].CLK
CLK => sine_index_1[8].CLK
CLK => sine_index_1[9].CLK
CLK => sine_index_1[10].CLK
CLK => sine_index_1[11].CLK
CLK => sine_index_1[12].CLK
CLK => sine_index_1[13].CLK
CLK => sine_sign_3[0].CLK
CLK => sine_sign_3[1].CLK
CLK => sine_sign_3[2].CLK
CLK => sine_sign_2[0].CLK
CLK => sine_sign_2[1].CLK
CLK => sine_sign_2[2].CLK
CLK => sine_sign_1[0].CLK
CLK => sine_sign_1[1].CLK
CLK => sine_sign_1[2].CLK
CLK => mem_index_3[0].CLK
CLK => mem_index_3[1].CLK
CLK => mem_index_3[2].CLK
CLK => mem_index_3[3].CLK
CLK => mem_index_3[4].CLK
CLK => mem_index_3[5].CLK
CLK => mem_index_3[6].CLK
CLK => mem_index_3[7].CLK
CLK => mem_index_3[8].CLK
CLK => mem_index_2[0].CLK
CLK => mem_index_2[1].CLK
CLK => mem_index_2[2].CLK
CLK => mem_index_2[3].CLK
CLK => mem_index_2[4].CLK
CLK => mem_index_2[5].CLK
CLK => mem_index_2[6].CLK
CLK => mem_index_2[7].CLK
CLK => mem_index_2[8].CLK
CLK => mem_index_1[0].CLK
CLK => mem_index_1[1].CLK
CLK => mem_index_1[2].CLK
CLK => mem_index_1[3].CLK
CLK => mem_index_1[4].CLK
CLK => mem_index_1[5].CLK
CLK => mem_index_1[6].CLK
CLK => mem_index_1[7].CLK
CLK => mem_index_1[8].CLK
CLK => clock_div[0].CLK
CLK => clock_div[1].CLK
CLK => clock_div[2].CLK
CLK => clock_div[3].CLK
CLK => clock_div[4].CLK
CLK => clock_div[5].CLK
CLK => clock_div[6].CLK
CLK => clock_div[7].CLK
CLK => clock_div[8].CLK
CLK => clock_div[9].CLK
CLK => clock_div[10].CLK
CLK => clock_div[11].CLK
CLK => clock_div[12].CLK
FREQUENCY[0] => Add0.IN24
FREQUENCY[1] => Add0.IN23
FREQUENCY[2] => Add0.IN22
FREQUENCY[3] => Add0.IN21
FREQUENCY[4] => Add0.IN20
FREQUENCY[5] => Add0.IN19
FREQUENCY[6] => Add0.IN18
FREQUENCY[7] => Add0.IN17
FREQUENCY[8] => Add0.IN16
FREQUENCY[9] => Add0.IN15
FREQUENCY[10] => Add0.IN14
FREQUENCY[11] => Add0.IN13
AMPLITUDE[0] => ampl_int[0].DATAIN
AMPLITUDE[1] => ampl_int[1].DATAIN
AMPLITUDE[2] => ampl_int[2].DATAIN
AMPLITUDE[3] => ampl_int[3].DATAIN
AMPLITUDE[4] => ampl_int[4].DATAIN
AMPLITUDE[5] => ampl_int[5].DATAIN
AMPLITUDE[6] => ampl_int[6].DATAIN
AMPLITUDE[7] => ampl_int[7].DATAIN
AMPLITUDE[8] => ampl_int[8].DATAIN
AMPLITUDE[9] => ampl_int[9].DATAIN
AMPLITUDE[10] => ampl_int[10].DATAIN
AMPLITUDE[11] => ampl_int[11].DATAIN
LOCK => ampl_int[0].CLK
LOCK => ampl_int[1].CLK
LOCK => ampl_int[2].CLK
LOCK => ampl_int[3].CLK
LOCK => ampl_int[4].CLK
LOCK => ampl_int[5].CLK
LOCK => ampl_int[6].CLK
LOCK => ampl_int[7].CLK
LOCK => ampl_int[8].CLK
LOCK => ampl_int[9].CLK
LOCK => ampl_int[10].CLK
LOCK => ampl_int[11].CLK
LOCK => ampl_int[12].CLK
LOCK => freq_int[0].CLK
LOCK => freq_int[1].CLK
LOCK => freq_int[2].CLK
LOCK => freq_int[3].CLK
LOCK => freq_int[4].CLK
LOCK => freq_int[5].CLK
LOCK => freq_int[6].CLK
LOCK => freq_int[7].CLK
LOCK => freq_int[8].CLK
LOCK => freq_int[9].CLK
LOCK => freq_int[10].CLK
LOCK => freq_int[11].CLK
LOCK => freq_int[12].CLK
SINE_VAL_1[0] <= SINE_VAL_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[1] <= SINE_VAL_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[2] <= SINE_VAL_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[3] <= SINE_VAL_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[4] <= SINE_VAL_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[5] <= SINE_VAL_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[6] <= SINE_VAL_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[7] <= SINE_VAL_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[8] <= SINE_VAL_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[9] <= SINE_VAL_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[10] <= SINE_VAL_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[11] <= SINE_VAL_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[12] <= SINE_VAL_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[13] <= SINE_VAL_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[14] <= SINE_VAL_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[15] <= SINE_VAL_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[16] <= SINE_VAL_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[17] <= SINE_VAL_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[18] <= SINE_VAL_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[19] <= SINE_VAL_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[20] <= SINE_VAL_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[21] <= SINE_VAL_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[22] <= SINE_VAL_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_1[23] <= SINE_VAL_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[0] <= SINE_VAL_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[1] <= SINE_VAL_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[2] <= SINE_VAL_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[3] <= SINE_VAL_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[4] <= SINE_VAL_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[5] <= SINE_VAL_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[6] <= SINE_VAL_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[7] <= SINE_VAL_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[8] <= SINE_VAL_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[9] <= SINE_VAL_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[10] <= SINE_VAL_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[11] <= SINE_VAL_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[12] <= SINE_VAL_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[13] <= SINE_VAL_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[14] <= SINE_VAL_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[15] <= SINE_VAL_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[16] <= SINE_VAL_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[17] <= SINE_VAL_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[18] <= SINE_VAL_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[19] <= SINE_VAL_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[20] <= SINE_VAL_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[21] <= SINE_VAL_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[22] <= SINE_VAL_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_2[23] <= SINE_VAL_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[0] <= SINE_VAL_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[1] <= SINE_VAL_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[2] <= SINE_VAL_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[3] <= SINE_VAL_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[4] <= SINE_VAL_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[5] <= SINE_VAL_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[6] <= SINE_VAL_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[7] <= SINE_VAL_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[8] <= SINE_VAL_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[9] <= SINE_VAL_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[10] <= SINE_VAL_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[11] <= SINE_VAL_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[12] <= SINE_VAL_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[13] <= SINE_VAL_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[14] <= SINE_VAL_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[15] <= SINE_VAL_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[16] <= SINE_VAL_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[17] <= SINE_VAL_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[18] <= SINE_VAL_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[19] <= SINE_VAL_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[20] <= SINE_VAL_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[21] <= SINE_VAL_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[22] <= SINE_VAL_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_VAL_3[23] <= SINE_VAL_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_TRIANGLE:inst2
CLK => TRIANGLE[0]~reg0.CLK
CLK => TRIANGLE[1]~reg0.CLK
CLK => TRIANGLE[2]~reg0.CLK
CLK => TRIANGLE[3]~reg0.CLK
CLK => TRIANGLE[4]~reg0.CLK
CLK => TRIANGLE[5]~reg0.CLK
CLK => TRIANGLE[6]~reg0.CLK
CLK => TRIANGLE[7]~reg0.CLK
CLK => TRIANGLE[8]~reg0.CLK
CLK => TRIANGLE[9]~reg0.CLK
CLK => TRIANGLE[10]~reg0.CLK
CLK => TRIANGLE[11]~reg0.CLK
CLK => TRIANGLE[12]~reg0.CLK
CLK => TRIANGLE[13]~reg0.CLK
CLK => TRIANGLE[14]~reg0.CLK
CLK => TRIANGLE[15]~reg0.CLK
CLK => TRIANGLE[16]~reg0.CLK
CLK => TRIANGLE[17]~reg0.CLK
CLK => TRIANGLE[18]~reg0.CLK
CLK => TRIANGLE[19]~reg0.CLK
CLK => TRIANGLE[20]~reg0.CLK
CLK => TRIANGLE[21]~reg0.CLK
CLK => TRIANGLE[22]~reg0.CLK
CLK => TRIANGLE[23]~reg0.CLK
CLK => triangle_int[0].CLK
CLK => triangle_int[1].CLK
CLK => triangle_int[2].CLK
CLK => triangle_int[3].CLK
CLK => triangle_int[4].CLK
CLK => triangle_int[5].CLK
CLK => triangle_int[6].CLK
CLK => triangle_int[7].CLK
CLK => triangle_int[8].CLK
CLK => triangle_int[9].CLK
CLK => triangle_int[10].CLK
CLK => triangle_int[11].CLK
CLK => triangle_int[12].CLK
CLK => triangle_dir[0].CLK
CLK => triangle_dir[1].CLK
CLK => LOCK~reg0.CLK
LOCK <= LOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[0] <= TRIANGLE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[1] <= TRIANGLE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[2] <= TRIANGLE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[3] <= TRIANGLE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[4] <= TRIANGLE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[5] <= TRIANGLE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[6] <= TRIANGLE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[7] <= TRIANGLE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[8] <= TRIANGLE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[9] <= TRIANGLE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[10] <= TRIANGLE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[11] <= TRIANGLE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[12] <= TRIANGLE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[13] <= TRIANGLE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[14] <= TRIANGLE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[15] <= TRIANGLE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[16] <= TRIANGLE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[17] <= TRIANGLE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[18] <= TRIANGLE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[19] <= TRIANGLE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[20] <= TRIANGLE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[21] <= TRIANGLE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[22] <= TRIANGLE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRIANGLE[23] <= TRIANGLE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_SWITCH_CONTROL:inst12
CLK => S_3~reg0.CLK
CLK => S_2~reg0.CLK
CLK => S_1~reg0.CLK
SECTOR[0] => Equal0.IN31
SECTOR[0] => Equal1.IN0
SECTOR[0] => Equal2.IN31
SECTOR[0] => Equal3.IN1
SECTOR[0] => Equal4.IN31
SECTOR[0] => Equal5.IN1
SECTOR[1] => Equal0.IN30
SECTOR[1] => Equal1.IN31
SECTOR[1] => Equal2.IN0
SECTOR[1] => Equal3.IN0
SECTOR[1] => Equal4.IN30
SECTOR[1] => Equal5.IN31
SECTOR[2] => Equal0.IN29
SECTOR[2] => Equal1.IN30
SECTOR[2] => Equal2.IN30
SECTOR[2] => Equal3.IN31
SECTOR[2] => Equal4.IN0
SECTOR[2] => Equal5.IN0
U_0 => S_1.OUTPUTSELECT
U_0 => S_2.OUTPUTSELECT
U_0 => S_3.OUTPUTSELECT
U_1 => always0.IN1
U_1 => always0.IN1
U_1 => always0.IN1
U_1 => always0.IN1
U_1 => always0.IN1
U_1 => always0.IN1
U_2 => always0.IN1
U_2 => always0.IN1
U_2 => always0.IN1
U_2 => always0.IN1
U_2 => always0.IN1
U_2 => always0.IN1
U_7 => S_1.OUTPUTSELECT
U_7 => S_2.OUTPUTSELECT
U_7 => S_3.OUTPUTSELECT
S_1 <= S_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_2 <= S_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_3 <= S_3~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11
CLK => U_7~reg0.CLK
CLK => U_HIGH~reg0.CLK
CLK => U_LOW~reg0.CLK
CLK => U_0~reg0.CLK
CLK => sector[0].CLK
CLK => sector[1].CLK
CLK => sector[2].CLK
CLK => tast_index[0].CLK
CLK => tast_index[1].CLK
CLK => tast_index[2].CLK
CLK => tast_index[3].CLK
CLK => tast_index[4].CLK
CLK => tast_index[5].CLK
CLK => tast_index[6].CLK
CLK => tast_index[7].CLK
CLK => tast_index[8].CLK
CLK => tast_index[9].CLK
CLK => tast_index[10].CLK
CLK => tast_index[11].CLK
CLK => tast_index[12].CLK
CLK => tast_index[13].CLK
CLK => tast_index[14].CLK
CLK => t_7_counter[0].CLK
CLK => t_7_counter[1].CLK
CLK => t_7_counter[2].CLK
CLK => t_7_counter[3].CLK
CLK => t_7_counter[4].CLK
CLK => t_7_counter[5].CLK
CLK => t_7_counter[6].CLK
CLK => t_7_counter[7].CLK
CLK => t_7_counter[8].CLK
CLK => t_7_counter[9].CLK
CLK => t_7_counter[10].CLK
CLK => t_7_counter[11].CLK
CLK => t_7_counter[12].CLK
CLK => t_7_counter[13].CLK
CLK => t_7_counter[14].CLK
CLK => t_high_counter[0].CLK
CLK => t_high_counter[1].CLK
CLK => t_high_counter[2].CLK
CLK => t_high_counter[3].CLK
CLK => t_high_counter[4].CLK
CLK => t_high_counter[5].CLK
CLK => t_high_counter[6].CLK
CLK => t_high_counter[7].CLK
CLK => t_high_counter[8].CLK
CLK => t_high_counter[9].CLK
CLK => t_high_counter[10].CLK
CLK => t_high_counter[11].CLK
CLK => t_high_counter[12].CLK
CLK => t_high_counter[13].CLK
CLK => t_high_counter[14].CLK
CLK => t_low_counter[0].CLK
CLK => t_low_counter[1].CLK
CLK => t_low_counter[2].CLK
CLK => t_low_counter[3].CLK
CLK => t_low_counter[4].CLK
CLK => t_low_counter[5].CLK
CLK => t_low_counter[6].CLK
CLK => t_low_counter[7].CLK
CLK => t_low_counter[8].CLK
CLK => t_low_counter[9].CLK
CLK => t_low_counter[10].CLK
CLK => t_low_counter[11].CLK
CLK => t_low_counter[12].CLK
CLK => t_low_counter[13].CLK
CLK => t_low_counter[14].CLK
CLK => t_0_counter[0].CLK
CLK => t_0_counter[1].CLK
CLK => t_0_counter[2].CLK
CLK => t_0_counter[3].CLK
CLK => t_0_counter[4].CLK
CLK => t_0_counter[5].CLK
CLK => t_0_counter[6].CLK
CLK => t_0_counter[7].CLK
CLK => t_0_counter[8].CLK
CLK => t_0_counter[9].CLK
CLK => t_0_counter[10].CLK
CLK => t_0_counter[11].CLK
CLK => t_0_counter[12].CLK
CLK => t_0_counter[13].CLK
CLK => t_0_counter[14].CLK
CLK => t_7[0].CLK
CLK => t_7[1].CLK
CLK => t_7[2].CLK
CLK => t_7[3].CLK
CLK => t_7[4].CLK
CLK => t_7[5].CLK
CLK => t_7[6].CLK
CLK => t_7[7].CLK
CLK => t_7[8].CLK
CLK => t_7[9].CLK
CLK => t_7[10].CLK
CLK => t_7[11].CLK
CLK => t_7[12].CLK
CLK => t_7[13].CLK
CLK => t_7[14].CLK
CLK => t_high[0].CLK
CLK => t_high[1].CLK
CLK => t_high[2].CLK
CLK => t_high[3].CLK
CLK => t_high[4].CLK
CLK => t_high[5].CLK
CLK => t_high[6].CLK
CLK => t_high[7].CLK
CLK => t_high[8].CLK
CLK => t_high[9].CLK
CLK => t_high[10].CLK
CLK => t_high[11].CLK
CLK => t_high[12].CLK
CLK => t_high[13].CLK
CLK => t_high[14].CLK
CLK => t_low[0].CLK
CLK => t_low[1].CLK
CLK => t_low[2].CLK
CLK => t_low[3].CLK
CLK => t_low[4].CLK
CLK => t_low[5].CLK
CLK => t_low[6].CLK
CLK => t_low[7].CLK
CLK => t_low[8].CLK
CLK => t_low[9].CLK
CLK => t_low[10].CLK
CLK => t_low[11].CLK
CLK => t_low[12].CLK
CLK => t_low[13].CLK
CLK => t_low[14].CLK
CLK => t_0[0].CLK
CLK => t_0[1].CLK
CLK => t_0[2].CLK
CLK => t_0[3].CLK
CLK => t_0[4].CLK
CLK => t_0[5].CLK
CLK => t_0[6].CLK
CLK => t_0[7].CLK
CLK => t_0[8].CLK
CLK => t_0[9].CLK
CLK => t_0[10].CLK
CLK => t_0[11].CLK
CLK => t_0[12].CLK
CLK => t_0[13].CLK
CLK => t_0[14].CLK
CLK => SECTOR_OUT[0]~reg0.CLK
CLK => SECTOR_OUT[1]~reg0.CLK
CLK => SECTOR_OUT[2]~reg0.CLK
SECTOR_IN[0] => sector[0].DATAIN
SECTOR_IN[1] => sector[1].DATAIN
SECTOR_IN[2] => sector[2].DATAIN
T_0[0] => ~NO_FANOUT~
T_0[1] => t_0[0].DATAIN
T_0[2] => t_0[1].DATAIN
T_0[3] => t_0[2].DATAIN
T_0[4] => t_0[3].DATAIN
T_0[5] => t_0[4].DATAIN
T_0[6] => t_0[5].DATAIN
T_0[7] => t_0[6].DATAIN
T_0[8] => t_0[7].DATAIN
T_0[9] => t_0[8].DATAIN
T_0[10] => t_0[9].DATAIN
T_0[11] => t_0[10].DATAIN
T_0[12] => t_0[11].DATAIN
T_0[13] => t_0[12].DATAIN
T_0[14] => t_0[13].DATAIN
T_LOW[0] => ~NO_FANOUT~
T_LOW[1] => t_low[0].DATAIN
T_LOW[2] => t_low[1].DATAIN
T_LOW[3] => t_low[2].DATAIN
T_LOW[4] => t_low[3].DATAIN
T_LOW[5] => t_low[4].DATAIN
T_LOW[6] => t_low[5].DATAIN
T_LOW[7] => t_low[6].DATAIN
T_LOW[8] => t_low[7].DATAIN
T_LOW[9] => t_low[8].DATAIN
T_LOW[10] => t_low[9].DATAIN
T_LOW[11] => t_low[10].DATAIN
T_LOW[12] => t_low[11].DATAIN
T_LOW[13] => t_low[12].DATAIN
T_LOW[14] => t_low[13].DATAIN
T_HIGH[0] => ~NO_FANOUT~
T_HIGH[1] => t_high[0].DATAIN
T_HIGH[2] => t_high[1].DATAIN
T_HIGH[3] => t_high[2].DATAIN
T_HIGH[4] => t_high[3].DATAIN
T_HIGH[5] => t_high[4].DATAIN
T_HIGH[6] => t_high[5].DATAIN
T_HIGH[7] => t_high[6].DATAIN
T_HIGH[8] => t_high[7].DATAIN
T_HIGH[9] => t_high[8].DATAIN
T_HIGH[10] => t_high[9].DATAIN
T_HIGH[11] => t_high[10].DATAIN
T_HIGH[12] => t_high[11].DATAIN
T_HIGH[13] => t_high[12].DATAIN
T_HIGH[14] => t_high[13].DATAIN
T_7[0] => t_7[0].DATAIN
T_7[1] => t_7[1].DATAIN
T_7[2] => t_7[2].DATAIN
T_7[3] => t_7[3].DATAIN
T_7[4] => t_7[4].DATAIN
T_7[5] => t_7[5].DATAIN
T_7[6] => t_7[6].DATAIN
T_7[7] => t_7[7].DATAIN
T_7[8] => t_7[8].DATAIN
T_7[9] => t_7[9].DATAIN
T_7[10] => t_7[10].DATAIN
T_7[11] => t_7[11].DATAIN
T_7[12] => t_7[12].DATAIN
T_7[13] => t_7[13].DATAIN
T_7[14] => t_7[14].DATAIN
SECTOR_OUT[0] <= SECTOR_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SECTOR_OUT[1] <= SECTOR_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SECTOR_OUT[2] <= SECTOR_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U_0 <= U_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
U_LOW <= U_LOW~reg0.DB_MAX_OUTPUT_PORT_TYPE
U_HIGH <= U_HIGH~reg0.DB_MAX_OUTPUT_PORT_TYPE
U_7 <= U_7~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_SINE_SECTOR:inst13
CLK => SINE_NEGATIVE[0]~reg0.CLK
CLK => SINE_NEGATIVE[1]~reg0.CLK
CLK => SINE_NEGATIVE[2]~reg0.CLK
CLK => SINE_NEGATIVE[3]~reg0.CLK
CLK => SINE_NEGATIVE[4]~reg0.CLK
CLK => SINE_NEGATIVE[5]~reg0.CLK
CLK => SINE_NEGATIVE[6]~reg0.CLK
CLK => SINE_NEGATIVE[7]~reg0.CLK
CLK => SINE_NEGATIVE[8]~reg0.CLK
CLK => SINE_NEGATIVE[9]~reg0.CLK
CLK => SINE_NEGATIVE[10]~reg0.CLK
CLK => SINE_NEGATIVE[11]~reg0.CLK
CLK => SINE_POSITIVE[0]~reg0.CLK
CLK => SINE_POSITIVE[1]~reg0.CLK
CLK => SINE_POSITIVE[2]~reg0.CLK
CLK => SINE_POSITIVE[3]~reg0.CLK
CLK => SINE_POSITIVE[4]~reg0.CLK
CLK => SINE_POSITIVE[5]~reg0.CLK
CLK => SINE_POSITIVE[6]~reg0.CLK
CLK => SINE_POSITIVE[7]~reg0.CLK
CLK => SINE_POSITIVE[8]~reg0.CLK
CLK => SINE_POSITIVE[9]~reg0.CLK
CLK => SINE_POSITIVE[10]~reg0.CLK
CLK => SINE_POSITIVE[11]~reg0.CLK
CLK => SECTOR[0]~reg0.CLK
CLK => SECTOR[1]~reg0.CLK
CLK => SECTOR[2]~reg0.CLK
CLK => memory_neg[0].CLK
CLK => memory_neg[1].CLK
CLK => memory_neg[2].CLK
CLK => memory_neg[3].CLK
CLK => memory_neg[4].CLK
CLK => memory_neg[5].CLK
CLK => memory_neg[6].CLK
CLK => memory_neg[7].CLK
CLK => memory_neg[8].CLK
CLK => memory_pos[0].CLK
CLK => memory_pos[1].CLK
CLK => memory_pos[2].CLK
CLK => memory_pos[3].CLK
CLK => memory_pos[4].CLK
CLK => memory_pos[5].CLK
CLK => memory_pos[6].CLK
CLK => memory_pos[7].CLK
CLK => memory_pos[8].CLK
CLK => clock_div[0].CLK
CLK => clock_div[1].CLK
CLK => clock_div[2].CLK
CLK => clock_div[3].CLK
CLK => clock_div[4].CLK
CLK => clock_div[5].CLK
CLK => clock_div[6].CLK
CLK => clock_div[7].CLK
CLK => clock_div[8].CLK
CLK => clock_div[9].CLK
CLK => clock_div[10].CLK
CLK => clock_div[11].CLK
CLK => clock_div[12].CLK
CLK => freq_int[0].CLK
CLK => freq_int[1].CLK
CLK => freq_int[2].CLK
CLK => freq_int[3].CLK
CLK => freq_int[4].CLK
CLK => freq_int[5].CLK
CLK => freq_int[6].CLK
CLK => freq_int[7].CLK
CLK => freq_int[8].CLK
CLK => freq_int[9].CLK
CLK => freq_int[10].CLK
CLK => freq_int[11].CLK
CLK => freq_int[12].CLK
FREQUENCY[0] => freq_int[0].DATAIN
FREQUENCY[1] => Add0.IN22
FREQUENCY[2] => Add0.IN21
FREQUENCY[3] => Add0.IN20
FREQUENCY[4] => Add0.IN19
FREQUENCY[5] => Add0.IN18
FREQUENCY[6] => Add0.IN17
FREQUENCY[7] => Add0.IN16
FREQUENCY[8] => Add0.IN15
FREQUENCY[9] => Add0.IN14
FREQUENCY[10] => Add0.IN13
FREQUENCY[11] => Add0.IN12
SECTOR[0] <= SECTOR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SECTOR[1] <= SECTOR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SECTOR[2] <= SECTOR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[0] <= SINE_POSITIVE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[1] <= SINE_POSITIVE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[2] <= SINE_POSITIVE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[3] <= SINE_POSITIVE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[4] <= SINE_POSITIVE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[5] <= SINE_POSITIVE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[6] <= SINE_POSITIVE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[7] <= SINE_POSITIVE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[8] <= SINE_POSITIVE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[9] <= SINE_POSITIVE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[10] <= SINE_POSITIVE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_POSITIVE[11] <= SINE_POSITIVE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[0] <= SINE_NEGATIVE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[1] <= SINE_NEGATIVE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[2] <= SINE_NEGATIVE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[3] <= SINE_NEGATIVE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[4] <= SINE_NEGATIVE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[5] <= SINE_NEGATIVE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[6] <= SINE_NEGATIVE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[7] <= SINE_NEGATIVE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[8] <= SINE_NEGATIVE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[9] <= SINE_NEGATIVE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[10] <= SINE_NEGATIVE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINE_NEGATIVE[11] <= SINE_NEGATIVE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_VECTOR_TIME:inst10
CLK => T_7[0]~reg0.CLK
CLK => T_7[1]~reg0.CLK
CLK => T_7[2]~reg0.CLK
CLK => T_7[3]~reg0.CLK
CLK => T_7[4]~reg0.CLK
CLK => T_7[5]~reg0.CLK
CLK => T_7[6]~reg0.CLK
CLK => T_7[7]~reg0.CLK
CLK => T_7[8]~reg0.CLK
CLK => T_7[9]~reg0.CLK
CLK => T_7[10]~reg0.CLK
CLK => T_7[11]~reg0.CLK
CLK => T_7[12]~reg0.CLK
CLK => T_7[13]~reg0.CLK
CLK => T_7[14]~reg0.CLK
CLK => T_HIGH[0]~reg0.CLK
CLK => T_HIGH[1]~reg0.CLK
CLK => T_HIGH[2]~reg0.CLK
CLK => T_HIGH[3]~reg0.CLK
CLK => T_HIGH[4]~reg0.CLK
CLK => T_HIGH[5]~reg0.CLK
CLK => T_HIGH[6]~reg0.CLK
CLK => T_HIGH[7]~reg0.CLK
CLK => T_HIGH[8]~reg0.CLK
CLK => T_HIGH[9]~reg0.CLK
CLK => T_HIGH[10]~reg0.CLK
CLK => T_HIGH[11]~reg0.CLK
CLK => T_HIGH[12]~reg0.CLK
CLK => T_HIGH[13]~reg0.CLK
CLK => T_HIGH[14]~reg0.CLK
CLK => T_LOW[0]~reg0.CLK
CLK => T_LOW[1]~reg0.CLK
CLK => T_LOW[2]~reg0.CLK
CLK => T_LOW[3]~reg0.CLK
CLK => T_LOW[4]~reg0.CLK
CLK => T_LOW[5]~reg0.CLK
CLK => T_LOW[6]~reg0.CLK
CLK => T_LOW[7]~reg0.CLK
CLK => T_LOW[8]~reg0.CLK
CLK => T_LOW[9]~reg0.CLK
CLK => T_LOW[10]~reg0.CLK
CLK => T_LOW[11]~reg0.CLK
CLK => T_LOW[12]~reg0.CLK
CLK => T_LOW[13]~reg0.CLK
CLK => T_LOW[14]~reg0.CLK
CLK => T_0[0]~reg0.CLK
CLK => T_0[1]~reg0.CLK
CLK => T_0[2]~reg0.CLK
CLK => T_0[3]~reg0.CLK
CLK => T_0[4]~reg0.CLK
CLK => T_0[5]~reg0.CLK
CLK => T_0[6]~reg0.CLK
CLK => T_0[7]~reg0.CLK
CLK => T_0[8]~reg0.CLK
CLK => T_0[9]~reg0.CLK
CLK => T_0[10]~reg0.CLK
CLK => T_0[11]~reg0.CLK
CLK => T_0[12]~reg0.CLK
CLK => T_0[13]~reg0.CLK
CLK => T_0[14]~reg0.CLK
CLK => t_high[0].CLK
CLK => t_high[1].CLK
CLK => t_high[2].CLK
CLK => t_high[3].CLK
CLK => t_high[4].CLK
CLK => t_high[5].CLK
CLK => t_high[6].CLK
CLK => t_high[7].CLK
CLK => t_high[8].CLK
CLK => t_high[9].CLK
CLK => t_high[10].CLK
CLK => t_high[11].CLK
CLK => t_high[12].CLK
CLK => t_high[13].CLK
CLK => t_high[14].CLK
CLK => t_high[15].CLK
CLK => t_high[16].CLK
CLK => t_high[17].CLK
CLK => t_high[18].CLK
CLK => t_high[19].CLK
CLK => t_high[20].CLK
CLK => t_high[21].CLK
CLK => t_high[22].CLK
CLK => t_high[23].CLK
CLK => t_high[24].CLK
CLK => t_high[25].CLK
CLK => t_high[26].CLK
CLK => t_high[27].CLK
CLK => t_high[28].CLK
CLK => t_high[29].CLK
CLK => t_high[30].CLK
CLK => t_high[31].CLK
CLK => t_high[32].CLK
CLK => t_high[33].CLK
CLK => t_high[34].CLK
CLK => t_high[35].CLK
CLK => t_high[36].CLK
CLK => t_high[37].CLK
CLK => t_high[38].CLK
CLK => t_low[0].CLK
CLK => t_low[1].CLK
CLK => t_low[2].CLK
CLK => t_low[3].CLK
CLK => t_low[4].CLK
CLK => t_low[5].CLK
CLK => t_low[6].CLK
CLK => t_low[7].CLK
CLK => t_low[8].CLK
CLK => t_low[9].CLK
CLK => t_low[10].CLK
CLK => t_low[11].CLK
CLK => t_low[12].CLK
CLK => t_low[13].CLK
CLK => t_low[14].CLK
CLK => t_low[15].CLK
CLK => t_low[16].CLK
CLK => t_low[17].CLK
CLK => t_low[18].CLK
CLK => t_low[19].CLK
CLK => t_low[20].CLK
CLK => t_low[21].CLK
CLK => t_low[22].CLK
CLK => t_low[23].CLK
CLK => t_low[24].CLK
CLK => t_low[25].CLK
CLK => t_low[26].CLK
CLK => t_low[27].CLK
CLK => t_low[28].CLK
CLK => t_low[29].CLK
CLK => t_low[30].CLK
CLK => t_low[31].CLK
CLK => t_low[32].CLK
CLK => t_low[33].CLK
CLK => t_low[34].CLK
CLK => t_low[35].CLK
CLK => t_low[36].CLK
CLK => t_low[37].CLK
CLK => t_low[38].CLK
CLK => t_0[0].CLK
CLK => t_0[1].CLK
CLK => t_0[2].CLK
CLK => t_0[3].CLK
CLK => t_0[4].CLK
CLK => t_0[5].CLK
CLK => t_0[6].CLK
CLK => t_0[7].CLK
CLK => t_0[8].CLK
CLK => t_0[9].CLK
CLK => t_0[10].CLK
CLK => t_0[11].CLK
CLK => t_0[12].CLK
CLK => t_0[13].CLK
CLK => t_0[14].CLK
CLK => t_0[15].CLK
CLK => t_0[16].CLK
CLK => t_0[17].CLK
CLK => t_0[18].CLK
CLK => t_0[19].CLK
CLK => t_0[20].CLK
CLK => t_0[21].CLK
CLK => t_0[22].CLK
CLK => t_0[23].CLK
CLK => t_0[24].CLK
CLK => t_0[25].CLK
CLK => t_0[26].CLK
CLK => t_0[27].CLK
CLK => t_0[28].CLK
CLK => t_0[29].CLK
CLK => t_0[30].CLK
CLK => t_0[31].CLK
CLK => t_0[32].CLK
CLK => t_0[33].CLK
CLK => t_0[34].CLK
CLK => t_0[35].CLK
CLK => t_0[36].CLK
CLK => t_0[37].CLK
CLK => t_0[38].CLK
CLK => t_high_temp_2[0].CLK
CLK => t_high_temp_2[1].CLK
CLK => t_high_temp_2[2].CLK
CLK => t_high_temp_2[3].CLK
CLK => t_high_temp_2[4].CLK
CLK => t_high_temp_2[5].CLK
CLK => t_high_temp_2[6].CLK
CLK => t_high_temp_2[7].CLK
CLK => t_high_temp_2[8].CLK
CLK => t_high_temp_2[9].CLK
CLK => t_high_temp_2[10].CLK
CLK => t_high_temp_2[11].CLK
CLK => t_high_temp_2[12].CLK
CLK => t_high_temp_2[13].CLK
CLK => t_high_temp_2[14].CLK
CLK => t_high_temp_2[15].CLK
CLK => t_high_temp_2[16].CLK
CLK => t_high_temp_2[17].CLK
CLK => t_high_temp_2[18].CLK
CLK => t_high_temp_2[19].CLK
CLK => t_high_temp_2[20].CLK
CLK => t_high_temp_2[21].CLK
CLK => t_high_temp_2[22].CLK
CLK => t_high_temp_2[23].CLK
CLK => t_high_temp_2[24].CLK
CLK => t_high_temp_2[25].CLK
CLK => t_high_temp_2[26].CLK
CLK => t_high_temp_2[27].CLK
CLK => t_high_temp_2[28].CLK
CLK => t_high_temp_2[29].CLK
CLK => t_high_temp_2[30].CLK
CLK => t_high_temp_2[31].CLK
CLK => t_high_temp_2[32].CLK
CLK => t_high_temp_2[33].CLK
CLK => t_high_temp_2[34].CLK
CLK => t_high_temp_2[35].CLK
CLK => t_high_temp_2[36].CLK
CLK => t_high_temp_2[37].CLK
CLK => t_high_temp_2[38].CLK
CLK => t_low_temp_2[0].CLK
CLK => t_low_temp_2[1].CLK
CLK => t_low_temp_2[2].CLK
CLK => t_low_temp_2[3].CLK
CLK => t_low_temp_2[4].CLK
CLK => t_low_temp_2[5].CLK
CLK => t_low_temp_2[6].CLK
CLK => t_low_temp_2[7].CLK
CLK => t_low_temp_2[8].CLK
CLK => t_low_temp_2[9].CLK
CLK => t_low_temp_2[10].CLK
CLK => t_low_temp_2[11].CLK
CLK => t_low_temp_2[12].CLK
CLK => t_low_temp_2[13].CLK
CLK => t_low_temp_2[14].CLK
CLK => t_low_temp_2[15].CLK
CLK => t_low_temp_2[16].CLK
CLK => t_low_temp_2[17].CLK
CLK => t_low_temp_2[18].CLK
CLK => t_low_temp_2[19].CLK
CLK => t_low_temp_2[20].CLK
CLK => t_low_temp_2[21].CLK
CLK => t_low_temp_2[22].CLK
CLK => t_low_temp_2[23].CLK
CLK => t_low_temp_2[24].CLK
CLK => t_low_temp_2[25].CLK
CLK => t_low_temp_2[26].CLK
CLK => t_low_temp_2[27].CLK
CLK => t_low_temp_2[28].CLK
CLK => t_low_temp_2[29].CLK
CLK => t_low_temp_2[30].CLK
CLK => t_low_temp_2[31].CLK
CLK => t_low_temp_2[32].CLK
CLK => t_low_temp_2[33].CLK
CLK => t_low_temp_2[34].CLK
CLK => t_low_temp_2[35].CLK
CLK => t_low_temp_2[36].CLK
CLK => t_low_temp_2[37].CLK
CLK => t_low_temp_2[38].CLK
CLK => t_0_temp_2[0].CLK
CLK => t_0_temp_2[1].CLK
CLK => t_0_temp_2[2].CLK
CLK => t_0_temp_2[3].CLK
CLK => t_0_temp_2[4].CLK
CLK => t_0_temp_2[5].CLK
CLK => t_0_temp_2[6].CLK
CLK => t_0_temp_2[7].CLK
CLK => t_0_temp_2[8].CLK
CLK => t_0_temp_2[9].CLK
CLK => t_0_temp_2[10].CLK
CLK => t_0_temp_2[11].CLK
CLK => t_0_temp_2[12].CLK
CLK => t_0_temp_2[13].CLK
CLK => t_0_temp_2[14].CLK
CLK => t_0_temp_2[15].CLK
CLK => t_0_temp_2[16].CLK
CLK => t_0_temp_2[17].CLK
CLK => t_0_temp_2[18].CLK
CLK => t_0_temp_2[19].CLK
CLK => t_0_temp_2[20].CLK
CLK => t_0_temp_2[21].CLK
CLK => t_0_temp_2[22].CLK
CLK => t_0_temp_2[23].CLK
CLK => t_0_temp_2[24].CLK
CLK => t_0_temp_2[25].CLK
CLK => t_0_temp_2[26].CLK
CLK => t_0_temp_2[27].CLK
CLK => t_0_temp_2[28].CLK
CLK => t_0_temp_2[29].CLK
CLK => t_0_temp_2[30].CLK
CLK => t_0_temp_2[31].CLK
CLK => t_0_temp_2[32].CLK
CLK => t_0_temp_2[33].CLK
CLK => t_0_temp_2[34].CLK
CLK => t_0_temp_2[35].CLK
CLK => t_0_temp_2[36].CLK
CLK => t_0_temp_2[37].CLK
CLK => t_0_temp_2[38].CLK
CLK => t_high_temp_1[0].CLK
CLK => t_high_temp_1[1].CLK
CLK => t_high_temp_1[2].CLK
CLK => t_high_temp_1[3].CLK
CLK => t_high_temp_1[4].CLK
CLK => t_high_temp_1[5].CLK
CLK => t_high_temp_1[6].CLK
CLK => t_high_temp_1[7].CLK
CLK => t_high_temp_1[8].CLK
CLK => t_high_temp_1[9].CLK
CLK => t_high_temp_1[10].CLK
CLK => t_high_temp_1[11].CLK
CLK => t_high_temp_1[12].CLK
CLK => t_high_temp_1[13].CLK
CLK => t_high_temp_1[14].CLK
CLK => t_high_temp_1[15].CLK
CLK => t_high_temp_1[16].CLK
CLK => t_high_temp_1[17].CLK
CLK => t_high_temp_1[18].CLK
CLK => t_high_temp_1[19].CLK
CLK => t_high_temp_1[20].CLK
CLK => t_high_temp_1[21].CLK
CLK => t_high_temp_1[22].CLK
CLK => t_high_temp_1[23].CLK
CLK => t_high_temp_1[24].CLK
CLK => t_high_temp_1[25].CLK
CLK => t_high_temp_1[26].CLK
CLK => t_high_temp_1[27].CLK
CLK => t_high_temp_1[28].CLK
CLK => t_high_temp_1[29].CLK
CLK => t_high_temp_1[30].CLK
CLK => t_high_temp_1[31].CLK
CLK => t_high_temp_1[32].CLK
CLK => t_high_temp_1[33].CLK
CLK => t_high_temp_1[34].CLK
CLK => t_high_temp_1[35].CLK
CLK => t_high_temp_1[36].CLK
CLK => t_high_temp_1[37].CLK
CLK => t_high_temp_1[38].CLK
CLK => t_low_temp_1[0].CLK
CLK => t_low_temp_1[1].CLK
CLK => t_low_temp_1[2].CLK
CLK => t_low_temp_1[3].CLK
CLK => t_low_temp_1[4].CLK
CLK => t_low_temp_1[5].CLK
CLK => t_low_temp_1[6].CLK
CLK => t_low_temp_1[7].CLK
CLK => t_low_temp_1[8].CLK
CLK => t_low_temp_1[9].CLK
CLK => t_low_temp_1[10].CLK
CLK => t_low_temp_1[11].CLK
CLK => t_low_temp_1[12].CLK
CLK => t_low_temp_1[13].CLK
CLK => t_low_temp_1[14].CLK
CLK => t_low_temp_1[15].CLK
CLK => t_low_temp_1[16].CLK
CLK => t_low_temp_1[17].CLK
CLK => t_low_temp_1[18].CLK
CLK => t_low_temp_1[19].CLK
CLK => t_low_temp_1[20].CLK
CLK => t_low_temp_1[21].CLK
CLK => t_low_temp_1[22].CLK
CLK => t_low_temp_1[23].CLK
CLK => t_low_temp_1[24].CLK
CLK => t_low_temp_1[25].CLK
CLK => t_low_temp_1[26].CLK
CLK => t_low_temp_1[27].CLK
CLK => t_low_temp_1[28].CLK
CLK => t_low_temp_1[29].CLK
CLK => t_low_temp_1[30].CLK
CLK => t_low_temp_1[31].CLK
CLK => t_low_temp_1[32].CLK
CLK => t_low_temp_1[33].CLK
CLK => t_low_temp_1[34].CLK
CLK => t_low_temp_1[35].CLK
CLK => t_low_temp_1[36].CLK
CLK => t_low_temp_1[37].CLK
CLK => t_low_temp_1[38].CLK
U_STR[0] => Mult0.IN26
U_STR[1] => Mult0.IN25
U_STR[2] => Mult0.IN24
U_STR[3] => Mult0.IN23
U_STR[4] => Mult0.IN22
U_STR[5] => Mult0.IN21
U_STR[6] => Mult0.IN20
U_STR[7] => Mult0.IN19
U_STR[8] => Mult0.IN18
U_STR[9] => Mult0.IN17
U_STR[10] => Mult0.IN16
U_STR[11] => Mult0.IN15
SIN_POSITIVE[0] => Mult2.IN11
SIN_POSITIVE[1] => Mult2.IN10
SIN_POSITIVE[2] => Mult2.IN9
SIN_POSITIVE[3] => Mult2.IN8
SIN_POSITIVE[4] => Mult2.IN7
SIN_POSITIVE[5] => Mult2.IN6
SIN_POSITIVE[6] => Mult2.IN5
SIN_POSITIVE[7] => Mult2.IN4
SIN_POSITIVE[8] => Mult2.IN3
SIN_POSITIVE[9] => Mult2.IN2
SIN_POSITIVE[10] => Mult2.IN1
SIN_POSITIVE[11] => Mult2.IN0
SIN_NEGATIVE[0] => Mult1.IN11
SIN_NEGATIVE[1] => Mult1.IN10
SIN_NEGATIVE[2] => Mult1.IN9
SIN_NEGATIVE[3] => Mult1.IN8
SIN_NEGATIVE[4] => Mult1.IN7
SIN_NEGATIVE[5] => Mult1.IN6
SIN_NEGATIVE[6] => Mult1.IN5
SIN_NEGATIVE[7] => Mult1.IN4
SIN_NEGATIVE[8] => Mult1.IN3
SIN_NEGATIVE[9] => Mult1.IN2
SIN_NEGATIVE[10] => Mult1.IN1
SIN_NEGATIVE[11] => Mult1.IN0
T_0[0] <= T_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[1] <= T_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[2] <= T_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[3] <= T_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[4] <= T_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[5] <= T_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[6] <= T_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[7] <= T_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[8] <= T_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[9] <= T_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[10] <= T_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[11] <= T_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[12] <= T_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[13] <= T_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_0[14] <= T_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[0] <= T_LOW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[1] <= T_LOW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[2] <= T_LOW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[3] <= T_LOW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[4] <= T_LOW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[5] <= T_LOW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[6] <= T_LOW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[7] <= T_LOW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[8] <= T_LOW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[9] <= T_LOW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[10] <= T_LOW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[11] <= T_LOW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[12] <= T_LOW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[13] <= T_LOW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_LOW[14] <= T_LOW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[0] <= T_HIGH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[1] <= T_HIGH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[2] <= T_HIGH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[3] <= T_HIGH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[4] <= T_HIGH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[5] <= T_HIGH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[6] <= T_HIGH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[7] <= T_HIGH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[8] <= T_HIGH[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[9] <= T_HIGH[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[10] <= T_HIGH[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[11] <= T_HIGH[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[12] <= T_HIGH[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[13] <= T_HIGH[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_HIGH[14] <= T_HIGH[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[0] <= T_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[1] <= T_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[2] <= T_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[3] <= T_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[4] <= T_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[5] <= T_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[6] <= T_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[7] <= T_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[8] <= T_7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[9] <= T_7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[10] <= T_7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[11] <= T_7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[12] <= T_7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[13] <= T_7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_7[14] <= T_7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_MODULATION:inst26
CLK => S_OUT~reg0.CLK
MODULATION => S_OUT.OUTPUTSELECT
S_TRIANGLE => S_OUT.DATAA
S_VECTOR => S_OUT.DATAB
S_OUT <= S_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_COMPARATOR:inst23
CLK => OUT~reg0.CLK
TRIANGLE[0] => LessThan0.IN24
TRIANGLE[1] => LessThan0.IN23
TRIANGLE[2] => LessThan0.IN22
TRIANGLE[3] => LessThan0.IN21
TRIANGLE[4] => LessThan0.IN20
TRIANGLE[5] => LessThan0.IN19
TRIANGLE[6] => LessThan0.IN18
TRIANGLE[7] => LessThan0.IN17
TRIANGLE[8] => LessThan0.IN16
TRIANGLE[9] => LessThan0.IN15
TRIANGLE[10] => LessThan0.IN14
TRIANGLE[11] => LessThan0.IN13
TRIANGLE[12] => LessThan0.IN12
TRIANGLE[13] => LessThan0.IN11
TRIANGLE[14] => LessThan0.IN10
TRIANGLE[15] => LessThan0.IN9
TRIANGLE[16] => LessThan0.IN8
TRIANGLE[17] => LessThan0.IN7
TRIANGLE[18] => LessThan0.IN6
TRIANGLE[19] => LessThan0.IN5
TRIANGLE[20] => LessThan0.IN4
TRIANGLE[21] => LessThan0.IN3
TRIANGLE[22] => LessThan0.IN2
TRIANGLE[23] => LessThan0.IN1
SINE[0] => LessThan0.IN48
SINE[1] => LessThan0.IN47
SINE[2] => LessThan0.IN46
SINE[3] => LessThan0.IN45
SINE[4] => LessThan0.IN44
SINE[5] => LessThan0.IN43
SINE[6] => LessThan0.IN42
SINE[7] => LessThan0.IN41
SINE[8] => LessThan0.IN40
SINE[9] => LessThan0.IN39
SINE[10] => LessThan0.IN38
SINE[11] => LessThan0.IN37
SINE[12] => LessThan0.IN36
SINE[13] => LessThan0.IN35
SINE[14] => LessThan0.IN34
SINE[15] => LessThan0.IN33
SINE[16] => LessThan0.IN32
SINE[17] => LessThan0.IN31
SINE[18] => LessThan0.IN30
SINE[19] => LessThan0.IN29
SINE[20] => LessThan0.IN28
SINE[21] => LessThan0.IN27
SINE[22] => LessThan0.IN26
SINE[23] => LessThan0.IN25
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_MODULATION:inst27
CLK => S_OUT~reg0.CLK
MODULATION => S_OUT.OUTPUTSELECT
S_TRIANGLE => S_OUT.DATAA
S_VECTOR => S_OUT.DATAB
S_OUT <= S_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_COMPARATOR:inst24
CLK => OUT~reg0.CLK
TRIANGLE[0] => LessThan0.IN24
TRIANGLE[1] => LessThan0.IN23
TRIANGLE[2] => LessThan0.IN22
TRIANGLE[3] => LessThan0.IN21
TRIANGLE[4] => LessThan0.IN20
TRIANGLE[5] => LessThan0.IN19
TRIANGLE[6] => LessThan0.IN18
TRIANGLE[7] => LessThan0.IN17
TRIANGLE[8] => LessThan0.IN16
TRIANGLE[9] => LessThan0.IN15
TRIANGLE[10] => LessThan0.IN14
TRIANGLE[11] => LessThan0.IN13
TRIANGLE[12] => LessThan0.IN12
TRIANGLE[13] => LessThan0.IN11
TRIANGLE[14] => LessThan0.IN10
TRIANGLE[15] => LessThan0.IN9
TRIANGLE[16] => LessThan0.IN8
TRIANGLE[17] => LessThan0.IN7
TRIANGLE[18] => LessThan0.IN6
TRIANGLE[19] => LessThan0.IN5
TRIANGLE[20] => LessThan0.IN4
TRIANGLE[21] => LessThan0.IN3
TRIANGLE[22] => LessThan0.IN2
TRIANGLE[23] => LessThan0.IN1
SINE[0] => LessThan0.IN48
SINE[1] => LessThan0.IN47
SINE[2] => LessThan0.IN46
SINE[3] => LessThan0.IN45
SINE[4] => LessThan0.IN44
SINE[5] => LessThan0.IN43
SINE[6] => LessThan0.IN42
SINE[7] => LessThan0.IN41
SINE[8] => LessThan0.IN40
SINE[9] => LessThan0.IN39
SINE[10] => LessThan0.IN38
SINE[11] => LessThan0.IN37
SINE[12] => LessThan0.IN36
SINE[13] => LessThan0.IN35
SINE[14] => LessThan0.IN34
SINE[15] => LessThan0.IN33
SINE[16] => LessThan0.IN32
SINE[17] => LessThan0.IN31
SINE[18] => LessThan0.IN30
SINE[19] => LessThan0.IN29
SINE[20] => LessThan0.IN28
SINE[21] => LessThan0.IN27
SINE[22] => LessThan0.IN26
SINE[23] => LessThan0.IN25
OUT <= OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_SWITCH_DELAY:inst17
CLK => S_LOW~reg0.CLK
CLK => S_HIGH~reg0.CLK
CLK => delay_counter[0].CLK
CLK => delay_counter[1].CLK
CLK => delay_counter[2].CLK
CLK => delay_counter[3].CLK
CLK => delay_counter[4].CLK
CLK => delay_counter[5].CLK
CLK => delay_counter[6].CLK
CLK => delay_counter[7].CLK
CLK => delay_counter[8].CLK
CLK => delay_counter[9].CLK
CLK => delay_counter[10].CLK
CLK => delay_counter[11].CLK
CLK => delay_max[0].CLK
CLK => delay_max[1].CLK
CLK => delay_max[2].CLK
CLK => delay_max[3].CLK
CLK => delay_max[4].CLK
CLK => delay_max[5].CLK
CLK => delay_max[6].CLK
CLK => delay_max[7].CLK
CLK => delay_max[8].CLK
CLK => delay_max[9].CLK
CLK => delay_max[10].CLK
CLK => delay_max[11].CLK
CLK => delay_min[0].CLK
CLK => delay_min[1].CLK
CLK => delay_min[2].CLK
CLK => delay_min[3].CLK
CLK => delay_min[4].CLK
CLK => delay_min[5].CLK
CLK => delay_min[6].CLK
CLK => delay_min[7].CLK
CLK => delay_min[8].CLK
CLK => delay_min[9].CLK
CLK => delay_min[10].CLK
CLK => delay_min[11].CLK
ENABLE => S_HIGH.OUTPUTSELECT
ENABLE => S_LOW.OUTPUTSELECT
DELAY[0] => Equal0.IN11
DELAY[0] => Add0.IN13
DELAY[0] => delay_max[0].DATAIN
DELAY[1] => Equal0.IN10
DELAY[1] => Add0.IN12
DELAY[1] => delay_max[1].DATAIN
DELAY[2] => Equal0.IN9
DELAY[2] => Add0.IN11
DELAY[2] => delay_max[2].DATAIN
DELAY[3] => Equal0.IN8
DELAY[3] => Add0.IN10
DELAY[3] => delay_max[3].DATAIN
DELAY[4] => Equal0.IN7
DELAY[4] => Add0.IN9
DELAY[4] => delay_max[4].DATAIN
DELAY[5] => Equal0.IN6
DELAY[5] => Add0.IN8
DELAY[5] => delay_max[5].DATAIN
DELAY[6] => Equal0.IN5
DELAY[6] => Add0.IN7
DELAY[6] => delay_max[6].DATAIN
DELAY[7] => Equal0.IN4
DELAY[7] => Add0.IN6
DELAY[7] => delay_max[7].DATAIN
DELAY[8] => Equal0.IN3
DELAY[8] => Add0.IN5
DELAY[8] => delay_max[8].DATAIN
DELAY[9] => Equal0.IN2
DELAY[9] => Add0.IN4
DELAY[9] => delay_max[9].DATAIN
DELAY[10] => Equal0.IN1
DELAY[10] => Add0.IN3
DELAY[10] => delay_max[10].DATAIN
S_IN => always1.IN1
S_IN => always2.IN1
S_IN => always2.IN1
S_IN => always1.IN1
S_HIGH <= S_HIGH~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_LOW <= S_LOW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|AC_MOTOR_SWITCH_DELAY:inst16
CLK => S_LOW~reg0.CLK
CLK => S_HIGH~reg0.CLK
CLK => delay_counter[0].CLK
CLK => delay_counter[1].CLK
CLK => delay_counter[2].CLK
CLK => delay_counter[3].CLK
CLK => delay_counter[4].CLK
CLK => delay_counter[5].CLK
CLK => delay_counter[6].CLK
CLK => delay_counter[7].CLK
CLK => delay_counter[8].CLK
CLK => delay_counter[9].CLK
CLK => delay_counter[10].CLK
CLK => delay_counter[11].CLK
CLK => delay_max[0].CLK
CLK => delay_max[1].CLK
CLK => delay_max[2].CLK
CLK => delay_max[3].CLK
CLK => delay_max[4].CLK
CLK => delay_max[5].CLK
CLK => delay_max[6].CLK
CLK => delay_max[7].CLK
CLK => delay_max[8].CLK
CLK => delay_max[9].CLK
CLK => delay_max[10].CLK
CLK => delay_max[11].CLK
CLK => delay_min[0].CLK
CLK => delay_min[1].CLK
CLK => delay_min[2].CLK
CLK => delay_min[3].CLK
CLK => delay_min[4].CLK
CLK => delay_min[5].CLK
CLK => delay_min[6].CLK
CLK => delay_min[7].CLK
CLK => delay_min[8].CLK
CLK => delay_min[9].CLK
CLK => delay_min[10].CLK
CLK => delay_min[11].CLK
ENABLE => S_HIGH.OUTPUTSELECT
ENABLE => S_LOW.OUTPUTSELECT
DELAY[0] => Equal0.IN11
DELAY[0] => Add0.IN13
DELAY[0] => delay_max[0].DATAIN
DELAY[1] => Equal0.IN10
DELAY[1] => Add0.IN12
DELAY[1] => delay_max[1].DATAIN
DELAY[2] => Equal0.IN9
DELAY[2] => Add0.IN11
DELAY[2] => delay_max[2].DATAIN
DELAY[3] => Equal0.IN8
DELAY[3] => Add0.IN10
DELAY[3] => delay_max[3].DATAIN
DELAY[4] => Equal0.IN7
DELAY[4] => Add0.IN9
DELAY[4] => delay_max[4].DATAIN
DELAY[5] => Equal0.IN6
DELAY[5] => Add0.IN8
DELAY[5] => delay_max[5].DATAIN
DELAY[6] => Equal0.IN5
DELAY[6] => Add0.IN7
DELAY[6] => delay_max[6].DATAIN
DELAY[7] => Equal0.IN4
DELAY[7] => Add0.IN6
DELAY[7] => delay_max[7].DATAIN
DELAY[8] => Equal0.IN3
DELAY[8] => Add0.IN5
DELAY[8] => delay_max[8].DATAIN
DELAY[9] => Equal0.IN2
DELAY[9] => Add0.IN4
DELAY[9] => delay_max[9].DATAIN
DELAY[10] => Equal0.IN1
DELAY[10] => Add0.IN3
DELAY[10] => delay_max[10].DATAIN
S_IN => always1.IN1
S_IN => always2.IN1
S_IN => always2.IN1
S_IN => always1.IN1
S_HIGH <= S_HIGH~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_LOW <= S_LOW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb
CLK => ctr_adc_latch[0].CLK
CLK => ctr_adc_latch[1].CLK
CLK => ctr_adc_latch[2].CLK
CLK => ctr_adc_latch[3].CLK
CLK => ctr_adc_latch[4].CLK
CLK => ctr_adc_latch[5].CLK
CLK => ctr_adc_latch[6].CLK
CLK => ctr_adc_latch[7].CLK
CLK => ctr_adc_latch[8].CLK
CLK => ctr_adc_latch[9].CLK
CLK => ctr_adc_latch[10].CLK
CLK => ctr_adc_latch[11].CLK
CLK => ADC_LATCH~reg0.CLK
CLK => value_temp_adc_latch[0].CLK
CLK => value_temp_adc_latch[1].CLK
CLK => value_temp_adc_latch[2].CLK
CLK => value_temp_adc_latch[3].CLK
CLK => value_temp_adc_latch[4].CLK
CLK => value_temp_adc_latch[5].CLK
CLK => value_temp_adc_latch[6].CLK
CLK => value_temp_adc_latch[7].CLK
CLK => value_temp_adc_latch[8].CLK
CLK => value_temp_adc_latch[9].CLK
CLK => value_temp_adc_latch[10].CLK
CLK => value_temp_adc_latch[11].CLK
CLK => OUT2~reg0.CLK
CLK => OUT1~reg0.CLK
CLK => ctr[0].CLK
CLK => ctr[1].CLK
CLK => ctr[2].CLK
CLK => ctr[3].CLK
CLK => ctr[4].CLK
CLK => ctr[5].CLK
CLK => ctr[6].CLK
CLK => ctr[7].CLK
CLK => ctr[8].CLK
CLK => ctr[9].CLK
CLK => ctr[10].CLK
CLK => ctr[11].CLK
CLK => ctr_dir.CLK
CLK => adc_cmp_en.CLK
CLK => ctr_adc_latch_en.CLK
CLK => adc_cmp_temp[0].CLK
CLK => adc_cmp_temp[1].CLK
CLK => adc_cmp_temp[2].CLK
CLK => adc_cmp_temp[3].CLK
CLK => adc_cmp_temp[4].CLK
CLK => adc_cmp_temp[5].CLK
CLK => adc_cmp_temp[6].CLK
CLK => adc_cmp_temp[7].CLK
CLK => adc_cmp_temp[8].CLK
CLK => adc_cmp_temp[9].CLK
CLK => adc_cmp_temp[10].CLK
CLK => adc_cmp_temp[11].CLK
CLK => value_temp[0].CLK
CLK => value_temp[1].CLK
CLK => value_temp[2].CLK
CLK => value_temp[3].CLK
CLK => value_temp[4].CLK
CLK => value_temp[5].CLK
CLK => value_temp[6].CLK
CLK => value_temp[7].CLK
CLK => value_temp[8].CLK
CLK => value_temp[9].CLK
CLK => value_temp[10].CLK
CLK => value_temp[11].CLK
CLK => ccw_temp.CLK
CLK => cw_temp.CLK
CLK => en_adc.CLK
CLK => adc_temp[0].CLK
CLK => adc_temp[1].CLK
CLK => adc_temp[2].CLK
CLK => adc_temp[3].CLK
CLK => adc_temp[4].CLK
CLK => adc_temp[5].CLK
CLK => adc_temp[6].CLK
CLK => adc_temp[7].CLK
CLK => adc_temp[8].CLK
CLK => adc_temp[9].CLK
CLK => adc_temp[10].CLK
CLK => adc_temp[11].CLK
ENABLE => EN2.DATAIN
ENABLE => EN1.DATAIN
CW => cw_temp.DATAIN
CCW => ccw_temp.DATAIN
VALUE[0] => LessThan1.IN24
VALUE[0] => value_temp.DATAB
VALUE[1] => LessThan1.IN23
VALUE[1] => value_temp.DATAB
VALUE[2] => LessThan1.IN22
VALUE[2] => value_temp.DATAB
VALUE[3] => LessThan1.IN21
VALUE[3] => value_temp.DATAB
VALUE[4] => LessThan1.IN20
VALUE[4] => value_temp.DATAB
VALUE[5] => LessThan1.IN19
VALUE[5] => value_temp.DATAB
VALUE[6] => LessThan1.IN18
VALUE[6] => value_temp.DATAB
VALUE[7] => LessThan1.IN17
VALUE[7] => value_temp.DATAB
VALUE[8] => LessThan1.IN16
VALUE[8] => value_temp.DATAB
VALUE[9] => LessThan1.IN15
VALUE[9] => value_temp.DATAB
VALUE[10] => LessThan1.IN14
VALUE[10] => value_temp.DATAB
VALUE[11] => LessThan1.IN13
VALUE[11] => value_temp.DATAB
ADC_CMP[0] => LessThan2.IN24
ADC_CMP[0] => adc_cmp_temp.DATAB
ADC_CMP[1] => LessThan2.IN23
ADC_CMP[1] => adc_cmp_temp.DATAB
ADC_CMP[2] => LessThan2.IN22
ADC_CMP[2] => adc_cmp_temp.DATAB
ADC_CMP[3] => LessThan2.IN21
ADC_CMP[3] => adc_cmp_temp.DATAB
ADC_CMP[4] => LessThan2.IN20
ADC_CMP[4] => adc_cmp_temp.DATAB
ADC_CMP[5] => LessThan2.IN19
ADC_CMP[5] => adc_cmp_temp.DATAB
ADC_CMP[6] => LessThan2.IN18
ADC_CMP[6] => adc_cmp_temp.DATAB
ADC_CMP[7] => LessThan2.IN17
ADC_CMP[7] => adc_cmp_temp.DATAB
ADC_CMP[8] => LessThan2.IN16
ADC_CMP[8] => adc_cmp_temp.DATAB
ADC_CMP[9] => LessThan2.IN15
ADC_CMP[9] => adc_cmp_temp.DATAB
ADC_CMP[10] => LessThan2.IN14
ADC_CMP[10] => adc_cmp_temp.DATAB
ADC_CMP[11] => LessThan2.IN13
ADC_CMP[11] => adc_cmp_temp.DATAB
ADC[0] => adc_temp[0].DATAIN
ADC[1] => adc_temp[1].DATAIN
ADC[2] => adc_temp[2].DATAIN
ADC[3] => adc_temp[3].DATAIN
ADC[4] => adc_temp[4].DATAIN
ADC[5] => adc_temp[5].DATAIN
ADC[6] => adc_temp[6].DATAIN
ADC[7] => adc_temp[7].DATAIN
ADC[8] => adc_temp[8].DATAIN
ADC[9] => adc_temp[9].DATAIN
ADC[10] => adc_temp[10].DATAIN
ADC[11] => adc_temp[11].DATAIN
OUT1 <= OUT1~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT2 <= OUT2~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN1 <= ENABLE.DB_MAX_OUTPUT_PORT_TYPE
EN2 <= ENABLE.DB_MAX_OUTPUT_PORT_TYPE
ADC_LATCH <= ADC_LATCH~reg0.DB_MAX_OUTPUT_PORT_TYPE


