

================================================================
== Vitis HLS Report for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'
================================================================
* Date:           Fri Dec  9 11:04:57 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      283|  10.000 ns|  1.415 us|    2|  283|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SKIP_X_SKIP_Y  |        0|      281|        30|          4|          2|  0 ~ 64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 4, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 33 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 34 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 35 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 36 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 37 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln10_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln10"   --->   Operation 44 'read' 'trunc_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound"   --->   Operation 45 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m2"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j2"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k2"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%k2_2 = load i7 %k2" [src/fft.cpp:22]   --->   Operation 53 'load' 'k2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%j1_1 = load i32 %j1"   --->   Operation 54 'load' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%m1_1 = load i32 %m1"   --->   Operation 55 'load' 'm1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten"   --->   Operation 56 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i32 %m1_1"   --->   Operation 57 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1027_3 = trunc i32 %j1_1"   --->   Operation 58 'trunc' 'trunc_ln1027_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = trunc i32 %m1_1"   --->   Operation 59 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty_73 = trunc i32 %j1_1"   --->   Operation 60 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%add40 = add i6 %trunc_ln1027_3, i6 %trunc_ln1027"   --->   Operation 61 'add' 'add40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.33ns)   --->   "%empty_74 = xor i1 %empty_73, i1 %empty"   --->   Operation 62 'xor' 'empty_74' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read"   --->   Operation 63 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.98ns)   --->   "%add_ln1027 = add i14 %indvar_flatten_load, i14 1"   --->   Operation 64 'add' 'add_ln1027' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.end_ifconv, void %if.end199.loopexit225.exitStub"   --->   Operation 65 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%j2_load = load i32 %j2"   --->   Operation 66 'load' 'j2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.11ns)   --->   "%icmp_ln50 = icmp_ult  i32 %j1_1, i32 31" [src/fft.cpp:50]   --->   Operation 67 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.20ns)   --->   "%j1_5 = add i32 %j1_1, i32 1" [src/fft.cpp:52]   --->   Operation 68 'add' 'j1_5' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.11ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j1_1, i32 31" [src/fft.cpp:54]   --->   Operation 69 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.20ns)   --->   "%add_ln57 = add i32 %m1_1, i32 64" [src/fft.cpp:57]   --->   Operation 70 'add' 'add_ln57' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node j1_7)   --->   "%j1_6 = select i1 %icmp_ln54, i32 0, i32 %j1_1" [src/fft.cpp:54]   --->   Operation 71 'select' 'j1_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m1_5)   --->   "%m1_4 = select i1 %icmp_ln54, i32 %add_ln57, i32 %m1_1" [src/fft.cpp:54]   --->   Operation 72 'select' 'm1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_7 = select i1 %icmp_ln50, i32 %j1_5, i32 %j1_6" [src/fft.cpp:50]   --->   Operation 73 'select' 'j1_7' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_5 = select i1 %icmp_ln50, i32 %m1_1, i32 %m1_4" [src/fft.cpp:50]   --->   Operation 74 'select' 'm1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.86ns)   --->   "%icmp_ln1027_6 = icmp_eq  i7 %k2_2, i7 %trunc_ln10_read"   --->   Operation 75 'icmp' 'icmp_ln1027_6' <Predicate = (!icmp_ln1027)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.52ns)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_6, i32 0, i32 %j2_load"   --->   Operation 76 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.52ns)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_6, i32 %j1_7, i32 %j1_1"   --->   Operation 77 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1027_4 = trunc i32 %select_ln1027_3"   --->   Operation 78 'trunc' 'trunc_ln1027_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1027_5 = trunc i32 %m1_5"   --->   Operation 79 'trunc' 'trunc_ln1027_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1027_6 = trunc i32 %j1_7"   --->   Operation 80 'trunc' 'trunc_ln1027_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_5)   --->   "%empty_75 = trunc i32 %m1_5" [src/fft.cpp:50]   --->   Operation 81 'trunc' 'empty_75' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_5)   --->   "%empty_76 = trunc i32 %j1_7" [src/fft.cpp:50]   --->   Operation 82 'trunc' 'empty_76' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.88ns)   --->   "%add40_mid1 = add i6 %trunc_ln1027_6, i6 %trunc_ln1027_5"   --->   Operation 83 'add' 'add40_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_5)   --->   "%p_mid16 = xor i1 %empty_76, i1 %empty_75" [src/fft.cpp:50]   --->   Operation 84 'xor' 'p_mid16' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln1027_5 = select i1 %icmp_ln1027_6, i1 %p_mid16, i1 %empty_74"   --->   Operation 85 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.52ns)   --->   "%select_ln1027_6 = select i1 %icmp_ln1027_6, i32 %m1_5, i32 %m1_1"   --->   Operation 86 'select' 'select_ln1027_6' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1027_8 = trunc i32 %select_ln1027_2"   --->   Operation 87 'trunc' 'trunc_ln1027_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1027_9 = trunc i32 %select_ln1027_2"   --->   Operation 88 'trunc' 'trunc_ln1027_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %select_ln1027_2" [src/fft.cpp:27]   --->   Operation 89 'zext' 'zext_ln27' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%w_9_addr_1 = getelementptr i16 %w_9, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 90 'getelementptr' 'w_9_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%w_14_addr_1 = getelementptr i16 %w_14, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 91 'getelementptr' 'w_14_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_9_addr_1" [src/fft.cpp:27]   --->   Operation 92 'load' 'w2_M_real' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_2 : Operation 93 [2/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_14_addr_1" [src/fft.cpp:27]   --->   Operation 93 'load' 'w2_M_imag' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %select_ln1027_2" [src/fft.cpp:29]   --->   Operation 94 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %select_ln1027_2" [src/fft.cpp:29]   --->   Operation 95 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %select_ln1027_5, void %arrayidx9017.02269.case.0, void %arrayidx9017.02269.case.1" [src/fft.cpp:36]   --->   Operation 96 'br' 'br_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx11920.123316.exit_ifconv" [src/fft.cpp:39]   --->   Operation 97 'br' 'br_ln39' <Predicate = (!icmp_ln1027 & !select_ln1027_5)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx11920.123316.exit_ifconv" [src/fft.cpp:39]   --->   Operation 98 'br' 'br_ln39' <Predicate = (!icmp_ln1027 & select_ln1027_5)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %k2_2, i7 1" [src/fft.cpp:22]   --->   Operation 99 'add' 'add_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%k2_3 = select i1 %icmp_ln1027_6, i7 1, i7 %add_ln22" [src/fft.cpp:22]   --->   Operation 100 'select' 'k2_3' <Predicate = (!icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten" [src/fft.cpp:22]   --->   Operation 101 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_6, i32 %m1" [src/fft.cpp:22]   --->   Operation 102 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_3, i32 %j1" [src/fft.cpp:22]   --->   Operation 103 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln22 = store i7 %k2_3, i7 %k2" [src/fft.cpp:22]   --->   Operation 104 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%m2_load = load i32 %m2"   --->   Operation 105 'load' 'm2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_6)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.52ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_6, i32 0, i32 %m2_load"   --->   Operation 106 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.44ns)   --->   "%select_ln1027_4 = select i1 %icmp_ln1027_6, i6 %add40_mid1, i6 %add40"   --->   Operation 107 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %select_ln1027_3"   --->   Operation 108 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%w_9_addr = getelementptr i16 %w_9, i64 0, i64 %zext_ln1027"   --->   Operation 109 'getelementptr' 'w_9_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (0.79ns)   --->   "%w_9_load = load i5 %w_9_addr"   --->   Operation 110 'load' 'w_9_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%w_14_addr = getelementptr i16 %w_14, i64 0, i64 %zext_ln1027"   --->   Operation 111 'getelementptr' 'w_14_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (0.79ns)   --->   "%w_14_load = load i5 %w_14_addr"   --->   Operation 112 'load' 'w_14_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln1027_4, i32 1, i32 5"   --->   Operation 113 'partselect' 'p_cast_mid2_v' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1027_7 = trunc i32 %select_ln1027"   --->   Operation 114 'trunc' 'trunc_ln1027_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 115 [1/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_9_addr_1" [src/fft.cpp:27]   --->   Operation 115 'load' 'w2_M_real' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 116 [1/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_14_addr_1" [src/fft.cpp:27]   --->   Operation 116 'load' 'w2_M_imag' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 117 [1/1] (0.87ns)   --->   "%add_ln28 = add i5 %trunc_ln1027_9, i5 %trunc_ln1027_4" [src/fft.cpp:28]   --->   Operation 117 'add' 'add_ln28' <Predicate = (!icmp_ln1027)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %select_ln1027" [src/fft.cpp:29]   --->   Operation 118 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %select_ln1027" [src/fft.cpp:29]   --->   Operation 119 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.96ns)   --->   "%add_ln29 = add i12 %trunc_ln1027_8, i12 %trunc_ln1027_7" [src/fft.cpp:29]   --->   Operation 120 'add' 'add_ln29' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.94ns)   --->   "%add_ln29_1 = add i11 %trunc_ln29_3, i11 %trunc_ln29_2" [src/fft.cpp:29]   --->   Operation 121 'add' 'add_ln29_1' <Predicate = (!icmp_ln1027)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.96ns)   --->   "%add_ln30 = add i12 %add_ln29, i12 32" [src/fft.cpp:30]   --->   Operation 122 'add' 'add_ln30' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.94ns)   --->   "%add_ln30_1 = add i11 %add_ln29_1, i11 32" [src/fft.cpp:30]   --->   Operation 123 'add' 'add_ln30_1' <Predicate = (!icmp_ln1027)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln29_1, i32 1, i32 10" [src/fft.cpp:36]   --->   Operation 124 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.33ns)   --->   "%xor_ln36 = xor i1 %trunc_ln29_1, i1 %trunc_ln29" [src/fft.cpp:36]   --->   Operation 125 'xor' 'xor_ln36' <Predicate = (!icmp_ln1027)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln30_1, i32 1, i32 10" [src/fft.cpp:37]   --->   Operation 126 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %xor_ln36, void %arrayidx11920.123316.case.0107, void %arrayidx11920.123316.case.1108" [src/fft.cpp:36]   --->   Operation 127 'br' 'br_ln36' <Predicate = (!icmp_ln1027 & !select_ln1027_5)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %xor_ln36, void %arrayidx11920.123316.case.0111, void %arrayidx11920.123316.case.1112" [src/fft.cpp:36]   --->   Operation 128 'br' 'br_ln36' <Predicate = (!icmp_ln1027 & select_ln1027_5)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.11ns)   --->   "%icmp_ln40 = icmp_ult  i32 %select_ln1027_2, i32 31" [src/fft.cpp:40]   --->   Operation 129 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (1.20ns)   --->   "%j2_1 = add i32 %select_ln1027_2, i32 1" [src/fft.cpp:42]   --->   Operation 130 'add' 'j2_1' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.11ns)   --->   "%icmp_ln44 = icmp_eq  i32 %select_ln1027_2, i32 31" [src/fft.cpp:44]   --->   Operation 131 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (1.20ns)   --->   "%add_ln47 = add i32 %select_ln1027, i32 64" [src/fft.cpp:47]   --->   Operation 132 'add' 'add_ln47' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node j2_3)   --->   "%j2_2 = select i1 %icmp_ln44, i32 0, i32 %select_ln1027_2" [src/fft.cpp:44]   --->   Operation 133 'select' 'j2_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node m2_2)   --->   "%m2_1 = select i1 %icmp_ln44, i32 %add_ln47, i32 %select_ln1027" [src/fft.cpp:44]   --->   Operation 134 'select' 'm2_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.52ns) (out node of the LUT)   --->   "%j2_3 = select i1 %icmp_ln40, i32 %j2_1, i32 %j2_2" [src/fft.cpp:40]   --->   Operation 135 'select' 'j2_3' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.52ns) (out node of the LUT)   --->   "%m2_2 = select i1 %icmp_ln40, i32 %select_ln1027, i32 %m2_1" [src/fft.cpp:40]   --->   Operation 136 'select' 'm2_2' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %m2_2, i32 %m2" [src/fft.cpp:22]   --->   Operation 137 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 138 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %j2_3, i32 %j2" [src/fft.cpp:22]   --->   Operation 138 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body26" [src/fft.cpp:22]   --->   Operation 139 'br' 'br_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.72>
ST_4 : Operation 140 [1/1] (0.40ns)   --->   "%xor_ln1027 = xor i6 %select_ln1027_4, i6 32"   --->   Operation 140 'xor' 'xor_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %xor_ln1027, i6 0"   --->   Operation 141 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln1027_4, i6 0"   --->   Operation 142 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 143 [1/2] (0.79ns)   --->   "%w_9_load = load i5 %w_9_addr"   --->   Operation 143 'load' 'w_9_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 144 [1/2] (0.79ns)   --->   "%w_14_load = load i5 %w_14_addr"   --->   Operation 144 'load' 'w_14_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_cast30_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %xor_ln1027, i32 1, i32 5"   --->   Operation 145 'partselect' 'p_cast30_mid2_v' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %add_ln28" [src/fft.cpp:28]   --->   Operation 146 'zext' 'zext_ln28' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%w_9_addr_2 = getelementptr i16 %w_9, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 147 'getelementptr' 'w_9_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%w_14_addr_2 = getelementptr i16 %w_14, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 148 'getelementptr' 'w_14_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_9_addr_2" [src/fft.cpp:28]   --->   Operation 149 'load' 'w12_M_real' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 150 [2/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_14_addr_2" [src/fft.cpp:28]   --->   Operation 150 'load' 'w12_M_imag' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 151 [1/1] (0.96ns)   --->   "%add_ln388 = add i12 %tmp_s, i12 %add_ln29"   --->   Operation 151 'add' 'add_ln388' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i12 %add_ln388"   --->   Operation 152 'zext' 'zext_ln388' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388"   --->   Operation 153 'getelementptr' 'I_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.96ns)   --->   "%add_ln328 = add i12 %tmp_8, i12 %add_ln29"   --->   Operation 154 'add' 'add_ln328' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 155 'load' 'I_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 156 [1/1] (0.96ns)   --->   "%add_ln388_1 = add i12 %tmp_8, i12 %add_ln30"   --->   Operation 156 'add' 'add_ln388_1' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln388_5 = zext i12 %add_ln388_1"   --->   Operation 157 'zext' 'zext_ln388_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%I_addr_1 = getelementptr i32 %I, i64 0, i64 %zext_ln388_5"   --->   Operation 158 'getelementptr' 'I_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.96ns)   --->   "%add_ln388_2 = add i12 %tmp_s, i12 %add_ln30"   --->   Operation 159 'add' 'add_ln388_2' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [2/2] (1.35ns)   --->   "%I_load_1 = load i12 %I_addr_1"   --->   Operation 160 'load' 'I_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 161 [1/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_9_addr_2" [src/fft.cpp:28]   --->   Operation 161 'load' 'w12_M_real' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 162 [1/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_14_addr_2" [src/fft.cpp:28]   --->   Operation 162 'load' 'w12_M_imag' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 163 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 163 'load' 'I_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %I_load"   --->   Operation 164 'trunc' 'trunc_ln388' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31"   --->   Operation 165 'partselect' 'trunc_ln388_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln388_6 = zext i12 %add_ln388_2"   --->   Operation 166 'zext' 'zext_ln388_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%I_addr_2 = getelementptr i32 %I, i64 0, i64 %zext_ln388_6"   --->   Operation 167 'getelementptr' 'I_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 168 [1/2] (1.35ns)   --->   "%I_load_1 = load i12 %I_addr_1"   --->   Operation 168 'load' 'I_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln388_6 = trunc i32 %I_load_1"   --->   Operation 169 'trunc' 'trunc_ln388_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_r_M_real_21 = bitcast i16 %trunc_ln388_6"   --->   Operation 170 'bitcast' 'p_r_M_real_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln388_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_1, i32 16, i32 31"   --->   Operation 171 'partselect' 'trunc_ln388_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%p_r_M_imag_23 = bitcast i16 %trunc_ln388_3"   --->   Operation 172 'bitcast' 'p_r_M_imag_23' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 173 [2/2] (1.35ns)   --->   "%I_load_2 = load i12 %I_addr_2"   --->   Operation 173 'load' 'I_load_2' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 174 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_1"   --->   Operation 175 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load"   --->   Operation 176 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load"   --->   Operation 177 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load"   --->   Operation 178 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/2] (1.35ns)   --->   "%I_load_2 = load i12 %I_addr_2"   --->   Operation 179 'load' 'I_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln388_7 = trunc i32 %I_load_2"   --->   Operation 180 'trunc' 'trunc_ln388_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%p_r_M_real_23 = bitcast i16 %trunc_ln388_7"   --->   Operation 181 'bitcast' 'p_r_M_real_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln388_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_2, i32 16, i32 31"   --->   Operation 182 'partselect' 'trunc_ln388_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%p_r_M_imag_25 = bitcast i16 %trunc_ln388_5"   --->   Operation 183 'bitcast' 'p_r_M_imag_25' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 184 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load"   --->   Operation 184 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load"   --->   Operation 185 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load"   --->   Operation 186 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load"   --->   Operation 187 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [4/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real"   --->   Operation 188 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [4/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag"   --->   Operation 189 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 190 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load"   --->   Operation 190 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load"   --->   Operation 191 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load"   --->   Operation 192 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load"   --->   Operation 193 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [3/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real"   --->   Operation 194 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [3/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag"   --->   Operation 195 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [4/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag"   --->   Operation 196 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [4/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real"   --->   Operation 197 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [4/4] (2.62ns)   --->   "%mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real"   --->   Operation 198 'hmul' 'mul_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 199 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load"   --->   Operation 199 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load"   --->   Operation 200 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load"   --->   Operation 201 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load"   --->   Operation 202 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [2/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real"   --->   Operation 203 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [2/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag"   --->   Operation 204 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [3/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag"   --->   Operation 205 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [3/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real"   --->   Operation 206 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [3/4] (2.62ns)   --->   "%mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real"   --->   Operation 207 'hmul' 'mul_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [4/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag"   --->   Operation 208 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [4/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag"   --->   Operation 209 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [4/4] (2.62ns)   --->   "%mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real"   --->   Operation 210 'hmul' 'mul9_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 211 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 211 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load"   --->   Operation 212 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/4] (2.62ns)   --->   "%mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real"   --->   Operation 213 'hmul' 'mul_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/4] (2.62ns)   --->   "%mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag"   --->   Operation 214 'hmul' 'mul3_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [2/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag"   --->   Operation 215 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [2/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real"   --->   Operation 216 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [2/4] (2.62ns)   --->   "%mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real"   --->   Operation 217 'hmul' 'mul_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [3/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag"   --->   Operation 218 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [3/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag"   --->   Operation 219 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [3/4] (2.62ns)   --->   "%mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real"   --->   Operation 220 'hmul' 'mul9_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i12 %add_ln328"   --->   Operation 221 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%I_addr_3 = getelementptr i32 %I, i64 0, i64 %zext_ln328"   --->   Operation 222 'getelementptr' 'I_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 223 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [5/5] (2.95ns)   --->   "%p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 224 'hadd' 'p_r_M_imag_29' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [5/5] (2.95ns)   --->   "%p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 225 'hsub' 'p_r_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/4] (2.62ns)   --->   "%mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag"   --->   Operation 226 'hmul' 'mul6_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/4] (2.62ns)   --->   "%mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real"   --->   Operation 227 'hmul' 'mul9_i_i1' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/4] (2.62ns)   --->   "%mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real"   --->   Operation 228 'hmul' 'mul_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [2/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag"   --->   Operation 229 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [2/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag"   --->   Operation 230 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [2/4] (2.62ns)   --->   "%mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real"   --->   Operation 231 'hmul' 'mul9_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [2/2] (1.35ns)   --->   "%I_load_3 = load i12 %I_addr_3"   --->   Operation 232 'load' 'I_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 233 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 233 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [4/5] (2.95ns)   --->   "%p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 234 'hadd' 'p_r_M_imag_29' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [4/5] (2.95ns)   --->   "%p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 235 'hsub' 'p_r_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [5/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 236 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag"   --->   Operation 237 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag"   --->   Operation 238 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/4] (2.62ns)   --->   "%mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real"   --->   Operation 239 'hmul' 'mul9_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [1/2] (1.35ns)   --->   "%I_load_3 = load i12 %I_addr_3"   --->   Operation 240 'load' 'I_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i32 %I_load_3"   --->   Operation 241 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%p_r_M_real_25 = bitcast i16 %trunc_ln328"   --->   Operation 242 'bitcast' 'p_r_M_real_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln328_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_3, i32 16, i32 31"   --->   Operation 243 'partselect' 'trunc_ln328_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%p_r_M_imag_27 = bitcast i16 %trunc_ln328_1"   --->   Operation 244 'bitcast' 'p_r_M_imag_27' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 245 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 245 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [3/5] (2.95ns)   --->   "%p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 246 'hadd' 'p_r_M_imag_29' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [3/5] (2.95ns)   --->   "%p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 247 'hsub' 'p_r_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [4/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 248 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [5/5] (2.95ns)   --->   "%p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2"   --->   Operation 249 'hsub' 'p_r_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [5/5] (2.95ns)   --->   "%p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2"   --->   Operation 250 'hadd' 'p_r_M_imag_38' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 251 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 251 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [2/5] (2.95ns)   --->   "%p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 252 'hadd' 'p_r_M_imag_29' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [2/5] (2.95ns)   --->   "%p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 253 'hsub' 'p_r_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [3/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 254 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [4/5] (2.95ns)   --->   "%p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2"   --->   Operation 255 'hsub' 'p_r_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [4/5] (2.95ns)   --->   "%p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2"   --->   Operation 256 'hadd' 'p_r_M_imag_38' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 257 [1/5] (2.95ns)   --->   "%p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 257 'hadd' 'p_r_M_imag_29' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/5] (2.95ns)   --->   "%p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1"   --->   Operation 258 'hsub' 'p_r_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [2/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 259 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [3/5] (2.95ns)   --->   "%p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2"   --->   Operation 260 'hsub' 'p_r_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [3/5] (2.95ns)   --->   "%p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2"   --->   Operation 261 'hadd' 'p_r_M_imag_38' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 262 [1/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1"   --->   Operation 262 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [2/5] (2.95ns)   --->   "%p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2"   --->   Operation 263 'hsub' 'p_r_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [2/5] (2.95ns)   --->   "%p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2"   --->   Operation 264 'hadd' 'p_r_M_imag_38' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [5/5] (2.95ns)   --->   "%p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 265 'hadd' 'p_r_M_real_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [5/5] (2.95ns)   --->   "%p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 266 'hsub' 'p_r_M_real_32' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 267 [1/5] (2.95ns)   --->   "%p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2"   --->   Operation 267 'hsub' 'p_r_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [1/5] (2.95ns)   --->   "%p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2"   --->   Operation 268 'hadd' 'p_r_M_imag_38' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [4/5] (2.95ns)   --->   "%p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 269 'hadd' 'p_r_M_real_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [5/5] (2.95ns)   --->   "%p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 270 'hadd' 'p_r_M_imag_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [4/5] (2.95ns)   --->   "%p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 271 'hsub' 'p_r_M_real_32' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [5/5] (2.95ns)   --->   "%p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 272 'hsub' 'p_r_M_imag_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 273 [3/5] (2.95ns)   --->   "%p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 273 'hadd' 'p_r_M_real_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 274 [4/5] (2.95ns)   --->   "%p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 274 'hadd' 'p_r_M_imag_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 275 [5/5] (2.95ns)   --->   "%p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4"   --->   Operation 275 'hadd' 'p_r_M_real_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 276 [5/5] (2.95ns)   --->   "%p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 276 'hadd' 'p_r_M_imag_39' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [3/5] (2.95ns)   --->   "%p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 277 'hsub' 'p_r_M_real_32' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [4/5] (2.95ns)   --->   "%p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 278 'hsub' 'p_r_M_imag_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [5/5] (2.95ns)   --->   "%p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4"   --->   Operation 279 'hsub' 'p_r_M_real_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [5/5] (2.95ns)   --->   "%p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 280 'hsub' 'p_r_M_imag_40' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.95>
ST_19 : Operation 281 [2/5] (2.95ns)   --->   "%p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 281 'hadd' 'p_r_M_real_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 282 [3/5] (2.95ns)   --->   "%p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 282 'hadd' 'p_r_M_imag_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [4/5] (2.95ns)   --->   "%p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4"   --->   Operation 283 'hadd' 'p_r_M_real_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [4/5] (2.95ns)   --->   "%p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 284 'hadd' 'p_r_M_imag_39' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [2/5] (2.95ns)   --->   "%p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 285 'hsub' 'p_r_M_real_32' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [3/5] (2.95ns)   --->   "%p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 286 'hsub' 'p_r_M_imag_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [4/5] (2.95ns)   --->   "%p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4"   --->   Operation 287 'hsub' 'p_r_M_real_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [4/5] (2.95ns)   --->   "%p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 288 'hsub' 'p_r_M_imag_40' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.95>
ST_20 : Operation 289 [1/5] (2.95ns)   --->   "%p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 289 'hadd' 'p_r_M_real_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [2/5] (2.95ns)   --->   "%p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 290 'hadd' 'p_r_M_imag_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [3/5] (2.95ns)   --->   "%p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4"   --->   Operation 291 'hadd' 'p_r_M_real_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [3/5] (2.95ns)   --->   "%p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 292 'hadd' 'p_r_M_imag_39' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/5] (2.95ns)   --->   "%p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3"   --->   Operation 293 'hsub' 'p_r_M_real_32' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [2/5] (2.95ns)   --->   "%p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 294 'hsub' 'p_r_M_imag_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [3/5] (2.95ns)   --->   "%p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4"   --->   Operation 295 'hsub' 'p_r_M_real_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [3/5] (2.95ns)   --->   "%p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 296 'hsub' 'p_r_M_imag_40' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.95>
ST_21 : Operation 297 [1/5] (2.95ns)   --->   "%p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 297 'hadd' 'p_r_M_imag_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [2/5] (2.95ns)   --->   "%p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4"   --->   Operation 298 'hadd' 'p_r_M_real_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [2/5] (2.95ns)   --->   "%p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 299 'hadd' 'p_r_M_imag_39' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [1/5] (2.95ns)   --->   "%p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37"   --->   Operation 300 'hsub' 'p_r_M_imag_34' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [2/5] (2.95ns)   --->   "%p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4"   --->   Operation 301 'hsub' 'p_r_M_real_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [2/5] (2.95ns)   --->   "%p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 302 'hsub' 'p_r_M_imag_40' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.95>
ST_22 : Operation 303 [1/5] (2.95ns)   --->   "%p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4"   --->   Operation 303 'hadd' 'p_r_M_real_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 304 [1/5] (2.95ns)   --->   "%p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 304 'hadd' 'p_r_M_imag_39' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/5] (2.95ns)   --->   "%p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4"   --->   Operation 305 'hsub' 'p_r_M_real_36' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/5] (2.95ns)   --->   "%p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38"   --->   Operation 306 'hsub' 'p_r_M_imag_40' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.95>
ST_23 : Operation 307 [5/5] (2.95ns)   --->   "%p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 307 'hadd' 'p_r_M_real_31' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [5/5] (2.95ns)   --->   "%p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 308 'hadd' 'p_r_M_imag_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [5/5] (2.95ns)   --->   "%p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 309 'hadd' 'p_r_M_real_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [5/5] (2.95ns)   --->   "%p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 310 'hadd' 'p_r_M_imag_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.95>
ST_24 : Operation 311 [4/5] (2.95ns)   --->   "%p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 311 'hadd' 'p_r_M_real_31' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [4/5] (2.95ns)   --->   "%p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 312 'hadd' 'p_r_M_imag_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 313 [4/5] (2.95ns)   --->   "%p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 313 'hadd' 'p_r_M_real_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [4/5] (2.95ns)   --->   "%p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 314 'hadd' 'p_r_M_imag_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [5/5] (2.95ns)   --->   "%p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 315 'hsub' 'p_r_M_real_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [5/5] (2.95ns)   --->   "%p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 316 'hsub' 'p_r_M_imag_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [5/5] (2.95ns)   --->   "%p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 317 'hsub' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.95>
ST_25 : Operation 318 [3/5] (2.95ns)   --->   "%p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 318 'hadd' 'p_r_M_real_31' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [3/5] (2.95ns)   --->   "%p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 319 'hadd' 'p_r_M_imag_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 320 [3/5] (2.95ns)   --->   "%p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 320 'hadd' 'p_r_M_real_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 321 [3/5] (2.95ns)   --->   "%p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 321 'hadd' 'p_r_M_imag_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [4/5] (2.95ns)   --->   "%p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 322 'hsub' 'p_r_M_real_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 323 [4/5] (2.95ns)   --->   "%p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 323 'hsub' 'p_r_M_imag_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [4/5] (2.95ns)   --->   "%p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 324 'hsub' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [5/5] (2.95ns)   --->   "%p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 325 'hsub' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.95>
ST_26 : Operation 326 [2/5] (2.95ns)   --->   "%p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 326 'hadd' 'p_r_M_real_31' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 327 [2/5] (2.95ns)   --->   "%p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 327 'hadd' 'p_r_M_imag_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [2/5] (2.95ns)   --->   "%p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 328 'hadd' 'p_r_M_real_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [2/5] (2.95ns)   --->   "%p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 329 'hadd' 'p_r_M_imag_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 330 [3/5] (2.95ns)   --->   "%p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 330 'hsub' 'p_r_M_real_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 331 [3/5] (2.95ns)   --->   "%p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 331 'hsub' 'p_r_M_imag_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 332 [3/5] (2.95ns)   --->   "%p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 332 'hsub' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 333 [4/5] (2.95ns)   --->   "%p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 333 'hsub' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.95>
ST_27 : Operation 334 [1/5] (2.95ns)   --->   "%p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 334 'hadd' 'p_r_M_real_31' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 335 [1/5] (2.95ns)   --->   "%p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 335 'hadd' 'p_r_M_imag_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 336 [1/5] (2.95ns)   --->   "%p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 336 'hadd' 'p_r_M_real_33' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 337 [1/5] (2.95ns)   --->   "%p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 337 'hadd' 'p_r_M_imag_35' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 338 [2/5] (2.95ns)   --->   "%p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 338 'hsub' 'p_r_M_real_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 339 [2/5] (2.95ns)   --->   "%p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 339 'hsub' 'p_r_M_imag_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [2/5] (2.95ns)   --->   "%p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 340 'hsub' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 341 [3/5] (2.95ns)   --->   "%p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 341 'hsub' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i16 %p_r_M_real_33" [src/fft.cpp:37]   --->   Operation 342 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln37_1 = bitcast i16 %p_r_M_imag_35" [src/fft.cpp:37]   --->   Operation 343 'bitcast' 'bitcast_ln37_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns)   --->   "%add3_i_i29442_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_1, i16 %bitcast_ln37" [src/fft.cpp:37]   --->   Operation 344 'bitconcatenate' 'add3_i_i29442_partset' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 409 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.95>
ST_28 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_cast_mid2_v, i5 0" [src/fft.cpp:36]   --->   Operation 345 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_cast30_mid2_v, i5 0" [src/fft.cpp:38]   --->   Operation 346 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 347 [1/1] (0.93ns)   --->   "%add_ln36 = add i10 %tmp_9, i10 %lshr_ln" [src/fft.cpp:36]   --->   Operation 347 'add' 'add_ln36' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i10 %add_ln36" [src/fft.cpp:36]   --->   Operation 348 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%X_0_0_addr = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln36" [src/fft.cpp:36]   --->   Operation 349 'getelementptr' 'X_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.93ns)   --->   "%add_ln38 = add i10 %tmp_10, i10 %lshr_ln" [src/fft.cpp:38]   --->   Operation 350 'add' 'add_ln38' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%X_0_1_addr = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln36" [src/fft.cpp:36]   --->   Operation 351 'getelementptr' 'X_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%X_1_0_addr = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln36" [src/fft.cpp:36]   --->   Operation 352 'getelementptr' 'X_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns)   --->   "%X_1_1_addr = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln36" [src/fft.cpp:36]   --->   Operation 353 'getelementptr' 'X_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 354 [1/1] (0.93ns)   --->   "%add_ln37 = add i10 %tmp_9, i10 %lshr_ln1" [src/fft.cpp:37]   --->   Operation 354 'add' 'add_ln37' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 355 [1/1] (0.93ns)   --->   "%add_ln39 = add i10 %tmp_10, i10 %lshr_ln1" [src/fft.cpp:39]   --->   Operation 355 'add' 'add_ln39' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [1/5] (2.95ns)   --->   "%p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35"   --->   Operation 356 'hsub' 'p_r_M_real_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 357 [1/5] (2.95ns)   --->   "%p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39"   --->   Operation 357 'hsub' 'p_r_M_imag_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 358 [1/5] (2.95ns)   --->   "%p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36"   --->   Operation 358 'hsub' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 359 [2/5] (2.95ns)   --->   "%p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 359 'hsub' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i16 %p_r_M_real_31" [src/fft.cpp:36]   --->   Operation 360 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i16 %p_r_M_imag_33" [src/fft.cpp:36]   --->   Operation 361 'bitcast' 'bitcast_ln36_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i16 %p_r_M_real_1" [src/fft.cpp:38]   --->   Operation 362 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast i16 %p_r_M_imag_1" [src/fft.cpp:38]   --->   Operation 363 'bitcast' 'bitcast_ln38_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_1, i16 %bitcast_ln36" [src/fft.cpp:36]   --->   Operation 364 'bitconcatenate' 'add3_i_i290_partset' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%sub3_i_i29862_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_1, i16 %bitcast_ln38" [src/fft.cpp:38]   --->   Operation 365 'bitconcatenate' 'sub3_i_i29862_partset' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 366 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i10 %X_0_0_addr" [src/fft.cpp:36]   --->   Operation 366 'store' 'store_ln36' <Predicate = (!select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 367 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i10 %X_0_1_addr" [src/fft.cpp:36]   --->   Operation 367 'store' 'store_ln36' <Predicate = (!select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 368 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i10 %X_1_0_addr" [src/fft.cpp:36]   --->   Operation 368 'store' 'store_ln36' <Predicate = (select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 369 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i10 %X_1_1_addr" [src/fft.cpp:36]   --->   Operation 369 'store' 'store_ln36' <Predicate = (select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 2.95>
ST_29 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %add_ln37" [src/fft.cpp:37]   --->   Operation 370 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 371 [1/1] (0.00ns)   --->   "%X_0_0_addr_1 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln37" [src/fft.cpp:37]   --->   Operation 371 'getelementptr' 'X_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 372 [1/1] (0.00ns)   --->   "%X_0_1_addr_1 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln37" [src/fft.cpp:37]   --->   Operation 372 'getelementptr' 'X_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 373 [1/1] (0.00ns)   --->   "%X_1_0_addr_2 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln37" [src/fft.cpp:37]   --->   Operation 373 'getelementptr' 'X_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 374 [1/1] (0.00ns)   --->   "%X_1_1_addr_1 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln37" [src/fft.cpp:37]   --->   Operation 374 'getelementptr' 'X_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 375 [1/5] (2.95ns)   --->   "%p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40"   --->   Operation 375 'hsub' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i16 %p_r_M_real_3" [src/fft.cpp:39]   --->   Operation 376 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 377 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i16 %p_r_M_imag_3" [src/fft.cpp:39]   --->   Operation 377 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 378 [1/1] (0.00ns)   --->   "%sub3_i_i30282_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_1, i16 %bitcast_ln39" [src/fft.cpp:39]   --->   Operation 378 'bitconcatenate' 'sub3_i_i30282_partset' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 379 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_0_0_addr_1" [src/fft.cpp:37]   --->   Operation 379 'store' 'store_ln37' <Predicate = (!select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 380 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_0_1_addr_1" [src/fft.cpp:37]   --->   Operation 380 'store' 'store_ln37' <Predicate = (!select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 381 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_1_0_addr_2" [src/fft.cpp:37]   --->   Operation 381 'store' 'store_ln37' <Predicate = (select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 382 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_1_1_addr_1" [src/fft.cpp:37]   --->   Operation 382 'store' 'store_ln37' <Predicate = (select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 1.35>
ST_30 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i10 %add_ln38" [src/fft.cpp:38]   --->   Operation 383 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 384 [1/1] (0.00ns)   --->   "%X_0_0_addr_2 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln38" [src/fft.cpp:38]   --->   Operation 384 'getelementptr' 'X_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 385 [1/1] (0.00ns)   --->   "%X_0_1_addr_2 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln38" [src/fft.cpp:38]   --->   Operation 385 'getelementptr' 'X_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 386 [1/1] (0.00ns)   --->   "%X_1_0_addr_3 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln38" [src/fft.cpp:38]   --->   Operation 386 'getelementptr' 'X_1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 387 [1/1] (0.00ns)   --->   "%X_1_1_addr_2 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln38" [src/fft.cpp:38]   --->   Operation 387 'getelementptr' 'X_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 388 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_0_0_addr_2" [src/fft.cpp:38]   --->   Operation 388 'store' 'store_ln38' <Predicate = (!select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 389 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_0_1_addr_2" [src/fft.cpp:38]   --->   Operation 389 'store' 'store_ln38' <Predicate = (!select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 390 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_1_0_addr_3" [src/fft.cpp:38]   --->   Operation 390 'store' 'store_ln38' <Predicate = (select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 391 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_1_1_addr_2" [src/fft.cpp:38]   --->   Operation 391 'store' 'store_ln38' <Predicate = (select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 1.35>
ST_31 : Operation 392 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str"   --->   Operation 392 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 393 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 393 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:25]   --->   Operation 394 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/fft.cpp:10]   --->   Operation 395 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %add_ln39" [src/fft.cpp:39]   --->   Operation 396 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 397 [1/1] (0.00ns)   --->   "%X_0_0_addr_3 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln39" [src/fft.cpp:39]   --->   Operation 397 'getelementptr' 'X_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 398 [1/1] (0.00ns)   --->   "%X_0_1_addr_3 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln39" [src/fft.cpp:39]   --->   Operation 398 'getelementptr' 'X_0_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 399 [1/1] (0.00ns)   --->   "%X_1_0_addr_4 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln39" [src/fft.cpp:39]   --->   Operation 399 'getelementptr' 'X_1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%X_1_1_addr_3 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln39" [src/fft.cpp:39]   --->   Operation 400 'getelementptr' 'X_1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_0_0_addr_3" [src/fft.cpp:39]   --->   Operation 401 'store' 'store_ln39' <Predicate = (!select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx11920.123316.exit106" [src/fft.cpp:39]   --->   Operation 402 'br' 'br_ln39' <Predicate = (!select_ln1027_5 & !xor_ln36)> <Delay = 0.00>
ST_31 : Operation 403 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_0_1_addr_3" [src/fft.cpp:39]   --->   Operation 403 'store' 'store_ln39' <Predicate = (!select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx11920.123316.exit106" [src/fft.cpp:39]   --->   Operation 404 'br' 'br_ln39' <Predicate = (!select_ln1027_5 & xor_ln36)> <Delay = 0.00>
ST_31 : Operation 405 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_1_0_addr_4" [src/fft.cpp:39]   --->   Operation 405 'store' 'store_ln39' <Predicate = (select_ln1027_5 & !xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx11920.123316.exit110" [src/fft.cpp:39]   --->   Operation 406 'br' 'br_ln39' <Predicate = (select_ln1027_5 & !xor_ln36)> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_1_1_addr_3" [src/fft.cpp:39]   --->   Operation 407 'store' 'store_ln39' <Predicate = (select_ln1027_5 & xor_ln36)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx11920.123316.exit110" [src/fft.cpp:39]   --->   Operation 408 'br' 'br_ln39' <Predicate = (select_ln1027_5 & xor_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [15]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [23]  (0.489 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	'load' operation ('m1') on local variable 'm1' [33]  (0 ns)
	'add' operation ('add_ln57', src/fft.cpp:57) [50]  (1.2 ns)
	'select' operation ('m1', src/fft.cpp:54) [52]  (0 ns)
	'select' operation ('m1', src/fft.cpp:50) [54]  (0.525 ns)
	'select' operation ('select_ln1027_6') [82]  (0.525 ns)
	'store' operation ('store_ln22', src/fft.cpp:22) of variable 'select_ln1027_6' on local variable 'm1' [257]  (0.489 ns)

 <State 3>: 2.74ns
The critical path consists of the following:
	'load' operation ('m2_load') on local variable 'm2' [46]  (0 ns)
	'select' operation ('select_ln1027') [58]  (0.525 ns)
	'add' operation ('add_ln47', src/fft.cpp:47) [249]  (1.2 ns)
	'select' operation ('m2', src/fft.cpp:44) [251]  (0 ns)
	'select' operation ('m2', src/fft.cpp:40) [253]  (0.525 ns)
	'store' operation ('store_ln22', src/fft.cpp:22) of variable 'm2', src/fft.cpp:40 on local variable 'm2' [259]  (0.489 ns)

 <State 4>: 2.72ns
The critical path consists of the following:
	'xor' operation ('xor_ln1027') [68]  (0.409 ns)
	'add' operation ('add_ln388') [105]  (0.962 ns)
	'getelementptr' operation ('I_addr') [107]  (0 ns)
	'load' operation ('I_load') on array 'I' [111]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'load' operation ('I_load') on array 'I' [111]  (1.35 ns)

 <State 6>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [116]  (2.63 ns)

 <State 7>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [116]  (2.63 ns)

 <State 8>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [116]  (2.63 ns)

 <State 9>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [116]  (2.63 ns)

 <State 10>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [118]  (2.95 ns)

 <State 11>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [118]  (2.95 ns)

 <State 12>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [118]  (2.95 ns)

 <State 13>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [118]  (2.95 ns)

 <State 14>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [118]  (2.95 ns)

 <State 15>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_imag') [121]  (2.95 ns)

 <State 16>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_imag') [140]  (2.95 ns)

 <State 17>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [148]  (2.95 ns)

 <State 18>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [157]  (2.95 ns)

 <State 19>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [157]  (2.95 ns)

 <State 20>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [157]  (2.95 ns)

 <State 21>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_imag') [158]  (2.95 ns)

 <State 22>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [159]  (2.95 ns)

 <State 23>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [165]  (2.95 ns)

 <State 24>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [165]  (2.95 ns)

 <State 25>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [165]  (2.95 ns)

 <State 26>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [165]  (2.95 ns)

 <State 27>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [165]  (2.95 ns)

 <State 28>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r._M_real') [196]  (2.95 ns)

 <State 29>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r._M_imag') [199]  (2.95 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('X_0_0_addr_2', src/fft.cpp:38) [173]  (0 ns)
	'store' operation ('store_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset', src/fft.cpp:38 on array 'X_0_0' [218]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('X_0_0_addr_3', src/fft.cpp:39) [189]  (0 ns)
	'store' operation ('store_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset', src/fft.cpp:39 on array 'X_0_0' [219]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
