In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMDWARFLinker.a_clang_-O2:

DWARFLinkerCompileUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11CompileUnit11getLanguageEv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x20, x19, [sp, #96]
   c:	add	x29, sp, #0x50
  10:	mov	x19, x0
  14:	ldrh	w0, [x0, #730]
  18:	cbnz	w0, 74 <_ZN4llvm11CompileUnit11getLanguageEv+0x74>
  1c:	ldr	x20, [x19]
  20:	mov	w1, #0x1                   	// #1
  24:	mov	x0, x20
  28:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
  2c:	ldr	x8, [x20, #544]
  30:	ldr	x9, [x20, #552]
  34:	sub	x0, x29, #0x10
  38:	mov	w1, #0x13                  	// #19
  3c:	cmp	x8, x9
  40:	csel	x9, xzr, x20, eq  // eq = none
  44:	csel	x8, xzr, x8, eq  // eq = none
  48:	stp	x9, x8, [x29, #-16]
  4c:	add	x8, sp, #0x8
  50:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
  54:	ldrb	w8, [sp, #56]
  58:	cbz	w8, 6c <_ZN4llvm11CompileUnit11getLanguageEv+0x6c>
  5c:	add	x0, sp, #0x8
  60:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
  64:	tst	x1, #0xff
  68:	b.ne	70 <_ZN4llvm11CompileUnit11getLanguageEv+0x70>  // b.any
  6c:	mov	x0, xzr
  70:	strh	w0, [x19, #730]
  74:	ldp	x20, x19, [sp, #96]
  78:	ldp	x29, x30, [sp, #80]
  7c:	add	sp, sp, #0x70
  80:	ret

0000000000000084 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv>:
  84:	sub	sp, sp, #0xd0
  88:	stp	x29, x30, [sp, #144]
  8c:	stp	x24, x23, [sp, #160]
  90:	stp	x22, x21, [sp, #176]
  94:	stp	x20, x19, [sp, #192]
  98:	add	x29, sp, #0x90
  9c:	ldp	x20, x21, [x0, #16]
  a0:	mov	w8, #0x1                   	// #1
  a4:	strb	w8, [x0, #729]
  a8:	cmp	x20, x21
  ac:	b.eq	254 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1d0>  // b.none
  b0:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b4:	mov	x19, x0
  b8:	mov	w22, wzr
  bc:	movk	x23, #0xaaab
  c0:	mov	w24, #0x18                  	// #24
  c4:	b	e4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x60>
  c8:	ldrb	w8, [x20, #28]
  cc:	orr	w8, w8, #0x2
  d0:	strb	w8, [x20, #28]
  d4:	add	x20, x20, #0x20
  d8:	cmp	x20, x21
  dc:	add	w22, w22, #0x1
  e0:	b.eq	254 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1d0>  // b.none
  e4:	ldrb	w8, [x20, #28]
  e8:	and	w9, w8, #0xfe
  ec:	bfxil	w9, w8, #2, #1
  f0:	eor	w8, w9, #0x1
  f4:	strb	w8, [x20, #28]
  f8:	ldr	x10, [x19]
  fc:	mov	w9, w22
 100:	ldr	x11, [x10, #552]
 104:	ldr	x8, [x10, #544]
 108:	sub	x11, x11, x8
 10c:	asr	x11, x11, #3
 110:	mul	x11, x11, x23
 114:	cmp	x11, x9
 118:	b.ls	28c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x208>  // b.plast
 11c:	madd	x11, x9, x24, x8
 120:	stp	x10, x11, [x29, #-16]
 124:	cbz	x10, 26c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1e8>
 128:	cbz	x8, 26c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1e8>
 12c:	madd	x8, x9, x24, x8
 130:	ldr	x8, [x8, #16]
 134:	cbz	x8, d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>
 138:	ldrh	w8, [x8, #4]
 13c:	cmp	w8, #0x34
 140:	b.eq	14c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xc8>  // b.none
 144:	cmp	w8, #0x27
 148:	b.ne	d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>  // b.any
 14c:	add	x8, sp, #0x8
 150:	sub	x0, x29, #0x10
 154:	mov	w1, #0x2                   	// #2
 158:	strb	wzr, [sp, #64]
 15c:	strb	wzr, [sp, #112]
 160:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 164:	ldr	x8, [sp, #56]
 168:	ldur	q0, [sp, #8]
 16c:	ldur	q1, [sp, #24]
 170:	ldur	q2, [sp, #40]
 174:	tst	w8, #0xff
 178:	str	x8, [sp, #112]
 17c:	add	x8, sp, #0x8
 180:	stp	q0, q1, [sp, #64]
 184:	str	q2, [sp, #96]
 188:	b.eq	1c4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x140>  // b.none
 18c:	add	x0, sp, #0x40
 190:	bl	0 <_ZNK4llvm14DWARFFormValue10getAsBlockEv>
 194:	ldrb	w8, [sp, #24]
 198:	cbz	w8, d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>
 19c:	ldr	x8, [x19]
 1a0:	ldr	x9, [sp, #16]
 1a4:	ldrb	w8, [x8, #34]
 1a8:	cmp	x9, x8
 1ac:	b.ls	d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>  // b.plast
 1b0:	ldr	x8, [sp, #8]
 1b4:	ldrb	w8, [x8]
 1b8:	cmp	w8, #0x3
 1bc:	b.eq	c8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x44>  // b.none
 1c0:	b	d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>
 1c4:	sub	x0, x29, #0x10
 1c8:	mov	w1, #0x1c                  	// #28
 1cc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 1d0:	ldr	x8, [sp, #56]
 1d4:	ldur	q0, [sp, #8]
 1d8:	ldur	q1, [sp, #24]
 1dc:	ldur	q2, [sp, #40]
 1e0:	str	x8, [sp, #112]
 1e4:	and	x8, x8, #0xff
 1e8:	stp	q0, q1, [sp, #64]
 1ec:	str	q2, [sp, #96]
 1f0:	cbz	w8, d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>
 1f4:	ldr	w12, [x20, #24]
 1f8:	cbz	w12, c8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x44>
 1fc:	ldr	x8, [x19]
 200:	ldr	x10, [x19, #16]
 204:	ldr	x11, [x8, #552]
 208:	ldr	x9, [x8, #544]
 20c:	sub	x11, x11, x9
 210:	asr	x11, x11, #3
 214:	mul	x11, x11, x23
 218:	b	228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1a4>
 21c:	add	x12, x10, x12, lsl #5
 220:	ldr	w12, [x12, #24]
 224:	cbz	w12, c8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x44>
 228:	mov	w12, w12
 22c:	cmp	x11, x12
 230:	b.ls	28c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x208>  // b.plast
 234:	cbz	x8, 26c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1e8>
 238:	madd	x13, x12, x24, x9
 23c:	ldr	x13, [x13, #16]
 240:	cbz	x13, 21c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x198>
 244:	ldrh	w13, [x13, #4]
 248:	cmp	w13, #0x2e
 24c:	b.ne	21c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x198>  // b.any
 250:	b	d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x50>
 254:	ldp	x20, x19, [sp, #192]
 258:	ldp	x22, x21, [sp, #176]
 25c:	ldp	x24, x23, [sp, #160]
 260:	ldp	x29, x30, [sp, #144]
 264:	add	sp, sp, #0xd0
 268:	ret
 26c:	adrp	x0, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 270:	adrp	x1, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 274:	adrp	x3, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 278:	add	x0, x0, #0x0
 27c:	add	x1, x1, #0x0
 280:	add	x3, x3, #0x0
 284:	mov	w2, #0x3c                  	// #60
 288:	bl	0 <__assert_fail>
 28c:	adrp	x0, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 290:	adrp	x1, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 294:	adrp	x3, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 298:	add	x0, x0, #0x0
 29c:	add	x1, x1, #0x0
 2a0:	add	x3, x3, #0x0
 2a4:	mov	w2, #0x1e2                 	// #482
 2a8:	bl	0 <__assert_fail>

00000000000002ac <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv>:
 2ac:	mov	x8, x0
 2b0:	ldr	x0, [x0, #136]
 2b4:	ldrb	w9, [x8, #120]
 2b8:	str	x0, [x8, #144]
 2bc:	cbz	w9, 2d0 <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv+0x24>
 2c0:	ldr	w9, [x8, #68]
 2c4:	add	x9, x0, x9
 2c8:	add	x0, x9, #0xb
 2cc:	str	x0, [x8, #144]
 2d0:	ret

00000000000002d4 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE>:
 2d4:	sub	sp, sp, #0x30
 2d8:	stp	x29, x30, [sp, #32]
 2dc:	add	x29, sp, #0x20
 2e0:	stur	x4, [x29, #-8]
 2e4:	stp	x2, x1, [sp, #8]
 2e8:	str	x3, [sp]
 2ec:	ldp	x1, x8, [x0, #176]
 2f0:	cmp	x1, x8
 2f4:	b.eq	324 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x50>  // b.none
 2f8:	str	x4, [x1]
 2fc:	ldr	x8, [sp]
 300:	str	x8, [x1, #8]
 304:	ldr	x8, [sp, #8]
 308:	str	x8, [x1, #16]
 30c:	ldr	x8, [sp, #16]
 310:	str	x8, [x1, #24]
 314:	ldr	x8, [x0, #176]
 318:	add	x8, x8, #0x20
 31c:	str	x8, [x0, #176]
 320:	b	33c <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE+0x68>
 324:	add	x0, x0, #0xa8
 328:	add	x2, sp, #0x10
 32c:	add	x3, sp, #0x8
 330:	mov	x4, sp
 334:	sub	x5, x29, #0x8
 338:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 33c:	ldp	x29, x30, [sp, #32]
 340:	add	sp, sp, #0x30
 344:	ret

0000000000000348 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv>:
 348:	stp	x29, x30, [sp, #-16]!
 34c:	mov	x29, sp
 350:	ldp	x8, x9, [x0, #168]
 354:	cmp	x8, x9
 358:	b.eq	3c0 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x78>  // b.none
 35c:	mov	w10, #0x1                   	// #1
 360:	b	378 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x30>
 364:	add	x8, x8, #0x20
 368:	cmp	x9, x8
 36c:	str	w10, [x11, #8]
 370:	str	x13, [x11, #16]
 374:	b.eq	3c0 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x78>  // b.none
 378:	ldp	x14, x12, [x8, #16]
 37c:	ldp	x11, x13, [x8]
 380:	cbz	x13, 3a0 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x58>
 384:	ldr	w13, [x13, #76]
 388:	cbz	w13, 3a0 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x58>
 38c:	cbz	x11, 3c8 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x80>
 390:	ldr	w12, [x11, #8]
 394:	cmp	w12, #0x1
 398:	b.eq	364 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x1c>  // b.none
 39c:	b	3e8 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xa0>
 3a0:	cbz	x11, 3c8 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x80>
 3a4:	ldr	w13, [x11, #8]
 3a8:	cmp	w13, #0x1
 3ac:	b.ne	3e8 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xa0>  // b.any
 3b0:	ldr	x13, [x14, #136]
 3b4:	ldr	w12, [x12, #16]
 3b8:	add	x13, x13, x12
 3bc:	b	364 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x1c>
 3c0:	ldp	x29, x30, [sp], #16
 3c4:	ret
 3c8:	adrp	x0, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3cc:	adrp	x1, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3d0:	adrp	x3, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3d4:	add	x0, x0, #0x0
 3d8:	add	x1, x1, #0x0
 3dc:	add	x3, x3, #0x0
 3e0:	mov	w2, #0x24                  	// #36
 3e4:	bl	0 <__assert_fail>
 3e8:	adrp	x0, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3ec:	adrp	x1, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3f0:	adrp	x3, 0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3f4:	add	x0, x0, #0x0
 3f8:	add	x1, x1, #0x0
 3fc:	add	x3, x3, #0x0
 400:	mov	w2, #0x26                  	// #38
 404:	bl	0 <__assert_fail>

0000000000000408 <_ZN4llvm11CompileUnit13addLabelLowPcEml>:
 408:	sub	sp, sp, #0x50
 40c:	stp	x29, x30, [sp, #64]
 410:	add	x29, sp, #0x40
 414:	sub	x8, x29, #0x10
 418:	add	x9, x8, #0x8
 41c:	add	x0, x0, #0x200
 420:	stp	x1, x2, [x29, #-16]
 424:	add	x8, sp, #0x8
 428:	sub	x1, x29, #0x10
 42c:	mov	x2, x9
 430:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 434:	ldp	x29, x30, [sp, #64]
 438:	add	sp, sp, #0x50
 43c:	ret

0000000000000440 <_ZN4llvm11CompileUnit16addFunctionRangeEmml>:
 440:	stp	x29, x30, [sp, #-48]!
 444:	stp	x22, x21, [sp, #16]
 448:	stp	x20, x19, [sp, #32]
 44c:	mov	x29, sp
 450:	mov	x19, x3
 454:	mov	x20, x2
 458:	mov	x22, x1
 45c:	cmp	x2, x1
 460:	mov	x21, x0
 464:	b.eq	47c <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x3c>  // b.none
 468:	add	x0, x21, #0x130
 46c:	mov	x1, x22
 470:	mov	x2, x20
 474:	mov	x3, x19
 478:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 47c:	ldp	x8, x10, [x21, #152]
 480:	add	x9, x19, x22
 484:	add	x11, x19, x20
 488:	cmp	x9, x8
 48c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
 490:	cmp	x10, x11
 494:	str	x8, [x21, #152]
 498:	csel	x8, x11, x10, cc  // cc = lo, ul, last
 49c:	str	x8, [x21, #160]
 4a0:	ldp	x20, x19, [sp, #32]
 4a4:	ldp	x22, x21, [sp, #16]
 4a8:	ldp	x29, x30, [sp], #48
 4ac:	ret

00000000000004b0 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE>:
 4b0:	sub	sp, sp, #0x20
 4b4:	stp	x29, x30, [sp, #16]
 4b8:	add	x29, sp, #0x10
 4bc:	str	x2, [sp, #8]
 4c0:	ldrh	w8, [x1, #28]
 4c4:	cmp	w8, #0x11
 4c8:	b.ne	4e4 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x34>  // b.any
 4cc:	ldrb	w8, [x0, #576]
 4d0:	str	x2, [x0, #568]
 4d4:	cbnz	w8, 514 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x64>
 4d8:	mov	w8, #0x1                   	// #1
 4dc:	strb	w8, [x0, #576]
 4e0:	b	514 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x64>
 4e4:	ldr	x1, [x0, #552]
 4e8:	ldr	x8, [x0, #560]
 4ec:	cmp	x1, x8
 4f0:	b.eq	508 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x58>  // b.none
 4f4:	str	x2, [x1]
 4f8:	ldr	x8, [x0, #552]
 4fc:	add	x8, x8, #0x8
 500:	str	x8, [x0, #552]
 504:	b	514 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x64>
 508:	add	x0, x0, #0x220
 50c:	add	x2, sp, #0x8
 510:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 514:	ldp	x29, x30, [sp, #16]
 518:	add	sp, sp, #0x20
 51c:	ret

0000000000000520 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl>:
 520:	sub	sp, sp, #0x20
 524:	stp	x29, x30, [sp, #16]
 528:	add	x29, sp, #0x10
 52c:	stp	x2, x1, [sp]
 530:	mov	x8, x1
 534:	ldr	x1, [x0, #592]
 538:	ldr	x9, [x0, #600]
 53c:	cmp	x1, x9
 540:	b.eq	560 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl+0x40>  // b.none
 544:	str	x8, [x1]
 548:	ldr	x8, [sp]
 54c:	str	x8, [x1, #8]
 550:	ldr	x8, [x0, #592]
 554:	add	x8, x8, #0x10
 558:	str	x8, [x0, #592]
 55c:	b	570 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl+0x50>
 560:	add	x0, x0, #0x248
 564:	add	x2, sp, #0x8
 568:	mov	x3, sp
 56c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 570:	ldp	x29, x30, [sp, #16]
 574:	add	sp, sp, #0x20
 578:	ret

000000000000057c <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE>:
 57c:	sub	sp, sp, #0x20
 580:	stp	x29, x30, [sp, #16]
 584:	add	x29, sp, #0x10
 588:	stp	x1, x2, [sp]
 58c:	mov	x8, x1
 590:	ldr	x1, [x0, #664]
 594:	ldr	x9, [x0, #672]
 598:	cmp	x1, x9
 59c:	b.eq	5b8 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x3c>  // b.none
 5a0:	stp	x2, x8, [x1]
 5a4:	strb	wzr, [x1, #20]
 5a8:	ldr	x8, [x0, #664]
 5ac:	add	x8, x8, #0x18
 5b0:	str	x8, [x0, #664]
 5b4:	b	5c8 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE+0x4c>
 5b8:	add	x0, x0, #0x290
 5bc:	add	x2, sp, #0x8
 5c0:	mov	x3, sp
 5c4:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 5c8:	ldp	x29, x30, [sp, #16]
 5cc:	add	sp, sp, #0x20
 5d0:	ret

00000000000005d4 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 5d4:	sub	sp, sp, #0x30
 5d8:	stp	x29, x30, [sp, #32]
 5dc:	add	x29, sp, #0x20
 5e0:	and	w9, w3, #0x1
 5e4:	stur	x2, [x29, #-8]
 5e8:	str	x1, [sp, #16]
 5ec:	strb	w9, [sp, #12]
 5f0:	mov	x8, x1
 5f4:	ldr	x1, [x0, #688]
 5f8:	ldr	x10, [x0, #696]
 5fc:	cmp	x1, x10
 600:	b.eq	61c <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x48>  // b.none
 604:	stp	x2, x8, [x1]
 608:	strb	w9, [x1, #20]
 60c:	ldr	x8, [x0, #688]
 610:	add	x8, x8, #0x18
 614:	str	x8, [x0, #688]
 618:	b	630 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x5c>
 61c:	add	x0, x0, #0x2a8
 620:	sub	x2, x29, #0x8
 624:	add	x3, sp, #0x10
 628:	add	x4, sp, #0xc
 62c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 630:	ldp	x29, x30, [sp, #32]
 634:	add	sp, sp, #0x30
 638:	ret

000000000000063c <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 63c:	sub	sp, sp, #0x30
 640:	stp	x29, x30, [sp, #32]
 644:	add	x29, sp, #0x20
 648:	and	w9, w3, #0x1
 64c:	stur	x2, [x29, #-8]
 650:	str	x1, [sp, #16]
 654:	strb	w9, [sp, #12]
 658:	mov	x8, x1
 65c:	ldr	x1, [x0, #616]
 660:	ldr	x10, [x0, #624]
 664:	cmp	x1, x10
 668:	b.eq	684 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x48>  // b.none
 66c:	stp	x2, x8, [x1]
 670:	strb	w9, [x1, #20]
 674:	ldr	x8, [x0, #616]
 678:	add	x8, x8, #0x18
 67c:	str	x8, [x0, #616]
 680:	b	698 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb+0x5c>
 684:	add	x0, x0, #0x260
 688:	sub	x2, x29, #0x8
 68c:	add	x3, sp, #0x10
 690:	add	x4, sp, #0xc
 694:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 698:	ldp	x29, x30, [sp, #32]
 69c:	add	sp, sp, #0x30
 6a0:	ret

00000000000006a4 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj>:
 6a4:	sub	sp, sp, #0x30
 6a8:	stp	x29, x30, [sp, #32]
 6ac:	add	x29, sp, #0x20
 6b0:	and	w9, w3, #0x1
 6b4:	stur	x2, [x29, #-8]
 6b8:	str	x1, [sp, #16]
 6bc:	str	w4, [sp, #8]
 6c0:	strb	w9, [sp, #12]
 6c4:	mov	x8, x1
 6c8:	ldr	x1, [x0, #640]
 6cc:	ldr	x10, [x0, #648]
 6d0:	cmp	x1, x10
 6d4:	b.eq	6f8 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x54>  // b.none
 6d8:	stp	x2, x8, [x1]
 6dc:	str	w4, [x1, #16]
 6e0:	strb	wzr, [x1, #20]
 6e4:	strb	w9, [x1, #21]
 6e8:	ldr	x8, [x0, #640]
 6ec:	add	x8, x8, #0x18
 6f0:	str	x8, [x0, #640]
 6f4:	b	710 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj+0x6c>
 6f8:	add	x0, x0, #0x278
 6fc:	sub	x2, x29, #0x8
 700:	add	x3, sp, #0x10
 704:	add	x4, sp, #0x8
 708:	add	x5, sp, #0xc
 70c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 710:	ldp	x29, x30, [sp, #32]
 714:	add	sp, sp, #0x30
 718:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	str	x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	ldr	w8, [x0, #192]
  1c:	mov	x19, x3
  20:	mov	x20, x2
  24:	mov	x22, x0
  28:	mov	x21, x1
  2c:	cbnz	w8, 3c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x3c>
  30:	ldr	w2, [x22, #196]
  34:	cmp	w2, #0x8
  38:	b.ne	88 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x88>  // b.any
  3c:	adrp	x9, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  40:	ldr	d0, [x9]
  44:	add	x8, sp, #0x8
  48:	add	x23, x8, #0x18
  4c:	add	x0, sp, #0x8
  50:	mov	x1, x21
  54:	stp	x22, x23, [sp, #8]
  58:	str	d0, [sp, #24]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  60:	add	x0, sp, #0x8
  64:	mov	x1, x21
  68:	mov	x2, x20
  6c:	mov	x3, x19
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  74:	ldr	x0, [sp, #16]
  78:	cmp	x0, x23
  7c:	b.eq	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xd4>  // b.none
  80:	bl	0 <free>
  84:	b	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xd4>
  88:	b.hi	ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xec>  // b.pmore
  8c:	mov	w8, wzr
  90:	cbz	w2, b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xb4>
  94:	add	x9, x22, w8, uxtw #4
  98:	ldr	x9, [x9, #8]
  9c:	cmp	x9, x21
  a0:	b.hi	b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xb4>  // b.pmore
  a4:	add	w8, w8, #0x1
  a8:	cmp	w2, w8
  ac:	b.ne	94 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x94>  // b.any
  b0:	mov	w8, w2
  b4:	add	x1, sp, #0x8
  b8:	mov	x0, x22
  bc:	mov	x3, x21
  c0:	mov	x4, x20
  c4:	mov	x5, x19
  c8:	str	w8, [sp, #8]
  cc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  d0:	str	w0, [x22, #196]
  d4:	ldp	x20, x19, [sp, #144]
  d8:	ldp	x22, x21, [sp, #128]
  dc:	ldr	x23, [sp, #112]
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0xa0
  e8:	ret
  ec:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  f0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  f4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x244                 	// #580
 108:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	ldp	x20, x27, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x27, x20
  2c:	cmp	x8, x9
  30:	b.eq	29c <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x29c>  // b.none
  34:	asr	x9, x8, #5
  38:	cmp	x8, #0x0
  3c:	csinc	x10, x9, xzr, ne  // ne = any
  40:	adds	x9, x10, x9
  44:	lsr	x11, x9, #58
  48:	cset	w10, cs  // cs = hs, nlast
  4c:	cmp	x11, #0x0
  50:	cset	w11, ne  // ne = any
  54:	orr	w10, w10, w11
  58:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	w10, #0x0
  60:	sub	x28, x1, x20
  64:	mov	x26, x5
  68:	mov	x25, x4
  6c:	mov	x24, x3
  70:	mov	x23, x2
  74:	mov	x22, x1
  78:	csel	x8, x8, x9, ne  // ne = any
  7c:	asr	x19, x28, #5
  80:	stp	x8, x0, [sp]
  84:	cbz	x8, 98 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x98>
  88:	lsl	x0, x8, #5
  8c:	bl	0 <_Znwm>
  90:	mov	x21, x0
  94:	b	9c <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x9c>
  98:	mov	x21, xzr
  9c:	ldr	x8, [x26]
  a0:	add	x9, x21, x19, lsl #5
  a4:	cmp	x20, x22
  a8:	str	x8, [x9]
  ac:	ldr	x8, [x25]
  b0:	str	x8, [x9, #8]
  b4:	ldr	x8, [x24]
  b8:	str	x8, [x9, #16]
  bc:	ldr	x8, [x23]
  c0:	str	x8, [x9, #24]
  c4:	mov	x8, x21
  c8:	b.eq	190 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x190>  // b.none
  cc:	sub	x10, x28, #0x20
  d0:	cmp	x10, #0x60
  d4:	mov	x8, x21
  d8:	mov	x9, x20
  dc:	b.cc	160 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x160>  // b.lo, b.ul, b.last
  e0:	and	x8, x10, #0xffffffffffffffe0
  e4:	add	x8, x8, #0x20
  e8:	add	x9, x20, x8
  ec:	cmp	x21, x9
  f0:	b.cs	108 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x108>  // b.hs, b.nlast
  f4:	add	x8, x21, x8
  f8:	cmp	x20, x8
  fc:	mov	x8, x21
 100:	mov	x9, x20
 104:	b.cc	160 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x160>  // b.lo, b.ul, b.last
 108:	lsr	x8, x10, #5
 10c:	add	x10, x8, #0x1
 110:	and	x12, x10, #0xffffffffffffffc
 114:	lsl	x9, x12, #5
 118:	add	x11, x21, #0x40
 11c:	add	x8, x21, x9
 120:	add	x9, x20, x9
 124:	add	x13, x20, #0x40
 128:	mov	x14, x12
 12c:	ldp	q1, q0, [x13, #-64]
 130:	ldp	q3, q2, [x13, #-32]
 134:	ldp	q5, q4, [x13]
 138:	ldp	q7, q6, [x13, #32]
 13c:	subs	x14, x14, #0x4
 140:	stp	q3, q2, [x11, #-32]
 144:	stp	q1, q0, [x11, #-64]
 148:	stp	q7, q6, [x11, #32]
 14c:	stp	q5, q4, [x11], #128
 150:	add	x13, x13, #0x80
 154:	b.ne	12c <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x12c>  // b.any
 158:	cmp	x10, x12
 15c:	b.eq	190 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x190>  // b.none
 160:	ldr	x10, [x9]
 164:	str	x10, [x8]
 168:	ldr	x10, [x9, #8]
 16c:	str	x10, [x8, #8]
 170:	ldr	x10, [x9, #16]
 174:	str	x10, [x8, #16]
 178:	ldr	x10, [x9, #24]
 17c:	add	x9, x9, #0x20
 180:	cmp	x9, x22
 184:	str	x10, [x8, #24]
 188:	add	x8, x8, #0x20
 18c:	b.ne	160 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x160>  // b.any
 190:	subs	x9, x27, x22
 194:	add	x23, x8, #0x20
 198:	b.eq	260 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x260>  // b.none
 19c:	sub	x10, x9, #0x20
 1a0:	cmp	x10, #0x60
 1a4:	b.cs	1b0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x1b0>  // b.hs, b.nlast
 1a8:	mov	x9, x22
 1ac:	b	230 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x230>
 1b0:	and	x9, x10, #0xffffffffffffffe0
 1b4:	add	x11, x9, x22
 1b8:	add	x11, x11, #0x20
 1bc:	cmp	x23, x11
 1c0:	b.cs	1d8 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x1d8>  // b.hs, b.nlast
 1c4:	add	x9, x9, x8
 1c8:	add	x9, x9, #0x40
 1cc:	cmp	x22, x9
 1d0:	mov	x9, x22
 1d4:	b.cc	230 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x230>  // b.lo, b.ul, b.last
 1d8:	lsr	x9, x10, #5
 1dc:	add	x10, x9, #0x1
 1e0:	and	x12, x10, #0xffffffffffffffc
 1e4:	lsl	x9, x12, #5
 1e8:	add	x11, x22, #0x40
 1ec:	add	x23, x23, x9
 1f0:	add	x9, x22, x9
 1f4:	add	x8, x8, #0x60
 1f8:	mov	x13, x12
 1fc:	ldp	q1, q0, [x11, #-64]
 200:	ldp	q3, q2, [x11, #-32]
 204:	ldp	q5, q4, [x11]
 208:	ldp	q7, q6, [x11, #32]
 20c:	add	x11, x11, #0x80
 210:	subs	x13, x13, #0x4
 214:	stp	q3, q2, [x8, #-32]
 218:	stp	q1, q0, [x8, #-64]
 21c:	stp	q7, q6, [x8, #32]
 220:	stp	q5, q4, [x8], #128
 224:	b.ne	1fc <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x1fc>  // b.any
 228:	cmp	x10, x12
 22c:	b.eq	260 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x260>  // b.none
 230:	ldr	x8, [x9]
 234:	str	x8, [x23]
 238:	ldr	x8, [x9, #8]
 23c:	str	x8, [x23, #8]
 240:	ldr	x8, [x9, #16]
 244:	str	x8, [x23, #16]
 248:	ldr	x8, [x9, #24]
 24c:	add	x9, x9, #0x20
 250:	cmp	x9, x27
 254:	str	x8, [x23, #24]
 258:	add	x23, x23, #0x20
 25c:	b.ne	230 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x230>  // b.any
 260:	cbz	x20, 26c <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x26c>
 264:	mov	x0, x20
 268:	bl	0 <_ZdlPv>
 26c:	ldp	x8, x9, [sp]
 270:	add	x8, x21, x8, lsl #5
 274:	stp	x21, x23, [x9]
 278:	str	x8, [x9, #16]
 27c:	ldp	x20, x19, [sp, #96]
 280:	ldp	x22, x21, [sp, #80]
 284:	ldp	x24, x23, [sp, #64]
 288:	ldp	x26, x25, [sp, #48]
 28c:	ldp	x28, x27, [sp, #32]
 290:	ldp	x29, x30, [sp, #16]
 294:	add	sp, sp, #0x70
 298:	ret
 29c:	adrp	x0, 0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 2a0:	add	x0, x0, #0x0
 2a4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x8
  18:	ldr	w8, [x0, #8]
  1c:	mov	x21, x2
  20:	mov	x22, x1
  24:	mov	x19, x0
  28:	add	x23, x0, #0x10
  2c:	tbnz	w8, #0, 40 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x40>
  30:	ldr	w11, [x19, #24]
  34:	cbz	w11, b4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0xb4>
  38:	ldr	x9, [x19, #16]
  3c:	b	48 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x48>
  40:	mov	w11, #0x1                   	// #1
  44:	mov	x9, x23
  48:	ldr	x10, [x22]
  4c:	cmn	x10, #0x2
  50:	b.cs	148 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x148>  // b.hs, b.nlast
  54:	mov	w12, #0x25                  	// #37
  58:	mul	w12, w10, w12
  5c:	sub	w11, w11, #0x1
  60:	and	w12, w12, w11
  64:	add	x0, x9, w12, uxtw #4
  68:	ldr	x14, [x0]
  6c:	cmp	x10, x14
  70:	b.ne	fc <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0xfc>  // b.any
  74:	tbnz	w8, #0, 84 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x84>
  78:	ldr	x23, [x19, #16]
  7c:	ldr	w9, [x19, #24]
  80:	b	88 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x88>
  84:	mov	w9, #0x1                   	// #1
  88:	mov	w8, wzr
  8c:	add	x9, x23, x9, lsl #4
  90:	ldr	x10, [x19]
  94:	stp	x0, x9, [x20, #16]
  98:	strb	w8, [x20, #32]
  9c:	ldp	x22, x21, [sp, #32]
  a0:	stp	x19, x10, [x20]
  a4:	ldp	x20, x19, [sp, #48]
  a8:	ldr	x23, [sp, #16]
  ac:	ldp	x29, x30, [sp], #64
  b0:	ret
  b4:	mov	x3, xzr
  b8:	mov	x0, x19
  bc:	mov	x1, x22
  c0:	mov	x2, x22
  c4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  c8:	ldr	x8, [x22]
  cc:	str	x8, [x0]
  d0:	ldr	x8, [x21]
  d4:	str	x8, [x0, #8]
  d8:	ldrb	w8, [x19, #8]
  dc:	tbnz	w8, #0, ec <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0xec>
  e0:	ldr	x23, [x19, #16]
  e4:	ldr	w8, [x19, #24]
  e8:	b	f0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0xf0>
  ec:	mov	w8, #0x1                   	// #1
  f0:	add	x9, x23, x8, lsl #4
  f4:	mov	w8, #0x1                   	// #1
  f8:	b	90 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x90>
  fc:	mov	x13, xzr
 100:	mov	w16, #0x1                   	// #1
 104:	mov	x15, #0xfffffffffffffffe    	// #-2
 108:	cmn	x14, #0x1
 10c:	b.eq	13c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x13c>  // b.none
 110:	cmp	x13, #0x0
 114:	add	w12, w12, w16
 118:	ccmp	x14, x15, #0x0, eq  // eq = none
 11c:	and	w12, w12, w11
 120:	csel	x13, x13, x0, ne  // ne = any
 124:	add	x0, x9, w12, uxtw #4
 128:	ldr	x14, [x0]
 12c:	add	w16, w16, #0x1
 130:	cmp	x10, x14
 134:	b.eq	74 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x74>  // b.none
 138:	b	108 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x108>
 13c:	cmp	x13, #0x0
 140:	csel	x3, x0, x13, eq  // eq = none
 144:	b	b8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0xb8>
 148:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
 14c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
 150:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
 154:	add	x0, x0, #0x0
 158:	add	x1, x1, #0x0
 15c:	add	x3, x3, #0x0
 160:	mov	w2, #0x252                 	// #594
 164:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x9, [x0]
  10:	ldr	w8, [x0, #8]
  14:	mov	x20, x2
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x1
  20:	str	x9, [x0]
  24:	lsr	w9, w8, #1
  28:	tbnz	w8, #0, 34 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x34>
  2c:	ldr	w1, [x19, #24]
  30:	b	38 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x38>
  34:	mov	w1, #0x1                   	// #1
  38:	lsl	w10, w9, #2
  3c:	add	w10, w10, #0x4
  40:	add	w11, w1, w1, lsl #1
  44:	cmp	w10, w11
  48:	b.cs	a4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xa4>  // b.hs, b.nlast
  4c:	ldr	w10, [x19, #12]
  50:	mvn	w9, w9
  54:	add	w9, w1, w9
  58:	sub	w9, w9, w10
  5c:	cmp	w9, w1, lsr #3
  60:	b.ls	c8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xc8>  // b.plast
  64:	cbz	x3, 1e4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x1e4>
  68:	lsr	w9, w8, #1
  6c:	adds	w9, w9, #0x1
  70:	b.mi	204 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x204>  // b.first
  74:	bfi	w8, w9, #1, #31
  78:	str	w8, [x19, #8]
  7c:	ldr	x8, [x3]
  80:	cmn	x8, #0x1
  84:	b.eq	94 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x94>  // b.none
  88:	ldr	w8, [x19, #12]
  8c:	sub	w8, w8, #0x1
  90:	str	w8, [x19, #12]
  94:	ldp	x20, x19, [sp, #16]
  98:	mov	x0, x3
  9c:	ldp	x29, x30, [sp], #32
  a0:	ret
  a4:	lsl	w1, w1, #1
  a8:	mov	x0, x19
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  b0:	ldr	w8, [x19, #8]
  b4:	tbnz	w8, #0, e8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xe8>
  b8:	ldr	w11, [x19, #24]
  bc:	cbz	w11, 1d0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x1d0>
  c0:	ldr	x9, [x19, #16]
  c4:	b	f0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xf0>
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  d0:	ldr	w8, [x19, #8]
  d4:	tbnz	w8, #0, 15c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x15c>
  d8:	ldr	w11, [x19, #24]
  dc:	cbz	w11, 1e4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x1e4>
  e0:	ldr	x9, [x19, #16]
  e4:	b	164 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x164>
  e8:	add	x9, x19, #0x10
  ec:	mov	w11, #0x1                   	// #1
  f0:	ldr	x10, [x20]
  f4:	cmn	x10, #0x2
  f8:	b.cs	224 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x224>  // b.hs, b.nlast
  fc:	mov	w12, #0x25                  	// #37
 100:	mul	w12, w10, w12
 104:	sub	w11, w11, #0x1
 108:	and	w12, w12, w11
 10c:	add	x3, x9, w12, uxtw #4
 110:	ldr	x14, [x3]
 114:	cmp	x10, x14
 118:	b.eq	64 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x64>  // b.none
 11c:	mov	x13, xzr
 120:	mov	w16, #0x1                   	// #1
 124:	mov	x15, #0xfffffffffffffffe    	// #-2
 128:	cmn	x14, #0x1
 12c:	b.eq	1d8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x1d8>  // b.none
 130:	cmp	x13, #0x0
 134:	add	w12, w12, w16
 138:	ccmp	x14, x15, #0x0, eq  // eq = none
 13c:	and	w12, w12, w11
 140:	csel	x13, x13, x3, ne  // ne = any
 144:	add	x3, x9, w12, uxtw #4
 148:	ldr	x14, [x3]
 14c:	add	w16, w16, #0x1
 150:	cmp	x10, x14
 154:	b.eq	64 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x64>  // b.none
 158:	b	128 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x128>
 15c:	add	x9, x19, #0x10
 160:	mov	w11, #0x1                   	// #1
 164:	ldr	x10, [x20]
 168:	cmn	x10, #0x2
 16c:	b.cs	224 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x224>  // b.hs, b.nlast
 170:	mov	w12, #0x25                  	// #37
 174:	mul	w12, w10, w12
 178:	sub	w11, w11, #0x1
 17c:	and	w12, w12, w11
 180:	add	x3, x9, w12, uxtw #4
 184:	ldr	x14, [x3]
 188:	cmp	x10, x14
 18c:	b.eq	64 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x64>  // b.none
 190:	mov	x13, xzr
 194:	mov	w16, #0x1                   	// #1
 198:	mov	x15, #0xfffffffffffffffe    	// #-2
 19c:	cmn	x14, #0x1
 1a0:	b.eq	1d8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x1d8>  // b.none
 1a4:	cmp	x13, #0x0
 1a8:	add	w12, w12, w16
 1ac:	ccmp	x14, x15, #0x0, eq  // eq = none
 1b0:	and	w12, w12, w11
 1b4:	csel	x13, x13, x3, ne  // ne = any
 1b8:	add	x3, x9, w12, uxtw #4
 1bc:	ldr	x14, [x3]
 1c0:	add	w16, w16, #0x1
 1c4:	cmp	x10, x14
 1c8:	b.eq	64 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x64>  // b.none
 1cc:	b	19c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x19c>
 1d0:	mov	x3, xzr
 1d4:	b	64 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x64>
 1d8:	cmp	x13, #0x0
 1dc:	csel	x3, x3, x13, eq  // eq = none
 1e0:	b	64 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x64>
 1e4:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 1e8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 1ec:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 1f0:	add	x0, x0, #0x0
 1f4:	add	x1, x1, #0x0
 1f8:	add	x3, x3, #0x0
 1fc:	mov	w2, #0x22f                 	// #559
 200:	bl	0 <__assert_fail>
 204:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 208:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 20c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 210:	add	x0, x0, #0x0
 214:	add	x1, x1, #0x0
 218:	add	x3, x3, #0x0
 21c:	mov	w2, #0x441                 	// #1089
 220:	bl	0 <__assert_fail>
 224:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 228:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 22c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 230:	add	x0, x0, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x3, x3, #0x0
 23c:	mov	w2, #0x252                 	// #594
 240:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	cmp	w1, #0x2
  18:	mov	x19, x0
  1c:	b.cc	50 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x50>  // b.lo, b.ul, b.last
  20:	sub	w8, w1, #0x1
  24:	orr	x8, x8, x8, lsr #1
  28:	orr	x8, x8, x8, lsr #2
  2c:	orr	x8, x8, x8, lsr #4
  30:	orr	x8, x8, x8, lsr #8
  34:	orr	x8, x8, x8, lsr #16
  38:	lsr	x9, x8, #32
  3c:	orr	w8, w9, w8
  40:	add	w9, w8, #0x1
  44:	cmp	w9, #0x40
  48:	mov	w9, #0x40                  	// #64
  4c:	csinc	w1, w9, w8, ls  // ls = plast
  50:	ldr	w8, [x19, #8]
  54:	tbnz	w8, #0, 74 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x74>
  58:	ldr	x20, [x19, #16]
  5c:	ldr	w21, [x19, #24]
  60:	cmp	w1, #0x1
  64:	b.hi	d8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xd8>  // b.pmore
  68:	orr	w8, w8, #0x1
  6c:	str	w8, [x19, #8]
  70:	b	e8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xe8>
  74:	ldr	x9, [x19, #16]
  78:	mov	x20, sp
  7c:	cmn	x9, #0x3
  80:	b.hi	94 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x94>  // b.pmore
  84:	str	x9, [sp]
  88:	ldr	x9, [x19, #24]
  8c:	add	x20, x20, #0x10
  90:	str	x9, [sp, #8]
  94:	cmp	w1, #0x2
  98:	b.cc	b4 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xb4>  // b.lo, b.ul, b.last
  9c:	mov	w21, w1
  a0:	and	w8, w8, #0xfffffffe
  a4:	lsl	x0, x21, #4
  a8:	str	w8, [x19, #8]
  ac:	bl	0 <_Znwm>
  b0:	stp	x0, x21, [x19, #16]
  b4:	mov	x1, sp
  b8:	mov	x0, x19
  bc:	mov	x2, x20
  c0:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  c4:	ldp	x20, x19, [sp, #48]
  c8:	ldp	x22, x21, [sp, #32]
  cc:	ldp	x29, x30, [sp, #16]
  d0:	add	sp, sp, #0x40
  d4:	ret
  d8:	mov	w22, w1
  dc:	lsl	x0, x22, #4
  e0:	bl	0 <_Znwm>
  e4:	stp	x0, x22, [x19, #16]
  e8:	add	x2, x20, x21, lsl #4
  ec:	mov	x0, x19
  f0:	mov	x1, x20
  f4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  f8:	mov	x0, x20
  fc:	ldp	x20, x19, [sp, #48]
 100:	ldp	x22, x21, [sp, #32]
 104:	ldp	x29, x30, [sp, #16]
 108:	add	sp, sp, #0x40
 10c:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	and	w9, w8, #0x1
  10:	stp	w9, wzr, [x0, #8]
  14:	tbnz	w8, #0, 24 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x24>
  18:	ldr	w8, [x0, #24]
  1c:	sub	w10, w8, #0x1
  20:	b	2c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x2c>
  24:	mov	w10, wzr
  28:	mov	w8, #0x1                   	// #1
  2c:	tst	w10, w8
  30:	b.ne	1cc <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x1cc>  // b.any
  34:	add	x8, x0, #0x10
  38:	cbnz	w9, 50 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x50>
  3c:	ldr	w9, [x0, #24]
  40:	cbz	w9, a8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xa8>
  44:	ldr	x10, [x0, #16]
  48:	add	x9, x10, x9, lsl #4
  4c:	b	58 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x58>
  50:	add	x9, x0, #0x20
  54:	mov	x10, x8
  58:	sub	x11, x9, x10
  5c:	sub	x11, x11, #0x10
  60:	lsr	x11, x11, #4
  64:	cbz	x11, 98 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x98>
  68:	add	x11, x11, #0x1
  6c:	and	x12, x11, #0x1ffffffffffffffe
  70:	add	x13, x10, #0x10
  74:	add	x10, x10, x12, lsl #4
  78:	mov	x14, #0xffffffffffffffff    	// #-1
  7c:	mov	x15, x12
  80:	stur	x14, [x13, #-16]
  84:	str	x14, [x13], #32
  88:	subs	x15, x15, #0x2
  8c:	b.ne	80 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x80>  // b.any
  90:	cmp	x11, x12
  94:	b.eq	a8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xa8>  // b.none
  98:	mov	x11, #0xffffffffffffffff    	// #-1
  9c:	str	x11, [x10], #16
  a0:	cmp	x9, x10
  a4:	b.ne	9c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x9c>  // b.any
  a8:	cmp	x1, x2
  ac:	b.eq	184 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x184>  // b.none
  b0:	mov	w9, #0x25                  	// #37
  b4:	mov	x10, #0xfffffffffffffffe    	// #-2
  b8:	b	c8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xc8>
  bc:	add	x1, x1, #0x10
  c0:	cmp	x1, x2
  c4:	b.eq	184 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x184>  // b.none
  c8:	ldr	x11, [x1]
  cc:	cmn	x11, #0x3
  d0:	b.hi	bc <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xbc>  // b.pmore
  d4:	ldrb	w12, [x0, #8]
  d8:	tbnz	w12, #0, ec <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xec>
  dc:	ldr	w13, [x0, #24]
  e0:	cbz	w13, 17c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x17c>
  e4:	ldr	x12, [x0, #16]
  e8:	b	f4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xf4>
  ec:	mov	w13, #0x1                   	// #1
  f0:	mov	x12, x8
  f4:	mul	w14, w11, w9
  f8:	sub	w13, w13, #0x1
  fc:	and	w15, w13, w14
 100:	add	x14, x12, w15, uxtw #4
 104:	ldr	x17, [x14]
 108:	cmp	x11, x17
 10c:	b.eq	18c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x18c>  // b.none
 110:	mov	x16, xzr
 114:	mov	w18, #0x1                   	// #1
 118:	cmn	x17, #0x1
 11c:	b.eq	14c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x14c>  // b.none
 120:	cmp	x16, #0x0
 124:	add	w15, w15, w18
 128:	ccmp	x17, x10, #0x0, eq  // eq = none
 12c:	and	w15, w15, w13
 130:	csel	x16, x16, x14, ne  // ne = any
 134:	add	x14, x12, w15, uxtw #4
 138:	ldr	x17, [x14]
 13c:	add	w18, w18, #0x1
 140:	cmp	x11, x17
 144:	b.ne	118 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x118>  // b.any
 148:	b	18c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x18c>
 14c:	cmp	x16, #0x0
 150:	csel	x12, x14, x16, eq  // eq = none
 154:	str	x11, [x12]
 158:	ldr	x11, [x1, #8]
 15c:	str	x11, [x12, #8]
 160:	ldr	w11, [x0, #8]
 164:	lsr	w12, w11, #1
 168:	adds	w12, w12, #0x1
 16c:	b.mi	1ac <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x1ac>  // b.first
 170:	bfi	w11, w12, #1, #31
 174:	str	w11, [x0, #8]
 178:	b	bc <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xbc>
 17c:	mov	x12, xzr
 180:	b	154 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x154>
 184:	ldp	x29, x30, [sp], #16
 188:	ret
 18c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 190:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 194:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x17a                 	// #378
 1a8:	bl	0 <__assert_fail>
 1ac:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 1b0:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 1b4:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 1b8:	add	x0, x0, #0x0
 1bc:	add	x1, x1, #0x0
 1c0:	add	x3, x3, #0x0
 1c4:	mov	w2, #0x441                 	// #1089
 1c8:	bl	0 <__assert_fail>
 1cc:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 1d0:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 1d4:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 1d8:	add	x0, x0, #0x0
 1dc:	add	x1, x1, #0x0
 1e0:	add	x3, x3, #0x0
 1e4:	mov	w2, #0x15c                 	// #348
 1e8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x23, [x0]
  18:	cbz	x23, f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xf0>
  1c:	ldr	w8, [x23, #192]
  20:	mov	x19, x3
  24:	mov	x20, x2
  28:	mov	x21, x0
  2c:	mov	x22, x1
  30:	cbnz	w8, cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xcc>
  34:	ldr	w8, [x21, #16]
  38:	cbz	w8, 110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x110>
  3c:	add	x24, x21, #0x8
  40:	ldr	x9, [x24]
  44:	ldr	w2, [x23, #196]
  48:	mov	x0, x23
  4c:	mov	x3, x22
  50:	add	x8, x9, x8, lsl #4
  54:	sub	x1, x8, #0x4
  58:	mov	x4, x20
  5c:	mov	x5, x19
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  64:	cmp	w0, #0x8
  68:	b.hi	94 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x94>  // b.pmore
  6c:	str	w0, [x23, #196]
  70:	ldr	w8, [x21, #16]
  74:	cbz	w8, 130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x130>
  78:	ldr	x8, [x24]
  7c:	str	w0, [x8, #8]
  80:	ldp	x20, x19, [sp, #48]
  84:	ldp	x22, x21, [sp, #32]
  88:	ldp	x24, x23, [sp, #16]
  8c:	ldp	x29, x30, [sp], #64
  90:	ret
  94:	ldr	w8, [x21, #16]
  98:	cbz	w8, 110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x110>
  9c:	ldr	x9, [x24]
  a0:	mov	x0, x23
  a4:	add	x8, x9, x8, lsl #4
  a8:	ldur	w1, [x8, #-4]
  ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  b0:	ldr	w8, [x23, #192]
  b4:	cbz	w8, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x150>
  b8:	ldr	w2, [x23, #196]
  bc:	mov	x3, x0
  c0:	add	x1, x23, #0x8
  c4:	mov	x0, x24
  c8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
  cc:	mov	x0, x21
  d0:	mov	x1, x22
  d4:	mov	x2, x20
  d8:	mov	x3, x19
  dc:	ldp	x20, x19, [sp, #48]
  e0:	ldp	x22, x21, [sp, #32]
  e4:	ldp	x24, x23, [sp, #16]
  e8:	ldp	x29, x30, [sp], #64
  ec:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x521                 	// #1313
 10c:	bl	0 <__assert_fail>
 110:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 114:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 118:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 11c:	add	x0, x0, #0x0
 120:	add	x1, x1, #0x0
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0xa7                  	// #167
 12c:	bl	0 <__assert_fail>
 130:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 134:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 138:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x95                  	// #149
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 154:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 158:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x3e9                 	// #1001
 16c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w2, #0x8
   c:	b.hi	1c8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1c8>  // b.pmore
  10:	ldr	w8, [x1]
  14:	cmp	w8, w2
  18:	b.hi	1c8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1c8>  // b.pmore
  1c:	cmp	x4, x3
  20:	b.ls	1e8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1e8>  // b.plast
  24:	cbz	w8, 3c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x3c>
  28:	sub	w9, w8, #0x1
  2c:	add	x9, x0, w9, uxtw #4
  30:	ldr	x9, [x9, #8]
  34:	cmp	x9, x3
  38:	b.hi	208 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x208>  // b.pmore
  3c:	cmp	w8, w2
  40:	b.eq	64 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x64>  // b.none
  44:	add	x9, x0, x8, lsl #4
  48:	ldr	x9, [x9, #8]
  4c:	cmp	x9, x3
  50:	b.ls	228 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x228>  // b.plast
  54:	lsl	x9, x8, #4
  58:	ldr	x9, [x0, x9]
  5c:	cmp	x9, x4
  60:	b.cc	248 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x248>  // b.lo, b.ul, b.last
  64:	cbz	w8, 114 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x114>
  68:	sub	w10, w8, #0x1
  6c:	add	x9, x0, w10, uxtw #3
  70:	ldr	x9, [x9, #128]
  74:	cmp	x9, x5
  78:	b.ne	10c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x10c>  // b.any
  7c:	add	x9, x0, x10, lsl #4
  80:	ldr	x11, [x9, #8]!
  84:	cmp	x11, x3
  88:	b.ne	10c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x10c>  // b.any
  8c:	cmp	w8, w2
  90:	str	w10, [x1]
  94:	b.eq	16c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x16c>  // b.none
  98:	add	x10, x0, x8, lsl #3
  9c:	ldr	x10, [x10, #128]
  a0:	cmp	x10, x5
  a4:	b.ne	16c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x16c>  // b.any
  a8:	lsl	x10, x8, #4
  ac:	ldr	x10, [x0, x10]
  b0:	cmp	x10, x4
  b4:	b.ne	16c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x16c>  // b.any
  b8:	add	x10, x0, x8, lsl #4
  bc:	ldr	x11, [x10, #8]
  c0:	adds	w10, w8, #0x1
  c4:	str	x11, [x9]
  c8:	b.cs	288 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x288>  // b.hs, b.nlast
  cc:	sub	w10, w2, w10
  d0:	add	w9, w10, w8
  d4:	cmp	w9, #0x8
  d8:	b.hi	2a8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2a8>  // b.pmore
  dc:	cbz	w10, 104 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x104>
  e0:	add	w10, w8, #0x1
  e4:	ldr	q0, [x0, w10, uxtw #4]
  e8:	add	x11, x0, #0x80
  ec:	cmp	w9, w10
  f0:	str	q0, [x0, w8, uxtw #4]
  f4:	ldr	x12, [x11, w10, uxtw #3]
  f8:	str	x12, [x11, w8, uxtw #3]
  fc:	mov	w8, w10
 100:	b.ne	e0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0xe0>  // b.any
 104:	sub	w2, w2, #0x1
 108:	b	1bc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1bc>
 10c:	cmp	w8, #0x8
 110:	b.eq	164 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x164>  // b.none
 114:	cmp	w8, w2
 118:	b.ne	134 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x134>  // b.any
 11c:	add	x9, x0, x8, lsl #4
 120:	add	x8, x0, x8, lsl #3
 124:	stp	x3, x4, [x9]
 128:	str	x5, [x8, #128]
 12c:	add	w2, w2, #0x1
 130:	b	1bc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1bc>
 134:	add	x9, x0, x8, lsl #3
 138:	ldr	x10, [x9, #128]!
 13c:	cmp	x10, x5
 140:	b.ne	15c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x15c>  // b.any
 144:	add	x10, x0, x8, lsl #4
 148:	ldr	x11, [x10]
 14c:	cmp	x11, x4
 150:	b.ne	15c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x15c>  // b.any
 154:	str	x3, [x10]
 158:	b	1bc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1bc>
 15c:	cmp	w2, #0x8
 160:	b.ne	174 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x174>  // b.any
 164:	mov	w2, #0x9                   	// #9
 168:	b	1bc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1bc>
 16c:	str	x4, [x9]
 170:	b	1bc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1bc>
 174:	cmn	w8, #0x1
 178:	b.eq	268 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x268>  // b.none
 17c:	sub	w11, w2, w8
 180:	add	w10, w2, #0x1
 184:	cbz	w11, 1ac <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1ac>
 188:	sub	w11, w2, #0x1
 18c:	ldr	q0, [x0, w11, uxtw #4]
 190:	add	x12, x0, #0x80
 194:	cmp	w8, w11
 198:	str	q0, [x0, w2, uxtw #4]
 19c:	ldr	x13, [x12, w11, uxtw #3]
 1a0:	str	x13, [x12, w2, uxtw #3]
 1a4:	mov	w2, w11
 1a8:	b.ne	188 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x188>  // b.any
 1ac:	add	x8, x0, x8, lsl #4
 1b0:	mov	w2, w10
 1b4:	stp	x3, x4, [x8]
 1b8:	str	x5, [x9]
 1bc:	mov	w0, w2
 1c0:	ldp	x29, x30, [sp], #16
 1c4:	ret
 1c8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1cc:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1d0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x275                 	// #629
 1e4:	bl	0 <__assert_fail>
 1e8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1ec:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1f0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0x276                 	// #630
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 20c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 210:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0x279                 	// #633
 224:	bl	0 <__assert_fail>
 228:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 22c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 230:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 234:	add	x0, x0, #0x0
 238:	add	x1, x1, #0x0
 23c:	add	x3, x3, #0x0
 240:	mov	w2, #0x27a                 	// #634
 244:	bl	0 <__assert_fail>
 248:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 24c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 250:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 254:	add	x0, x0, #0x0
 258:	add	x1, x1, #0x0
 25c:	add	x3, x3, #0x0
 260:	mov	w2, #0x27b                 	// #635
 264:	bl	0 <__assert_fail>
 268:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 26c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 270:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 274:	add	x0, x0, #0x0
 278:	add	x1, x1, #0x0
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x101                 	// #257
 284:	bl	0 <__assert_fail>
 288:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 28c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 290:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 294:	add	x0, x0, #0x0
 298:	add	x1, x1, #0x0
 29c:	add	x3, x3, #0x0
 2a0:	mov	w2, #0xf8                  	// #248
 2a4:	bl	0 <__assert_fail>
 2a8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2ac:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2b0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2b4:	add	x0, x0, #0x0
 2b8:	add	x1, x1, #0x0
 2bc:	add	x3, x3, #0x0
 2c0:	mov	w2, #0xec                  	// #236
 2c4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x9, [x0]
   c:	cbz	x9, 60 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x60>
  10:	ldr	w8, [x9, #192]
  14:	cbz	w8, 20 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x20>
  18:	ldp	x29, x30, [sp], #16
  1c:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  20:	ldr	w10, [x9, #196]
  24:	cmp	w10, #0x8
  28:	b.hi	80 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x80>  // b.pmore
  2c:	mov	w8, wzr
  30:	cbz	w10, 54 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x54>
  34:	add	x11, x9, w8, uxtw #4
  38:	ldr	x11, [x11, #8]
  3c:	cmp	x11, x1
  40:	b.hi	54 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x54>  // b.pmore
  44:	add	w8, w8, #0x1
  48:	cmp	w10, w8
  4c:	b.ne	34 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x34>  // b.any
  50:	mov	w8, w10
  54:	mov	w1, w8
  58:	ldp	x29, x30, [sp], #16
  5c:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  60:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  64:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  68:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  6c:	add	x0, x0, #0x0
  70:	add	x1, x1, #0x0
  74:	add	x3, x3, #0x0
  78:	mov	w2, #0x521                 	// #1313
  7c:	bl	0 <__assert_fail>
  80:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  84:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  88:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  8c:	add	x0, x0, #0x0
  90:	add	x1, x1, #0x0
  94:	add	x3, x3, #0x0
  98:	mov	w2, #0x244                 	// #580
  9c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x9, [x0]
  10:	ldr	w8, [x9, #192]
  14:	cbz	w8, 98 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x98>
  18:	ldr	w8, [x9, #196]
  1c:	cmp	w8, #0xb
  20:	b.hi	b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0xb8>  // b.pmore
  24:	mov	x19, x0
  28:	mov	x20, x1
  2c:	mov	w1, wzr
  30:	cbz	w8, 58 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x58>
  34:	add	x9, x9, #0x8
  38:	add	x10, x9, w1, uxtw #3
  3c:	ldr	x10, [x10, #88]
  40:	cmp	x10, x20
  44:	b.hi	58 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x58>  // b.pmore
  48:	add	w1, w1, #0x1
  4c:	cmp	w8, w1
  50:	b.ne	38 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x38>  // b.any
  54:	mov	w1, w8
  58:	mov	x0, x19
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  60:	ldr	w8, [x19, #16]
  64:	cbz	w8, 8c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x8c>
  68:	ldr	x8, [x19, #8]
  6c:	ldp	w8, w9, [x8, #8]
  70:	cmp	w9, w8
  74:	b.cs	8c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x8c>  // b.hs, b.nlast
  78:	mov	x0, x19
  7c:	mov	x1, x20
  80:	ldp	x20, x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  8c:	ldp	x20, x19, [sp, #16]
  90:	ldp	x29, x30, [sp], #32
  94:	ret
  98:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  9c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  a0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x3e9                 	// #1001
  b4:	bl	0 <__assert_fail>
  b8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  bc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  c0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x2cb                 	// #715
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x22, [x0]
  18:	cbz	x22, b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0xb0>
  1c:	ldr	w8, [x22, #192]
  20:	mov	x19, x0
  24:	mov	w20, w1
  28:	add	x0, x0, #0x8
  2c:	cbz	w8, 84 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x84>
  30:	mov	x21, x19
  34:	ldr	w23, [x22, #196]
  38:	str	wzr, [x21, #16]!
  3c:	ldr	w8, [x21, #4]
  40:	add	x22, x22, #0x8
  44:	cbz	w8, 98 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x98>
  48:	mov	x8, xzr
  4c:	ldr	x9, [x19, #8]
  50:	add	x8, x9, x8, lsl #4
  54:	str	x22, [x8]
  58:	stp	w23, w20, [x8, #8]
  5c:	ldp	w8, w9, [x19, #16]
  60:	cmp	w8, w9
  64:	b.cs	d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0xd0>  // b.hs, b.nlast
  68:	add	w8, w8, #0x1
  6c:	str	w8, [x21]
  70:	ldp	x20, x19, [sp, #48]
  74:	ldp	x22, x21, [sp, #32]
  78:	ldr	x23, [sp, #16]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	mov	x21, x19
  88:	ldr	w23, [x22, #196]
  8c:	str	wzr, [x21, #16]!
  90:	ldr	w8, [x21, #4]
  94:	cbnz	w8, 48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x48>
  98:	add	x1, x0, #0x10
  9c:	mov	w3, #0x10                  	// #16
  a0:	mov	x2, xzr
  a4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  a8:	ldr	w8, [x21]
  ac:	b	4c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x4c>
  b0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  b4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  b8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x521                 	// #1313
  cc:	bl	0 <__assert_fail>
  d0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  d4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  d8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  dc:	add	x0, x0, #0x0
  e0:	add	x1, x1, #0x0
  e4:	add	x3, x3, #0x0
  e8:	mov	w2, #0x43                  	// #67
  ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	w8, [x0, #16]
  1c:	cbz	w8, 1b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1b0>
  20:	ldp	x11, x9, [x0]
  24:	sub	w10, w8, #0x1
  28:	mov	x19, x0
  2c:	mov	x21, x1
  30:	add	x9, x9, w10, uxtw #4
  34:	ldr	w10, [x9, #12]
  38:	ldr	x9, [x9]
  3c:	ldr	w11, [x11, #192]
  40:	add	x20, x0, #0x8
  44:	ldr	x9, [x9, x10, lsl #3]
  48:	subs	w24, w11, w8
  4c:	and	x23, x9, #0xffffffffffffffc0
  50:	b.eq	e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0xe4>  // b.none
  54:	add	x22, x20, #0x10
  58:	mov	w25, #0xffffffff            	// #-1
  5c:	add	w25, w25, #0x1
  60:	add	x10, x23, w25, uxtw #3
  64:	ldr	x10, [x10, #96]
  68:	cmp	x10, x21
  6c:	b.ls	5c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x5c>  // b.plast
  70:	cmp	w25, #0xc
  74:	b.cs	190 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x190>  // b.hs, b.nlast
  78:	ldr	w10, [x19, #20]
  7c:	and	w9, w9, #0x3f
  80:	add	w26, w9, #0x1
  84:	cmp	w8, w10
  88:	b.cs	c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0xc8>  // b.hs, b.nlast
  8c:	ldr	x9, [x19, #8]
  90:	add	x8, x9, w8, uxtw #4
  94:	str	x23, [x8]
  98:	stp	w26, w25, [x8, #8]
  9c:	ldp	w8, w9, [x19, #16]
  a0:	cmp	w8, w9
  a4:	b.cs	170 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x170>  // b.hs, b.nlast
  a8:	add	w8, w8, #0x1
  ac:	mov	w9, w25
  b0:	str	w8, [x19, #16]
  b4:	ldr	x9, [x23, x9, lsl #3]
  b8:	subs	w24, w24, #0x1
  bc:	and	x23, x9, #0xffffffffffffffc0
  c0:	b.ne	58 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x58>  // b.any
  c4:	b	e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0xe4>
  c8:	mov	w3, #0x10                  	// #16
  cc:	mov	x0, x20
  d0:	mov	x1, x22
  d4:	mov	x2, xzr
  d8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  dc:	ldr	w8, [x19, #16]
  e0:	b	8c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x8c>
  e4:	mov	w22, #0xffffffff            	// #-1
  e8:	add	w22, w22, #0x1
  ec:	add	x10, x23, w22, uxtw #4
  f0:	ldr	x10, [x10, #8]
  f4:	cmp	x10, x21
  f8:	b.ls	e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0xe8>  // b.plast
  fc:	cmp	w22, #0x8
 100:	b.cs	1d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x1d0>  // b.hs, b.nlast
 104:	ldr	w10, [x19, #20]
 108:	and	w9, w9, #0x3f
 10c:	add	w21, w9, #0x1
 110:	cmp	w8, w10
 114:	b.cs	154 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x154>  // b.hs, b.nlast
 118:	ldr	x9, [x19, #8]
 11c:	add	x8, x9, w8, uxtw #4
 120:	str	x23, [x8]
 124:	stp	w21, w22, [x8, #8]
 128:	ldp	w8, w9, [x19, #16]
 12c:	cmp	w8, w9
 130:	b.cs	170 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x170>  // b.hs, b.nlast
 134:	add	w8, w8, #0x1
 138:	str	w8, [x19, #16]
 13c:	ldp	x20, x19, [sp, #64]
 140:	ldp	x22, x21, [sp, #48]
 144:	ldp	x24, x23, [sp, #32]
 148:	ldp	x26, x25, [sp, #16]
 14c:	ldp	x29, x30, [sp], #80
 150:	ret
 154:	add	x1, x20, #0x10
 158:	mov	w3, #0x10                  	// #16
 15c:	mov	x0, x20
 160:	mov	x2, xzr
 164:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 168:	ldr	w8, [x19, #16]
 16c:	b	118 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x118>
 170:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 174:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 178:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x43                  	// #67
 18c:	bl	0 <__assert_fail>
 190:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 194:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 198:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x2dd                 	// #733
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 1b4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 1b8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x99                  	// #153
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 1d4:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 1d8:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x257                 	// #599
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	w8, [x0, #16]
  1c:	mov	x22, x3
  20:	mov	x19, x2
  24:	mov	x23, x1
  28:	mov	x21, x0
  2c:	add	x20, x0, #0x8
  30:	cbz	w8, 44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x44>
  34:	ldr	x9, [x20]
  38:	ldp	w11, w10, [x9, #8]
  3c:	cmp	w10, w11
  40:	b.cc	78 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x78>  // b.lo, b.ul, b.last
  44:	ldr	x8, [x21]
  48:	mov	x0, x20
  4c:	ldr	w24, [x8, #192]
  50:	mov	w1, w24
  54:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
  58:	ldr	w8, [x21, #16]
  5c:	cmp	w8, w24
  60:	b.ls	2fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2fc>  // b.plast
  64:	ldr	x9, [x20]
  68:	add	x10, x9, x24, lsl #4
  6c:	ldr	w11, [x10, #12]
  70:	add	w11, w11, #0x1
  74:	str	w11, [x10, #12]
  78:	add	x9, x9, w8, uxtw #4
  7c:	ldur	w10, [x9, #-4]
  80:	cbnz	w10, 130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x130>
  84:	ldur	x9, [x9, #-16]
  88:	ldr	x9, [x9]
  8c:	cmp	x9, x23
  90:	b.ls	130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x130>  // b.plast
  94:	sub	w1, w8, #0x1
  98:	mov	x0, x20
  9c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  a0:	cbz	x0, 120 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x120>
  a4:	and	x24, x0, #0xffffffffffffffc0
  a8:	and	x25, x0, #0x3f
  ac:	add	x8, x24, x25, lsl #3
  b0:	ldr	x8, [x8, #128]
  b4:	cmp	x8, x22
  b8:	b.ne	130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x130>  // b.any
  bc:	add	x26, x24, x25, lsl #4
  c0:	ldr	x8, [x26, #8]!
  c4:	cmp	x8, x23
  c8:	b.ne	130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x130>  // b.any
  cc:	ldr	w8, [x21, #16]
  d0:	cbz	w8, 31c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x31c>
  d4:	ldr	x9, [x20]
  d8:	sub	w1, w8, #0x1
  dc:	mov	x0, x20
  e0:	add	x9, x9, x8, lsl #4
  e4:	ldur	x23, [x9, #-16]
  e8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
  ec:	ldr	x8, [x23]
  f0:	cmp	x8, x19
  f4:	b.cc	108 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x108>  // b.lo, b.ul, b.last
  f8:	b.ne	274 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x274>  // b.any
  fc:	ldr	x8, [x23, #128]
 100:	cmp	x8, x22
 104:	b.ne	274 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x274>  // b.any
 108:	lsl	x8, x25, #4
 10c:	ldr	x23, [x24, x8]
 110:	mov	x0, x21
 114:	mov	w1, wzr
 118:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 11c:	b	130 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x130>
 120:	ldr	x8, [x21]
 124:	ldr	w9, [x8, #192]
 128:	cbz	w9, 39c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x39c>
 12c:	str	x23, [x8]
 130:	ldr	w8, [x21, #16]
 134:	cbz	w8, 31c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x31c>
 138:	ldr	x9, [x20]
 13c:	mov	x3, x23
 140:	mov	x4, x19
 144:	mov	x5, x22
 148:	add	x1, x9, x8, lsl #4
 14c:	ldr	w8, [x1, #-4]!
 150:	ldur	w2, [x1, #-4]
 154:	ldur	x0, [x1, #-12]
 158:	cmp	w8, w2
 15c:	cset	w24, eq  // eq = none
 160:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 164:	cmp	w0, #0x9
 168:	b.cc	1b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1b8>  // b.lo, b.ul, b.last
 16c:	ldr	w8, [x21, #16]
 170:	mov	x0, x21
 174:	sub	w1, w8, #0x1
 178:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 17c:	ldr	w8, [x21, #16]
 180:	cbz	w8, 35c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x35c>
 184:	ldr	x9, [x20]
 188:	mov	x3, x23
 18c:	mov	x4, x19
 190:	mov	x5, x22
 194:	add	x1, x9, x8, lsl #4
 198:	ldr	w8, [x1, #-4]!
 19c:	ldur	w2, [x1, #-4]
 1a0:	ldur	x0, [x1, #-12]
 1a4:	cmp	w8, w2
 1a8:	cset	w24, eq  // eq = none
 1ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1b0:	cmp	w0, #0x9
 1b4:	b.cs	37c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x37c>  // b.hs, b.nlast
 1b8:	ldr	w8, [x21, #16]
 1bc:	cbz	w8, 2fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2fc>
 1c0:	ldr	x9, [x20]
 1c4:	sub	w11, w8, #0x1
 1c8:	add	x10, x9, w11, uxtw #4
 1cc:	str	w0, [x10, #8]
 1d0:	cbz	w11, 25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x25c>
 1d4:	sub	w12, w0, #0x1
 1d8:	cmp	w12, #0x40
 1dc:	b.cs	33c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x33c>  // b.hs, b.nlast
 1e0:	sub	w10, w8, #0x2
 1e4:	add	x13, x9, w10, uxtw #4
 1e8:	ldr	w14, [x13, #12]
 1ec:	ldr	x13, [x13]
 1f0:	mov	w12, w12
 1f4:	lsl	x14, x14, #3
 1f8:	ldr	x15, [x13, x14]
 1fc:	and	x15, x15, #0xffffffffffffffc0
 200:	orr	x12, x15, x12
 204:	str	x12, [x13, x14]
 208:	cbz	w11, 25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x25c>
 20c:	eor	w11, w24, #0x1
 210:	tbnz	w11, #0, 25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x25c>
 214:	cbz	w10, 24c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x24c>
 218:	cmp	w8, w10
 21c:	b.ls	2dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2dc>  // b.plast
 220:	add	x11, x9, w10, uxtw #4
 224:	ldr	x12, [x11]
 228:	ldr	w13, [x11, #12]
 22c:	sub	w10, w10, #0x1
 230:	add	x12, x12, x13, lsl #3
 234:	str	x19, [x12, #96]
 238:	ldr	w11, [x11, #8]
 23c:	sub	w11, w11, #0x1
 240:	cmp	w13, w11
 244:	b.eq	214 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x214>  // b.none
 248:	b	25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x25c>
 24c:	ldr	x8, [x9]
 250:	ldr	w9, [x9, #12]
 254:	add	x8, x8, x9, lsl #3
 258:	str	x19, [x8, #88]
 25c:	ldp	x20, x19, [sp, #64]
 260:	ldp	x22, x21, [sp, #48]
 264:	ldp	x24, x23, [sp, #32]
 268:	ldp	x26, x25, [sp, #16]
 26c:	ldp	x29, x30, [sp], #80
 270:	ret
 274:	ldr	w8, [x21, #16]
 278:	str	x19, [x26]
 27c:	cmp	w8, #0x1
 280:	b.eq	25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x25c>  // b.none
 284:	sub	w9, w8, #0x2
 288:	cbz	w9, 2c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2c4>
 28c:	cmp	w8, w9
 290:	b.ls	2dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2dc>  // b.plast
 294:	ldr	x10, [x20]
 298:	add	x10, x10, w9, uxtw #4
 29c:	ldr	x11, [x10]
 2a0:	ldr	w12, [x10, #12]
 2a4:	sub	w9, w9, #0x1
 2a8:	add	x11, x11, x12, lsl #3
 2ac:	str	x19, [x11, #96]
 2b0:	ldr	w10, [x10, #8]
 2b4:	sub	w10, w10, #0x1
 2b8:	cmp	w12, w10
 2bc:	b.eq	288 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x288>  // b.none
 2c0:	b	25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x25c>
 2c4:	cbz	w8, 2dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x2dc>
 2c8:	ldr	x8, [x20]
 2cc:	ldr	x9, [x8]
 2d0:	ldr	w8, [x8, #12]
 2d4:	add	x8, x9, x8, lsl #3
 2d8:	b	258 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x258>
 2dc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2e0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2e4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2e8:	add	x0, x0, #0x0
 2ec:	add	x1, x1, #0x0
 2f0:	add	x3, x3, #0x0
 2f4:	mov	w2, #0x99                  	// #153
 2f8:	bl	0 <__assert_fail>
 2fc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 300:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 304:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 308:	add	x0, x0, #0x0
 30c:	add	x1, x1, #0x0
 310:	add	x3, x3, #0x0
 314:	mov	w2, #0x95                  	// #149
 318:	bl	0 <__assert_fail>
 31c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 320:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 324:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 328:	add	x0, x0, #0x0
 32c:	add	x1, x1, #0x0
 330:	add	x3, x3, #0x0
 334:	mov	w2, #0xab                  	// #171
 338:	bl	0 <__assert_fail>
 33c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 340:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 344:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 348:	add	x0, x0, #0x0
 34c:	add	x1, x1, #0x0
 350:	add	x3, x3, #0x0
 354:	mov	w2, #0xba                  	// #186
 358:	bl	0 <__assert_fail>
 35c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 360:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 364:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 368:	add	x0, x0, #0x0
 36c:	add	x1, x1, #0x0
 370:	add	x3, x3, #0x0
 374:	mov	w2, #0xa7                  	// #167
 378:	bl	0 <__assert_fail>
 37c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 380:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 384:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 388:	add	x0, x0, #0x0
 38c:	add	x1, x1, #0x0
 390:	add	x3, x3, #0x0
 394:	mov	w2, #0x740                 	// #1856
 398:	bl	0 <__assert_fail>
 39c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3a0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3a4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3a8:	add	x0, x0, #0x0
 3ac:	add	x1, x1, #0x0
 3b0:	add	x3, x3, #0x0
 3b4:	mov	w2, #0x3e9                 	// #1001
 3b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	w8, [x0, #196]
  18:	mov	x19, x0
  1c:	mov	w5, w1
  20:	add	x4, x29, #0x18
  24:	mov	w0, #0x2                   	// #2
  28:	mov	w2, #0x8                   	// #8
  2c:	mov	w6, #0x1                   	// #1
  30:	mov	w1, w8
  34:	mov	x3, xzr
  38:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
  3c:	ldr	x8, [x19, #200]
  40:	mov	x20, x0
  44:	ldr	x21, [x8]
  48:	cbz	x21, 58 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x58>
  4c:	ldr	x9, [x21]
  50:	str	x9, [x8]
  54:	b	6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x6c>
  58:	add	x0, x8, #0x8
  5c:	mov	w1, #0xc0                  	// #192
  60:	mov	w2, #0x6                   	// #6
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  68:	mov	x21, x0
  6c:	movi	v0.2d, #0x0
  70:	stp	q0, q0, [x21, #160]
  74:	stp	q0, q0, [x21, #128]
  78:	stp	q0, q0, [x21, #96]
  7c:	stp	q0, q0, [x21, #64]
  80:	stp	q0, q0, [x21, #32]
  84:	stp	q0, q0, [x21]
  88:	ldr	w8, [x19, #192]
  8c:	cbnz	w8, 224 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x224>
  90:	ldr	w22, [x29, #24]
  94:	cmp	w22, #0x9
  98:	b.cs	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x244>  // b.hs, b.nlast
  9c:	cbz	w22, d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0xd0>
  a0:	mov	x8, xzr
  a4:	lsl	x9, x8, #4
  a8:	ldr	q0, [x19, x9]
  ac:	lsl	x10, x8, #3
  b0:	add	x8, x8, #0x1
  b4:	cmp	w22, w8
  b8:	str	q0, [x21, x9]
  bc:	add	x9, x19, x10
  c0:	ldr	x9, [x9, #128]
  c4:	add	x10, x21, x10
  c8:	str	x9, [x10, #128]
  cc:	b.ne	a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0xa4>  // b.any
  d0:	tst	x21, #0x3f
  d4:	b.ne	264 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x264>  // b.any
  d8:	sub	w23, w22, #0x1
  dc:	cmp	w23, #0x40
  e0:	b.cs	284 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x284>  // b.hs, b.nlast
  e4:	ldr	x8, [x19, #200]
  e8:	ldr	x0, [x8]
  ec:	cbz	x0, fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0xfc>
  f0:	ldr	x9, [x0]
  f4:	str	x9, [x8]
  f8:	b	10c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x10c>
  fc:	add	x0, x8, #0x8
 100:	mov	w1, #0xc0                  	// #192
 104:	mov	w2, #0x6                   	// #6
 108:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 10c:	movi	v0.2d, #0x0
 110:	stp	q0, q0, [x0, #160]
 114:	stp	q0, q0, [x0, #128]
 118:	stp	q0, q0, [x0, #96]
 11c:	stp	q0, q0, [x0, #64]
 120:	stp	q0, q0, [x0, #32]
 124:	stp	q0, q0, [x0]
 128:	ldr	w8, [x19, #192]
 12c:	cbnz	w8, 224 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x224>
 130:	ldr	w8, [x29, #28]
 134:	add	w9, w8, w22
 138:	cmp	w9, #0x8
 13c:	b.hi	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x244>  // b.pmore
 140:	cmp	w8, #0x8
 144:	b.hi	2a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x2a4>  // b.pmore
 148:	cbz	w8, 178 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x178>
 14c:	mov	x9, xzr
 150:	add	w10, w22, w9
 154:	ldr	q0, [x19, w10, uxtw #4]
 158:	add	x10, x19, w10, uxtw #3
 15c:	add	x11, x0, x9, lsl #3
 160:	str	q0, [x0, x9, lsl #4]
 164:	ldr	x10, [x10, #128]
 168:	add	x9, x9, #0x1
 16c:	cmp	w8, w9
 170:	str	x10, [x11, #128]
 174:	b.ne	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x150>  // b.any
 178:	tst	x0, #0x3f
 17c:	b.ne	264 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x264>  // b.any
 180:	sub	w8, w8, #0x1
 184:	cmp	w8, #0x40
 188:	b.cs	284 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x284>  // b.hs, b.nlast
 18c:	mov	w13, #0x1                   	// #1
 190:	movi	v0.2d, #0x0
 194:	str	xzr, [x19, #176]
 198:	str	w13, [x19, #192]
 19c:	stp	q0, q0, [x19]
 1a0:	stp	q0, q0, [x19, #32]
 1a4:	stp	q0, q0, [x19, #64]
 1a8:	stp	q0, q0, [x19, #96]
 1ac:	stp	q0, q0, [x19, #128]
 1b0:	str	q0, [x19, #160]
 1b4:	ldr	w13, [x29, #24]
 1b8:	mov	w9, w23
 1bc:	and	x10, x21, #0xffffffffffffffc0
 1c0:	mov	w11, w8
 1c4:	and	x12, x0, #0xffffffffffffffc0
 1c8:	orr	x9, x10, x9
 1cc:	orr	x10, x12, x11
 1d0:	and	x11, x9, #0xffffffffffffffc0
 1d4:	sub	w12, w13, #0x1
 1d8:	add	x12, x11, w12, uxtw #4
 1dc:	ldr	x12, [x12, #8]
 1e0:	and	x13, x10, #0xffffffffffffffc0
 1e4:	add	x8, x13, w8, uxtw #4
 1e8:	str	x9, [x19, #8]
 1ec:	str	x12, [x19, #96]
 1f0:	ldr	x8, [x8, #8]
 1f4:	str	x10, [x19, #16]
 1f8:	mov	w9, #0x2                   	// #2
 1fc:	mov	x0, x20
 200:	str	x8, [x19, #104]
 204:	ldr	x8, [x11]
 208:	str	w9, [x19, #196]
 20c:	ldr	x23, [sp, #16]
 210:	str	x8, [x19]
 214:	ldp	x20, x19, [sp, #48]
 218:	ldp	x22, x21, [sp, #32]
 21c:	ldp	x29, x30, [sp], #64
 220:	ret
 224:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 228:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 22c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 230:	add	x0, x0, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x3, x3, #0x0
 23c:	mov	w2, #0x3e0                 	// #992
 240:	bl	0 <__assert_fail>
 244:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 248:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 24c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 250:	add	x0, x0, #0x0
 254:	add	x1, x1, #0x0
 258:	add	x3, x3, #0x0
 25c:	mov	w2, #0xeb                  	// #235
 260:	bl	0 <__assert_fail>
 264:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 268:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 26c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 270:	add	x0, x0, #0x0
 274:	add	x1, x1, #0x0
 278:	add	x3, x3, #0x0
 27c:	mov	w2, #0xb3                  	// #179
 280:	bl	0 <__assert_fail>
 284:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 288:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 28c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 290:	add	x0, x0, #0x0
 294:	add	x1, x1, #0x0
 298:	add	x3, x3, #0x0
 29c:	mov	w2, #0xba                  	// #186
 2a0:	bl	0 <__assert_fail>
 2a4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 2a8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 2ac:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 2b0:	add	x0, x0, #0x0
 2b4:	add	x1, x1, #0x0
 2b8:	add	x3, x3, #0x0
 2bc:	mov	w2, #0xec                  	// #236
 2c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #16]
  14:	cbz	w8, 22c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x22c>
  18:	add	x19, x0, #0x8
  1c:	ldr	x9, [x19]
  20:	ldr	x22, [x0]
  24:	mov	x21, x0
  28:	mov	w20, w1
  2c:	add	x13, x9, x8, lsl #4
  30:	ldur	w11, [x13, #-8]
  34:	ldur	x10, [x13, #-16]
  38:	subs	w12, w11, #0x1
  3c:	b.ne	ac <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xac>  // b.any
  40:	ldr	x8, [x22, #200]
  44:	mov	x0, x21
  48:	ldr	x9, [x8]
  4c:	str	x9, [x10]
  50:	str	x10, [x8]
  54:	ldr	w1, [x22, #192]
  58:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  5c:	tbz	w20, #0, 1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d8>
  60:	ldr	w8, [x22, #192]
  64:	cbz	w8, 1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d8>
  68:	ldr	w8, [x21, #16]
  6c:	cbz	w8, 1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d8>
  70:	ldr	x9, [x19]
  74:	ldp	w11, w10, [x9, #8]
  78:	cmp	w10, w11
  7c:	b.cs	1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d8>  // b.hs, b.nlast
  80:	mov	w10, wzr
  84:	add	x11, x9, w10, uxtw #4
  88:	ldr	w11, [x11, #12]
  8c:	cbnz	w11, 1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d8>
  90:	add	w10, w10, #0x1
  94:	cmp	w8, w10
  98:	b.ne	84 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x84>  // b.any
  9c:	add	x8, x9, x8, lsl #4
  a0:	ldur	x8, [x8, #-16]
  a4:	ldr	x8, [x8]
  a8:	b	1d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d4>
  ac:	ldur	w13, [x13, #-4]
  b0:	adds	w14, w13, #0x1
  b4:	b.cs	24c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x24c>  // b.hs, b.nlast
  b8:	cmp	w11, #0x9
  bc:	b.cs	26c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x26c>  // b.hs, b.nlast
  c0:	sub	w15, w11, w14
  c4:	add	w14, w15, w13
  c8:	cmp	w14, #0x8
  cc:	b.hi	28c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x28c>  // b.pmore
  d0:	cbz	w15, fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xfc>
  d4:	mov	w15, w13
  d8:	add	w16, w15, #0x1
  dc:	ldr	q0, [x10, w16, uxtw #4]
  e0:	add	x17, x10, #0x80
  e4:	cmp	w14, w16
  e8:	str	q0, [x10, w15, uxtw #4]
  ec:	ldr	x18, [x17, w16, uxtw #3]
  f0:	str	x18, [x17, w15, uxtw #3]
  f4:	mov	w15, w16
  f8:	b.ne	d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xd8>  // b.any
  fc:	ldr	w1, [x22, #192]
 100:	cmp	w8, w1
 104:	b.ls	2ac <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x2ac>  // b.plast
 108:	add	x14, x9, x1, lsl #4
 10c:	str	w12, [x14, #8]
 110:	cbz	w1, 150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x150>
 114:	sub	w15, w1, #0x1
 118:	cmp	w8, w15
 11c:	b.ls	20c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x20c>  // b.plast
 120:	sub	w14, w11, #0x2
 124:	cmp	w14, #0x40
 128:	b.cs	2cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x2cc>  // b.hs, b.nlast
 12c:	add	x15, x9, w15, uxtw #4
 130:	ldr	w16, [x15, #12]
 134:	ldr	x15, [x15]
 138:	mov	w14, w14
 13c:	lsl	x16, x16, #3
 140:	ldr	x17, [x15, x16]
 144:	and	x17, x17, #0xffffffffffffffc0
 148:	orr	x14, x17, x14
 14c:	str	x14, [x15, x16]
 150:	cmp	w13, w12
 154:	b.ne	1a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1a4>  // b.any
 158:	cbz	w1, 1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1f8>
 15c:	sub	w11, w11, #0x2
 160:	add	x10, x10, w11, uxtw #4
 164:	ldr	x10, [x10, #8]
 168:	sub	w11, w1, #0x1
 16c:	cbz	w11, 1e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1e8>
 170:	cmp	w8, w11
 174:	b.ls	20c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x20c>  // b.plast
 178:	add	x12, x9, w11, uxtw #4
 17c:	ldr	x13, [x12]
 180:	ldr	w14, [x12, #12]
 184:	sub	w11, w11, #0x1
 188:	add	x13, x13, x14, lsl #3
 18c:	str	x10, [x13, #96]
 190:	ldr	w12, [x12, #8]
 194:	sub	w12, w12, #0x1
 198:	cmp	w14, w12
 19c:	b.eq	16c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x16c>  // b.none
 1a0:	b	1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1f8>
 1a4:	tbz	w20, #0, 1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d8>
 1a8:	mov	w11, wzr
 1ac:	cmp	w8, w11
 1b0:	b.eq	20c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x20c>  // b.none
 1b4:	add	x12, x9, w11, uxtw #4
 1b8:	ldr	w12, [x12, #12]
 1bc:	cbnz	w12, 1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1d8>
 1c0:	add	w11, w11, #0x1
 1c4:	cmp	w8, w11
 1c8:	b.ne	1ac <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1ac>  // b.any
 1cc:	cbz	w1, 2ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x2ec>
 1d0:	ldr	x8, [x10]
 1d4:	str	x8, [x22]
 1d8:	ldp	x20, x19, [sp, #32]
 1dc:	ldp	x22, x21, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #48
 1e4:	ret
 1e8:	ldr	x8, [x9]
 1ec:	ldr	w9, [x9, #12]
 1f0:	add	x8, x8, x9, lsl #3
 1f4:	str	x10, [x8, #88]
 1f8:	mov	x0, x19
 1fc:	ldp	x20, x19, [sp, #32]
 200:	ldp	x22, x21, [sp, #16]
 204:	ldp	x29, x30, [sp], #48
 208:	b	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 20c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 210:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 214:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 218:	add	x0, x0, #0x0
 21c:	add	x1, x1, #0x0
 220:	add	x3, x3, #0x0
 224:	mov	w2, #0x99                  	// #153
 228:	bl	0 <__assert_fail>
 22c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 230:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 234:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 238:	add	x0, x0, #0x0
 23c:	add	x1, x1, #0x0
 240:	add	x3, x3, #0x0
 244:	mov	w2, #0xab                  	// #171
 248:	bl	0 <__assert_fail>
 24c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 250:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 254:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 258:	add	x0, x0, #0x0
 25c:	add	x1, x1, #0x0
 260:	add	x3, x3, #0x0
 264:	mov	w2, #0xf8                  	// #248
 268:	bl	0 <__assert_fail>
 26c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 270:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 274:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 278:	add	x0, x0, #0x0
 27c:	add	x1, x1, #0x0
 280:	add	x3, x3, #0x0
 284:	mov	w2, #0xeb                  	// #235
 288:	bl	0 <__assert_fail>
 28c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 290:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 294:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 298:	add	x0, x0, #0x0
 29c:	add	x1, x1, #0x0
 2a0:	add	x3, x3, #0x0
 2a4:	mov	w2, #0xec                  	// #236
 2a8:	bl	0 <__assert_fail>
 2ac:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2b0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2b4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2b8:	add	x0, x0, #0x0
 2bc:	add	x1, x1, #0x0
 2c0:	add	x3, x3, #0x0
 2c4:	mov	w2, #0x95                  	// #149
 2c8:	bl	0 <__assert_fail>
 2cc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2d0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2d4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2d8:	add	x0, x0, #0x0
 2dc:	add	x1, x1, #0x0
 2e0:	add	x3, x3, #0x0
 2e4:	mov	w2, #0xba                  	// #186
 2e8:	bl	0 <__assert_fail>
 2ec:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2f0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2f4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 2f8:	add	x0, x0, #0x0
 2fc:	add	x1, x1, #0x0
 300:	add	x3, x3, #0x0
 304:	mov	w2, #0x3e9                 	// #1001
 308:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x28, x27, [sp, #96]
   c:	stp	x26, x25, [sp, #112]
  10:	stp	x24, x23, [sp, #128]
  14:	stp	x22, x21, [sp, #144]
  18:	stp	x20, x19, [sp, #160]
  1c:	add	x29, sp, #0x50
  20:	ldr	w8, [x0, #16]
  24:	cmp	w8, w1
  28:	b.ls	3b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3b4>  // b.plast
  2c:	add	x21, x0, #0x8
  30:	ldr	x8, [x21]
  34:	mov	x20, x0
  38:	mov	x0, x21
  3c:	mov	w19, w1
  40:	add	x8, x8, w1, uxtw #4
  44:	ldr	w23, [x8, #12]
  48:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  4c:	mov	x24, x0
  50:	cbz	x0, 74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x74>
  54:	and	w8, w24, #0x3f
  58:	add	w8, w8, #0x1
  5c:	and	x9, x24, #0xffffffffffffffc0
  60:	add	w23, w8, w23
  64:	mov	w26, #0x1                   	// #1
  68:	str	x9, [sp, #32]
  6c:	stur	w8, [x29, #-16]
  70:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x7c>
  74:	mov	w8, wzr
  78:	mov	w26, wzr
  7c:	ldr	w9, [x20, #16]
  80:	cmp	w9, w19
  84:	b.ls	354 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x354>  // b.plast
  88:	ldr	x9, [x21]
  8c:	mov	w10, w19
  90:	sub	x27, x29, #0x10
  94:	add	x28, sp, #0x20
  98:	add	x9, x9, x10, lsl #4
  9c:	ldr	w10, [x9, #8]
  a0:	mov	x0, x21
  a4:	mov	w1, w19
  a8:	add	w22, w26, #0x1
  ac:	str	w10, [x27, w26, uxtw #2]
  b0:	ldr	x9, [x9]
  b4:	add	w25, w10, w8
  b8:	str	x9, [x28, w26, uxtw #3]
  bc:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
  c0:	cbz	x0, e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0xe4>
  c4:	and	w8, w0, #0x3f
  c8:	and	x9, x0, #0xffffffffffffffc0
  cc:	add	w8, w8, #0x1
  d0:	str	x9, [x28, w22, uxtw #3]
  d4:	orr	w9, w26, #0x2
  d8:	str	w8, [x27, w22, uxtw #2]
  dc:	add	w25, w8, w25
  e0:	mov	w22, w9
  e4:	add	w8, w25, #0x1
  e8:	cmp	w8, w22, lsl #3
  ec:	b.ls	134 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x134>  // b.plast
  f0:	subs	w8, w22, #0x1
  f4:	csinc	w26, w8, wzr, ne  // ne = any
  f8:	sub	x9, x29, #0x10
  fc:	add	x10, sp, #0x20
 100:	lsl	x8, x26, #2
 104:	ldr	x11, [x10, w26, uxtw #3]
 108:	ldr	w12, [x9, x8]
 10c:	str	x11, [x10, w22, uxtw #3]
 110:	str	w12, [x9, w22, uxtw #2]
 114:	str	wzr, [x9, x8]
 118:	ldr	x8, [x20]
 11c:	ldr	x8, [x8, #200]
 120:	ldr	x0, [x8]
 124:	cbz	x0, 13c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x13c>
 128:	ldr	x9, [x0]
 12c:	str	x9, [x8]
 130:	b	14c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x14c>
 134:	mov	w26, wzr
 138:	b	174 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x174>
 13c:	add	x0, x8, #0x8
 140:	mov	w1, #0xc0                  	// #192
 144:	mov	w2, #0x6                   	// #6
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 14c:	movi	v0.2d, #0x0
 150:	add	x8, sp, #0x20
 154:	add	w22, w22, #0x1
 158:	stp	q0, q0, [x0, #160]
 15c:	stp	q0, q0, [x0, #128]
 160:	stp	q0, q0, [x0, #96]
 164:	stp	q0, q0, [x0, #64]
 168:	stp	q0, q0, [x0, #32]
 16c:	stp	q0, q0, [x0]
 170:	str	x0, [x8, x26, lsl #3]
 174:	sub	x3, x29, #0x10
 178:	add	x4, sp, #0x10
 17c:	mov	w2, #0x8                   	// #8
 180:	mov	w6, #0x1                   	// #1
 184:	mov	w0, w22
 188:	mov	w1, w25
 18c:	mov	w5, w23
 190:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 194:	mov	x25, x0
 198:	lsr	x8, x0, #32
 19c:	add	x0, sp, #0x20
 1a0:	sub	x2, x29, #0x10
 1a4:	add	x3, sp, #0x10
 1a8:	mov	w1, w22
 1ac:	str	x8, [sp, #8]
 1b0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 1b4:	cbz	x24, 1c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1c4>
 1b8:	mov	x0, x21
 1bc:	mov	w1, w19
 1c0:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 1c4:	mov	x28, xzr
 1c8:	mov	w24, wzr
 1cc:	mov	w23, w26
 1d0:	str	x25, [sp]
 1d4:	add	x8, sp, #0x10
 1d8:	ldr	w11, [x8, x28, lsl #2]
 1dc:	add	x8, sp, #0x20
 1e0:	ldr	x9, [x8, x28, lsl #3]
 1e4:	sub	w8, w11, #0x1
 1e8:	add	x10, x9, w8, uxtw #4
 1ec:	ldr	x3, [x10, #8]
 1f0:	cbz	w26, 238 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x238>
 1f4:	cmp	x28, x23
 1f8:	b.ne	238 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x238>  // b.any
 1fc:	tst	x9, #0x3f
 200:	b.ne	394 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x394>  // b.any
 204:	cmp	w8, #0x40
 208:	b.cs	374 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x374>  // b.hs, b.nlast
 20c:	cmp	w11, #0x9
 210:	b.cs	3d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3d4>  // b.hs, b.nlast
 214:	and	x9, x9, #0xffffffffffffffc0
 218:	orr	x2, x9, x8
 21c:	mov	x0, x20
 220:	mov	w1, w19
 224:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 228:	and	w8, w0, #0x1
 22c:	mov	w24, w0
 230:	add	w19, w19, w8
 234:	b	2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2d0>
 238:	ldr	w9, [x20, #16]
 23c:	cmp	w9, w19
 240:	b.ls	3b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3b4>  // b.plast
 244:	ldr	x10, [x21]
 248:	add	x12, x10, w19, uxtw #4
 24c:	str	w11, [x12, #8]
 250:	cbz	w19, 2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2d0>
 254:	sub	w11, w19, #0x1
 258:	cmp	w9, w11
 25c:	b.ls	354 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x354>  // b.plast
 260:	cmp	w8, #0x40
 264:	b.cs	374 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x374>  // b.hs, b.nlast
 268:	add	x12, x10, w11, uxtw #4
 26c:	ldr	w13, [x12, #12]
 270:	ldr	x12, [x12]
 274:	lsl	x13, x13, #3
 278:	ldr	x14, [x12, x13]
 27c:	and	x14, x14, #0xffffffffffffffc0
 280:	orr	x8, x14, x8
 284:	str	x8, [x12, x13]
 288:	cbz	w11, 2c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2c0>
 28c:	cmp	w9, w11
 290:	b.ls	354 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x354>  // b.plast
 294:	add	x8, x10, w11, uxtw #4
 298:	ldr	x12, [x8]
 29c:	ldr	w13, [x8, #12]
 2a0:	sub	w11, w11, #0x1
 2a4:	add	x12, x12, x13, lsl #3
 2a8:	str	x3, [x12, #96]
 2ac:	ldr	w8, [x8, #8]
 2b0:	sub	w8, w8, #0x1
 2b4:	cmp	w13, w8
 2b8:	b.eq	288 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x288>  // b.none
 2bc:	b	2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2d0>
 2c0:	ldr	x8, [x10]
 2c4:	ldr	w9, [x10, #12]
 2c8:	add	x8, x8, x9, lsl #3
 2cc:	str	x3, [x8, #88]
 2d0:	add	x27, x28, #0x1
 2d4:	cmp	x27, x22
 2d8:	b.eq	2f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2f4>  // b.none
 2dc:	mov	x0, x21
 2e0:	mov	w1, w19
 2e4:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 2e8:	sub	w25, w25, #0x1
 2ec:	mov	x28, x27
 2f0:	b	1d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1d4>
 2f4:	ldr	x8, [sp]
 2f8:	cmp	w28, w8
 2fc:	b.eq	314 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x314>  // b.none
 300:	mov	x0, x21
 304:	mov	w1, w19
 308:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 30c:	adds	w25, w25, #0x1
 310:	b.cc	300 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x300>  // b.lo, b.ul, b.last
 314:	ldr	w8, [x20, #16]
 318:	cmp	w8, w19
 31c:	b.ls	3b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3b4>  // b.plast
 320:	ldr	x8, [x21]
 324:	ldr	x9, [sp, #8]
 328:	and	w0, w24, #0x1
 32c:	add	x8, x8, w19, uxtw #4
 330:	str	w9, [x8, #12]
 334:	ldp	x20, x19, [sp, #160]
 338:	ldp	x22, x21, [sp, #144]
 33c:	ldp	x24, x23, [sp, #128]
 340:	ldp	x26, x25, [sp, #112]
 344:	ldp	x28, x27, [sp, #96]
 348:	ldp	x29, x30, [sp, #80]
 34c:	add	sp, sp, #0xb0
 350:	ret
 354:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 358:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 35c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 360:	add	x0, x0, #0x0
 364:	add	x1, x1, #0x0
 368:	add	x3, x3, #0x0
 36c:	mov	w2, #0x99                  	// #153
 370:	bl	0 <__assert_fail>
 374:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 378:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 37c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 380:	add	x0, x0, #0x0
 384:	add	x1, x1, #0x0
 388:	add	x3, x3, #0x0
 38c:	mov	w2, #0xba                  	// #186
 390:	bl	0 <__assert_fail>
 394:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 398:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 39c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3a0:	add	x0, x0, #0x0
 3a4:	add	x1, x1, #0x0
 3a8:	add	x3, x3, #0x0
 3ac:	mov	w2, #0xb3                  	// #179
 3b0:	bl	0 <__assert_fail>
 3b4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3b8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3bc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3c0:	add	x0, x0, #0x0
 3c4:	add	x1, x1, #0x0
 3c8:	add	x3, x3, #0x0
 3cc:	mov	w2, #0x95                  	// #149
 3d0:	bl	0 <__assert_fail>
 3d4:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3d8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3dc:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3e0:	add	x0, x0, #0x0
 3e4:	add	x1, x1, #0x0
 3e8:	add	x3, x3, #0x0
 3ec:	mov	w2, #0x1fc                 	// #508
 3f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	w1, 548 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x548>
  18:	mov	x21, x0
  1c:	ldr	x10, [x21], #8
  20:	mov	w20, w1
  24:	mov	x19, x0
  28:	subs	w22, w1, #0x1
  2c:	b.eq	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x7c>  // b.none
  30:	ldr	w8, [x19, #16]
  34:	cmp	w8, w22
  38:	b.ls	528 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x528>  // b.plast
  3c:	ldr	x9, [x21]
  40:	mov	w15, w22
  44:	lsl	x11, x15, #4
  48:	add	x13, x9, x11
  4c:	ldr	x11, [x9, x11]
  50:	ldr	w14, [x13, #8]!
  54:	subs	w12, w14, #0x1
  58:	b.ne	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x150>  // b.any
  5c:	ldr	x8, [x10, #200]
  60:	mov	x0, x19
  64:	mov	w1, w22
  68:	ldr	x9, [x8]
  6c:	str	x9, [x11]
  70:	str	x11, [x8]
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  78:	b	4a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4a8>
  7c:	ldr	w8, [x10, #192]
  80:	cbz	w8, 588 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x588>
  84:	ldr	w8, [x19, #16]
  88:	cbz	w8, 568 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x568>
  8c:	ldr	x8, [x21]
  90:	ldr	w13, [x8, #12]
  94:	adds	w12, w13, #0x1
  98:	adds	w9, w13, #0x1
  9c:	b.cs	5a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x5a8>  // b.hs, b.nlast
  a0:	ldr	w11, [x10, #196]
  a4:	cmp	w11, #0xc
  a8:	b.cs	5c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x5c8>  // b.hs, b.nlast
  ac:	sub	w14, w11, w12
  b0:	add	w12, w14, w13
  b4:	cmp	w12, #0xb
  b8:	b.hi	5e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x5e8>  // b.pmore
  bc:	cbz	w14, 104 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x104>
  c0:	cmp	w14, #0x1
  c4:	add	x12, x10, #0x8
  c8:	b.ne	248 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x248>  // b.any
  cc:	mov	w15, w13
  d0:	mov	w13, w9
  d4:	lsl	x13, x13, #3
  d8:	ldr	x14, [x12, x13]
  dc:	mov	w16, w15
  e0:	lsl	x16, x16, #3
  e4:	add	x17, x12, #0x58
  e8:	str	x14, [x12, x16]
  ec:	ldr	x13, [x17, x13]
  f0:	add	w9, w9, #0x1
  f4:	cmp	w11, w9
  f8:	add	w15, w15, #0x1
  fc:	str	x13, [x17, x16]
 100:	b.ne	d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xd0>  // b.any
 104:	subs	w9, w11, #0x1
 108:	str	w9, [x10, #196]
 10c:	str	w9, [x8, #8]
 110:	b.ne	4a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4a8>  // b.any
 114:	movi	v0.2d, #0x0
 118:	str	wzr, [x10, #192]
 11c:	stp	q0, q0, [x10, #160]
 120:	stp	q0, q0, [x10, #128]
 124:	stp	q0, q0, [x10, #96]
 128:	stp	q0, q0, [x10, #64]
 12c:	stp	q0, q0, [x10, #32]
 130:	stp	q0, q0, [x10]
 134:	mov	x0, x19
 138:	ldp	x20, x19, [sp, #48]
 13c:	ldp	x22, x21, [sp, #32]
 140:	ldp	x24, x23, [sp, #16]
 144:	mov	w1, wzr
 148:	ldp	x29, x30, [sp], #64
 14c:	b	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 150:	add	x10, x9, x15, lsl #4
 154:	ldr	w10, [x10, #12]
 158:	adds	w16, w10, #0x1
 15c:	adds	w15, w10, #0x1
 160:	b.cs	608 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x608>  // b.hs, b.nlast
 164:	cmp	w14, #0xd
 168:	b.cs	628 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x628>  // b.hs, b.nlast
 16c:	sub	w16, w14, w16
 170:	add	w17, w16, w10
 174:	cmp	w17, #0xc
 178:	b.hi	648 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x648>  // b.pmore
 17c:	cbz	w16, 1c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1c0>
 180:	cmp	w16, #0x1
 184:	b.ne	374 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x374>  // b.any
 188:	mov	w17, w10
 18c:	mov	w16, w15
 190:	lsl	x16, x16, #3
 194:	ldr	x18, [x11, x16]
 198:	mov	w0, w17
 19c:	lsl	x0, x0, #3
 1a0:	add	x1, x11, #0x60
 1a4:	str	x18, [x11, x0]
 1a8:	ldr	x16, [x1, x16]
 1ac:	add	w15, w15, #0x1
 1b0:	cmp	w14, w15
 1b4:	add	w17, w17, #0x1
 1b8:	str	x16, [x1, x0]
 1bc:	b.ne	18c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x18c>  // b.any
 1c0:	sub	w15, w20, #0x2
 1c4:	cmp	w8, w15
 1c8:	str	w12, [x13]
 1cc:	b.ls	528 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x528>  // b.plast
 1d0:	sub	w13, w14, #0x2
 1d4:	cmp	w13, #0x40
 1d8:	b.cs	668 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x668>  // b.hs, b.nlast
 1dc:	add	x14, x9, w15, uxtw #4
 1e0:	ldr	w16, [x14, #12]
 1e4:	ldr	x14, [x14]
 1e8:	mov	w13, w13
 1ec:	cmp	w10, w12
 1f0:	lsl	x16, x16, #3
 1f4:	ldr	x17, [x14, x16]
 1f8:	and	x17, x17, #0xffffffffffffffc0
 1fc:	orr	x17, x17, x13
 200:	str	x17, [x14, x16]
 204:	b.ne	4a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x4a8>  // b.any
 208:	add	x10, x11, x13, lsl #3
 20c:	ldr	x10, [x10, #96]
 210:	cbz	w15, 48c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x48c>
 214:	cmp	w8, w15
 218:	b.ls	528 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x528>  // b.plast
 21c:	add	x11, x9, w15, uxtw #4
 220:	ldr	x12, [x11]
 224:	ldr	w13, [x11, #12]
 228:	sub	w15, w15, #0x1
 22c:	add	x12, x12, x13, lsl #3
 230:	str	x10, [x12, #96]
 234:	ldr	w11, [x11, #8]
 238:	sub	w11, w11, #0x1
 23c:	cmp	w13, w11
 240:	b.eq	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.none
 244:	b	49c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x49c>
 248:	sub	w15, w11, #0x2
 24c:	cmp	w15, w13
 250:	b.cc	cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xcc>  // b.lo, b.ul, b.last
 254:	sub	w15, w11, #0x1
 258:	cmp	w15, w9
 25c:	b.cc	cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xcc>  // b.lo, b.ul, b.last
 260:	sub	w16, w11, w13
 264:	sub	w16, w16, #0x2
 268:	lsl	x15, x13, #3
 26c:	lsl	x16, x16, #3
 270:	mov	w17, w9
 274:	add	x18, x15, x10
 278:	add	x15, x15, x16
 27c:	lsl	x17, x17, #3
 280:	add	x15, x15, x10
 284:	add	x0, x18, #0x8
 288:	add	x1, x18, #0x60
 28c:	add	x18, x17, x10
 290:	add	x16, x16, x17
 294:	add	x4, x15, #0x68
 298:	add	x2, x18, #0x8
 29c:	add	x3, x18, #0x60
 2a0:	add	x16, x16, x10
 2a4:	add	x18, x15, #0x10
 2a8:	cmp	x0, x4
 2ac:	add	x5, x16, #0x10
 2b0:	cset	w15, cc  // cc = lo, ul, last
 2b4:	cmp	x1, x18
 2b8:	add	x6, x16, #0x68
 2bc:	cset	w16, cc  // cc = lo, ul, last
 2c0:	cmp	x0, x5
 2c4:	and	w7, w15, w16
 2c8:	cset	w15, cc  // cc = lo, ul, last
 2cc:	cmp	x2, x18
 2d0:	cset	w17, cc  // cc = lo, ul, last
 2d4:	cmp	x0, x6
 2d8:	cset	w16, cc  // cc = lo, ul, last
 2dc:	cmp	x3, x18
 2e0:	cset	w0, cc  // cc = lo, ul, last
 2e4:	cmp	x1, x5
 2e8:	cset	w18, cc  // cc = lo, ul, last
 2ec:	cmp	x2, x4
 2f0:	cset	w2, cc  // cc = lo, ul, last
 2f4:	cmp	x1, x6
 2f8:	cset	w1, cc  // cc = lo, ul, last
 2fc:	cmp	x3, x4
 300:	cset	w3, cc  // cc = lo, ul, last
 304:	tbnz	w7, #0, cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xcc>
 308:	and	w15, w15, w17
 30c:	tbnz	w15, #0, cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xcc>
 310:	and	w15, w16, w0
 314:	tbnz	w15, #0, cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xcc>
 318:	and	w15, w18, w2
 31c:	tbnz	w15, #0, cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xcc>
 320:	and	w15, w1, w3
 324:	tbnz	w15, #0, cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xcc>
 328:	and	w16, w14, #0xfffffffe
 32c:	add	w9, w9, w16
 330:	add	w15, w13, w16
 334:	mov	w17, w16
 338:	add	w18, w13, #0x1
 33c:	lsl	x18, x18, #3
 340:	ldr	q0, [x12, x18]
 344:	mov	w0, w13
 348:	lsl	x0, x0, #3
 34c:	add	x1, x12, #0x58
 350:	str	q0, [x12, x0]
 354:	ldr	q0, [x1, x18]
 358:	subs	w17, w17, #0x2
 35c:	add	w13, w13, #0x2
 360:	str	q0, [x1, x0]
 364:	b.ne	338 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x338>  // b.any
 368:	cmp	w14, w16
 36c:	b.ne	d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xd0>  // b.any
 370:	b	104 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x104>
 374:	sub	w17, w14, #0x2
 378:	cmp	w17, w10
 37c:	b.cc	188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>  // b.lo, b.ul, b.last
 380:	cmp	w12, w15
 384:	b.cc	188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>  // b.lo, b.ul, b.last
 388:	sub	w17, w14, w10
 38c:	sub	w17, w17, #0x2
 390:	mov	w0, w15
 394:	add	x1, x10, x17
 398:	add	x17, x17, x0
 39c:	add	x0, x11, x1, lsl #3
 3a0:	add	x18, x11, x10, lsl #3
 3a4:	add	x7, x0, #0x68
 3a8:	add	x5, x18, #0x60
 3ac:	add	x17, x11, x17, lsl #3
 3b0:	add	x1, x0, #0x8
 3b4:	cmp	x18, x7
 3b8:	add	x4, x17, #0x8
 3bc:	add	x23, x17, #0x68
 3c0:	cset	w17, cc  // cc = lo, ul, last
 3c4:	cmp	x5, x1
 3c8:	add	x3, x11, w15, uxtw #3
 3cc:	cset	w0, cc  // cc = lo, ul, last
 3d0:	cmp	x18, x4
 3d4:	and	w24, w17, w0
 3d8:	cset	w17, cc  // cc = lo, ul, last
 3dc:	cmp	x3, x1
 3e0:	add	x6, x3, #0x60
 3e4:	cset	w0, cc  // cc = lo, ul, last
 3e8:	cmp	x18, x23
 3ec:	cset	w18, cc  // cc = lo, ul, last
 3f0:	cmp	x6, x1
 3f4:	cset	w2, cc  // cc = lo, ul, last
 3f8:	cmp	x5, x4
 3fc:	cset	w1, cc  // cc = lo, ul, last
 400:	cmp	x3, x7
 404:	cset	w4, cc  // cc = lo, ul, last
 408:	cmp	x5, x23
 40c:	cset	w3, cc  // cc = lo, ul, last
 410:	cmp	x6, x7
 414:	cset	w5, cc  // cc = lo, ul, last
 418:	tbnz	w24, #0, 188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>
 41c:	and	w17, w17, w0
 420:	tbnz	w17, #0, 188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>
 424:	and	w17, w18, w2
 428:	tbnz	w17, #0, 188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>
 42c:	and	w17, w1, w4
 430:	tbnz	w17, #0, 188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>
 434:	and	w17, w3, w5
 438:	tbnz	w17, #0, 188 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x188>
 43c:	and	w18, w16, #0xfffffffe
 440:	add	w15, w15, w18
 444:	add	w17, w10, w18
 448:	mov	w0, w18
 44c:	mov	w1, w10
 450:	add	w2, w1, #0x1
 454:	lsl	x2, x2, #3
 458:	ldr	q0, [x11, x2]
 45c:	mov	w3, w1
 460:	lsl	x3, x3, #3
 464:	add	x4, x11, #0x60
 468:	str	q0, [x11, x3]
 46c:	ldr	q0, [x4, x2]
 470:	subs	w0, w0, #0x2
 474:	add	w1, w1, #0x2
 478:	str	q0, [x4, x3]
 47c:	b.ne	450 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x450>  // b.any
 480:	cmp	w16, w18
 484:	b.ne	18c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x18c>  // b.any
 488:	b	1c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x1c0>
 48c:	ldr	x8, [x9]
 490:	ldr	w9, [x9, #12]
 494:	add	x8, x8, x9, lsl #3
 498:	str	x10, [x8, #88]
 49c:	mov	x0, x21
 4a0:	mov	w1, w22
 4a4:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 4a8:	ldr	w9, [x19, #16]
 4ac:	cbz	w9, 514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x514>
 4b0:	ldr	x8, [x21]
 4b4:	ldp	w11, w10, [x8, #8]
 4b8:	cmp	w10, w11
 4bc:	b.cs	514 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x514>  // b.hs, b.nlast
 4c0:	cmp	w9, w22
 4c4:	b.ls	528 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x528>  // b.plast
 4c8:	cmp	w9, w20
 4cc:	b.ls	568 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x568>  // b.plast
 4d0:	add	x9, x8, w22, uxtw #4
 4d4:	ldr	w10, [x9, #12]
 4d8:	ldr	x9, [x9]
 4dc:	add	x8, x8, w20, uxtw #4
 4e0:	ldr	x9, [x9, x10, lsl #3]
 4e4:	and	w10, w9, #0x3f
 4e8:	and	x9, x9, #0xffffffffffffffc0
 4ec:	add	w10, w10, #0x1
 4f0:	str	x9, [x8]
 4f4:	str	w10, [x8, #8]
 4f8:	ldr	w8, [x19, #16]
 4fc:	cmp	w8, w20
 500:	b.ls	568 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x568>  // b.plast
 504:	ldr	x8, [x21]
 508:	mov	w9, w20
 50c:	add	x8, x8, x9, lsl #4
 510:	str	wzr, [x8, #12]
 514:	ldp	x20, x19, [sp, #48]
 518:	ldp	x22, x21, [sp, #32]
 51c:	ldp	x24, x23, [sp, #16]
 520:	ldp	x29, x30, [sp], #64
 524:	ret
 528:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 52c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 530:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 534:	add	x0, x0, #0x0
 538:	add	x1, x1, #0x0
 53c:	add	x3, x3, #0x0
 540:	mov	w2, #0x99                  	// #153
 544:	bl	0 <__assert_fail>
 548:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 54c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 550:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 554:	add	x0, x0, #0x0
 558:	add	x1, x1, #0x0
 55c:	add	x3, x3, #0x0
 560:	mov	w2, #0x77d                 	// #1917
 564:	bl	0 <__assert_fail>
 568:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 56c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 570:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 574:	add	x0, x0, #0x0
 578:	add	x1, x1, #0x0
 57c:	add	x3, x3, #0x0
 580:	mov	w2, #0x95                  	// #149
 584:	bl	0 <__assert_fail>
 588:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 58c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 590:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 594:	add	x0, x0, #0x0
 598:	add	x1, x1, #0x0
 59c:	add	x3, x3, #0x0
 5a0:	mov	w2, #0x3e9                 	// #1001
 5a4:	bl	0 <__assert_fail>
 5a8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5ac:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5b0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5b4:	add	x0, x0, #0x0
 5b8:	add	x1, x1, #0x0
 5bc:	add	x3, x3, #0x0
 5c0:	mov	w2, #0xf8                  	// #248
 5c4:	bl	0 <__assert_fail>
 5c8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5cc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5d0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5d4:	add	x0, x0, #0x0
 5d8:	add	x1, x1, #0x0
 5dc:	add	x3, x3, #0x0
 5e0:	mov	w2, #0xeb                  	// #235
 5e4:	bl	0 <__assert_fail>
 5e8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5ec:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5f0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 5f4:	add	x0, x0, #0x0
 5f8:	add	x1, x1, #0x0
 5fc:	add	x3, x3, #0x0
 600:	mov	w2, #0xec                  	// #236
 604:	bl	0 <__assert_fail>
 608:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 60c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 610:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 614:	add	x0, x0, #0x0
 618:	add	x1, x1, #0x0
 61c:	add	x3, x3, #0x0
 620:	mov	w2, #0xf8                  	// #248
 624:	bl	0 <__assert_fail>
 628:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 62c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 630:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 634:	add	x0, x0, #0x0
 638:	add	x1, x1, #0x0
 63c:	add	x3, x3, #0x0
 640:	mov	w2, #0xeb                  	// #235
 644:	bl	0 <__assert_fail>
 648:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 64c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 650:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 654:	add	x0, x0, #0x0
 658:	add	x1, x1, #0x0
 65c:	add	x3, x3, #0x0
 660:	mov	w2, #0xec                  	// #236
 664:	bl	0 <__assert_fail>
 668:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 66c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 670:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 674:	add	x0, x0, #0x0
 678:	add	x1, x1, #0x0
 67c:	add	x3, x3, #0x0
 680:	mov	w2, #0xba                  	// #186
 684:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	mov	x19, x3
  24:	mov	x20, x2
  28:	subs	w8, w1, #0x1
  2c:	stur	w1, [x29, #-4]
  30:	b.eq	228 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x228>  // b.none
  34:	mov	x22, x0
  38:	sxtw	x21, w8
  3c:	sub	x26, x0, #0x8
  40:	sub	x27, x20, #0x4
  44:	str	x8, [sp]
  48:	b	54 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x54>
  4c:	sub	x21, x21, #0x1
  50:	cbz	w21, 120 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x120>
  54:	lsl	x24, x21, #2
  58:	ldr	w3, [x20, x24]
  5c:	ldr	w10, [x19, x24]
  60:	cmp	w3, w10
  64:	b.eq	4c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x4c>  // b.none
  68:	mov	x25, x21
  6c:	b	d4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd4>
  70:	neg	w11, w10
  74:	mov	w12, #0x8                   	// #8
  78:	cmp	w3, w11
  7c:	sub	w12, w12, w9
  80:	csneg	w10, w3, w10, cc  // cc = lo, ul, last
  84:	cmp	w12, w10
  88:	csel	w23, w12, w10, cc  // cc = lo, ul, last
  8c:	mov	x0, x2
  90:	mov	w1, w3
  94:	mov	x2, x8
  98:	mov	w3, w9
  9c:	mov	w4, w23
  a0:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  a4:	neg	w23, w23
  a8:	lsl	x8, x25, #2
  ac:	ldr	w9, [x27, x8]
  b0:	mov	x25, x28
  b4:	sub	w9, w9, w23
  b8:	str	w9, [x27, x8]
  bc:	ldr	w8, [x20, x24]
  c0:	add	w3, w8, w23
  c4:	str	w3, [x20, x24]
  c8:	ldr	w10, [x19, x24]
  cc:	cmp	w3, w10
  d0:	b.cs	4c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x4c>  // b.hs, b.nlast
  d4:	cbz	x25, 4c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x4c>
  d8:	ldr	x2, [x22, x21, lsl #3]
  dc:	ldr	x8, [x26, x25, lsl #3]
  e0:	ldr	w9, [x27, x25, lsl #2]
  e4:	sub	w10, w10, w3
  e8:	cmp	w10, #0x1
  ec:	sub	x28, x25, #0x1
  f0:	b.lt	70 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x70>  // b.tstop
  f4:	mov	w11, #0x8                   	// #8
  f8:	cmp	w9, w10
  fc:	sub	w11, w11, w3
 100:	csel	w10, w9, w10, cc  // cc = lo, ul, last
 104:	cmp	w11, w10
 108:	csel	w23, w11, w10, cc  // cc = lo, ul, last
 10c:	mov	x0, x8
 110:	mov	w1, w9
 114:	mov	w4, w23
 118:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 11c:	b	a8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xa8>
 120:	ldur	w8, [x29, #-4]
 124:	cbz	w8, 254 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x254>
 128:	ldr	x8, [sp]
 12c:	cbz	w8, 228 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x228>
 130:	mov	x25, xzr
 134:	mov	w8, w8
 138:	mov	w24, #0x1                   	// #1
 13c:	mov	w27, #0x8                   	// #8
 140:	str	x8, [sp]
 144:	b	15c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x15c>
 148:	ldr	x8, [sp]
 14c:	add	x25, x25, #0x1
 150:	add	w24, w24, #0x1
 154:	cmp	x25, x8
 158:	b.eq	228 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x228>  // b.none
 15c:	lsl	x28, x25, #2
 160:	ldr	w8, [x20, x28]
 164:	ldr	w10, [x19, x28]
 168:	cmp	w8, w10
 16c:	b.eq	148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>  // b.none
 170:	mov	w26, w24
 174:	b	1d8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1d8>
 178:	neg	w10, w11
 17c:	cmp	w3, w10
 180:	sub	w12, w27, w8
 184:	csneg	w10, w3, w11, cc  // cc = lo, ul, last
 188:	cmp	w12, w10
 18c:	csel	w23, w12, w10, cc  // cc = lo, ul, last
 190:	mov	x0, x2
 194:	mov	w1, w3
 198:	mov	x2, x9
 19c:	mov	w3, w8
 1a0:	mov	w4, w23
 1a4:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 1a8:	neg	w23, w23
 1ac:	lsl	x8, x21, #2
 1b0:	ldr	w9, [x20, x8]
 1b4:	add	w26, w26, #0x1
 1b8:	add	w9, w9, w23
 1bc:	str	w9, [x20, x8]
 1c0:	ldr	w8, [x20, x28]
 1c4:	sub	w8, w8, w23
 1c8:	str	w8, [x20, x28]
 1cc:	ldr	w10, [x19, x28]
 1d0:	cmp	w8, w10
 1d4:	b.cs	148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>  // b.hs, b.nlast
 1d8:	ldur	w9, [x29, #-4]
 1dc:	cmp	w9, w26
 1e0:	b.eq	148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>  // b.none
 1e4:	ldr	x2, [x22, w26, uxtw #3]
 1e8:	ldr	w3, [x20, w26, uxtw #2]
 1ec:	ldr	x9, [x22, x25, lsl #3]
 1f0:	sub	w11, w8, w10
 1f4:	cmp	w11, #0x1
 1f8:	mov	w21, w26
 1fc:	b.lt	178 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x178>  // b.tstop
 200:	cmp	w8, w10
 204:	sub	w12, w27, w3
 208:	csel	w10, w8, w11, cc  // cc = lo, ul, last
 20c:	cmp	w12, w10
 210:	csel	w23, w12, w10, cc  // cc = lo, ul, last
 214:	mov	x0, x9
 218:	mov	w1, w8
 21c:	mov	w4, w23
 220:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 224:	b	1ac <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1ac>
 228:	mov	w8, wzr
 22c:	mov	w9, w8
 230:	lsl	x9, x9, #2
 234:	ldr	w10, [x20, x9]
 238:	ldr	w9, [x19, x9]
 23c:	cmp	w10, w9
 240:	b.ne	274 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x274>  // b.any
 244:	ldur	w9, [x29, #-4]
 248:	add	w8, w8, #0x1
 24c:	cmp	w9, w8
 250:	b.ne	22c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x22c>  // b.any
 254:	ldp	x20, x19, [sp, #96]
 258:	ldp	x22, x21, [sp, #80]
 25c:	ldp	x24, x23, [sp, #64]
 260:	ldp	x26, x25, [sp, #48]
 264:	ldp	x28, x27, [sp, #32]
 268:	ldp	x29, x30, [sp, #16]
 26c:	add	sp, sp, #0x70
 270:	ret
 274:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 278:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 27c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 280:	add	x0, x0, #0x0
 284:	add	x1, x1, #0x0
 288:	add	x3, x3, #0x0
 28c:	mov	w2, #0x176                 	// #374
 290:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	w1, 378 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x378>
  18:	mov	x21, x0
  1c:	ldr	x20, [x21], #8
  20:	mov	x19, x3
  24:	mov	x23, x2
  28:	mov	x22, x0
  2c:	cmp	w1, #0x1
  30:	b.ne	f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0xf4>  // b.any
  34:	ldr	w8, [x20, #196]
  38:	cmp	w8, #0xa
  3c:	b.hi	fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0xfc>  // b.pmore
  40:	ldr	w9, [x20, #192]
  44:	cbz	w9, 3f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x3f8>
  48:	ldr	w9, [x22, #16]
  4c:	cbz	w9, 358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x358>
  50:	ldr	x9, [x21]
  54:	ldr	w9, [x9, #12]
  58:	cmp	w8, w9
  5c:	b.cc	458 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x458>  // b.lo, b.ul, b.last
  60:	cmn	w9, #0x1
  64:	b.eq	478 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x478>  // b.none
  68:	sub	w11, w8, w9
  6c:	add	x10, x20, #0x8
  70:	cbz	w11, a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0xa4>
  74:	sub	w11, w8, #0x1
  78:	lsl	x12, x11, #3
  7c:	ldr	x13, [x10, x12]
  80:	mov	w8, w8
  84:	lsl	x8, x8, #3
  88:	cmp	w9, w11
  8c:	str	x13, [x10, x8]
  90:	add	x13, x10, #0x58
  94:	ldr	x12, [x13, x12]
  98:	str	x12, [x13, x8]
  9c:	mov	w8, w11
  a0:	b.ne	74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x74>  // b.any
  a4:	add	x8, x10, x9, lsl #3
  a8:	str	x23, [x8]
  ac:	str	x19, [x8, #88]
  b0:	ldr	w8, [x20, #196]
  b4:	add	w9, w8, #0x1
  b8:	str	w9, [x20, #196]
  bc:	ldr	w10, [x22, #16]
  c0:	cbz	w10, 358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x358>
  c4:	ldr	x8, [x21]
  c8:	cmp	w10, #0x1
  cc:	str	w9, [x8, #8]
  d0:	b.eq	358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x358>  // b.none
  d4:	ldr	w9, [x8, #12]
  d8:	ldr	x10, [x8]
  dc:	mov	w20, wzr
  e0:	ldr	x9, [x10, x9, lsl #3]
  e4:	and	x10, x9, #0xffffffffffffffc0
  e8:	str	x10, [x8, #16]
  ec:	add	x8, x8, #0x18
  f0:	b	314 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x314>
  f4:	mov	w20, wzr
  f8:	b	138 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x138>
  fc:	ldr	w8, [x22, #16]
 100:	cbz	w8, 358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x358>
 104:	ldr	x8, [x21]
 108:	mov	x0, x20
 10c:	ldr	w1, [x8, #12]
 110:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 114:	ldr	w8, [x20, #192]
 118:	cbz	w8, 3f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x3f8>
 11c:	ldr	w2, [x20, #196]
 120:	mov	x3, x0
 124:	add	x1, x20, #0x8
 128:	mov	x0, x21
 12c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
 130:	mov	w1, #0x2                   	// #2
 134:	mov	w20, #0x1                   	// #1
 138:	ldr	w8, [x22, #16]
 13c:	sub	w24, w1, #0x1
 140:	cbz	w8, 154 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x154>
 144:	ldr	x9, [x21]
 148:	ldp	w11, w10, [x9, #8]
 14c:	cmp	w10, w11
 150:	b.cc	180 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x180>  // b.lo, b.ul, b.last
 154:	mov	x0, x21
 158:	mov	w1, w24
 15c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 160:	ldr	w8, [x22, #16]
 164:	cmp	w8, w24
 168:	b.ls	358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x358>  // b.plast
 16c:	ldr	x9, [x21]
 170:	add	x10, x9, w24, uxtw #4
 174:	ldr	w11, [x10, #12]
 178:	add	w11, w11, #0x1
 17c:	str	w11, [x10, #12]
 180:	cmp	w8, w24
 184:	b.ls	338 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x338>  // b.plast
 188:	add	x9, x9, w24, uxtw #4
 18c:	ldr	w9, [x9, #8]
 190:	cmp	w9, #0xc
 194:	b.ne	1b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1b8>  // b.any
 198:	cbnz	w20, 438 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x438>
 19c:	mov	x0, x22
 1a0:	mov	w1, w24
 1a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1a8:	ldr	w8, [x22, #16]
 1ac:	and	w9, w0, #0x1
 1b0:	mov	w20, w0
 1b4:	add	w24, w24, w9
 1b8:	cmp	w8, w24
 1bc:	b.ls	338 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x338>  // b.plast
 1c0:	ldr	x8, [x21]
 1c4:	add	x10, x8, w24, uxtw #4
 1c8:	ldr	w9, [x10, #8]
 1cc:	cmp	w9, #0xc
 1d0:	b.cs	398 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x398>  // b.hs, b.nlast
 1d4:	ldr	w8, [x10, #12]
 1d8:	cmp	w9, w8
 1dc:	b.cc	3b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x3b8>  // b.lo, b.ul, b.last
 1e0:	cmn	w8, #0x1
 1e4:	b.eq	3d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x3d8>  // b.none
 1e8:	ldr	x10, [x10]
 1ec:	sub	w11, w9, w8
 1f0:	cbz	w11, 224 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x224>
 1f4:	sub	w11, w9, #0x1
 1f8:	lsl	x12, x11, #3
 1fc:	ldr	x13, [x10, x12]
 200:	mov	w9, w9
 204:	lsl	x9, x9, #3
 208:	cmp	w8, w11
 20c:	str	x13, [x10, x9]
 210:	add	x13, x10, #0x60
 214:	ldr	x12, [x13, x12]
 218:	str	x12, [x13, x9]
 21c:	mov	w9, w11
 220:	b.ne	1f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1f4>  // b.any
 224:	add	x8, x10, x8, lsl #3
 228:	str	x23, [x8]
 22c:	str	x19, [x8, #96]
 230:	ldr	w9, [x22, #16]
 234:	cmp	w9, w24
 238:	b.ls	338 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x338>  // b.plast
 23c:	ldr	x8, [x21]
 240:	mov	w10, w24
 244:	add	x11, x8, x10, lsl #4
 248:	ldr	w13, [x11, #8]
 24c:	add	w12, w13, #0x1
 250:	str	w12, [x11, #8]
 254:	cbz	w24, 2d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2d8>
 258:	sub	w12, w24, #0x1
 25c:	cmp	w9, w12
 260:	b.ls	338 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x338>  // b.plast
 264:	cmp	w13, #0x40
 268:	b.cs	418 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x418>  // b.hs, b.nlast
 26c:	add	x11, x8, w12, uxtw #4
 270:	ldr	w14, [x11, #12]
 274:	ldr	x11, [x11]
 278:	lsl	x14, x14, #3
 27c:	ldr	x15, [x11, x14]
 280:	and	x15, x15, #0xffffffffffffffc0
 284:	orr	x15, x15, x13
 288:	str	x15, [x11, x14]
 28c:	add	x11, x8, x10, lsl #4
 290:	ldr	w11, [x11, #12]
 294:	cbz	w24, 2f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2f0>
 298:	cmp	w11, w13
 29c:	b.ne	2f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2f0>  // b.any
 2a0:	cbz	w12, 2e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2e0>
 2a4:	cmp	w9, w12
 2a8:	b.ls	338 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x338>  // b.plast
 2ac:	add	x13, x8, w12, uxtw #4
 2b0:	ldr	x14, [x13]
 2b4:	ldr	w15, [x13, #12]
 2b8:	sub	w12, w12, #0x1
 2bc:	add	x14, x14, x15, lsl #3
 2c0:	str	x19, [x14, #96]
 2c4:	ldr	w13, [x13, #8]
 2c8:	sub	w13, w13, #0x1
 2cc:	cmp	w15, w13
 2d0:	b.eq	2a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2a0>  // b.none
 2d4:	b	2f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2f0>
 2d8:	ldr	w11, [x11, #12]
 2dc:	b	2f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2f0>
 2e0:	ldr	x12, [x8]
 2e4:	ldr	w13, [x8, #12]
 2e8:	add	x12, x12, x13, lsl #3
 2ec:	str	x19, [x12, #88]
 2f0:	add	w12, w24, #0x1
 2f4:	cmp	w9, w12
 2f8:	b.ls	358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x358>  // b.plast
 2fc:	lsl	x9, x10, #4
 300:	ldr	x9, [x8, x9]
 304:	add	x8, x8, w12, uxtw #4
 308:	ldr	x9, [x9, w11, uxtw #3]
 30c:	and	x10, x9, #0xffffffffffffffc0
 310:	str	x10, [x8], #8
 314:	and	w9, w9, #0x3f
 318:	add	w9, w9, #0x1
 31c:	str	w9, [x8]
 320:	and	w0, w20, #0x1
 324:	ldp	x20, x19, [sp, #48]
 328:	ldp	x22, x21, [sp, #32]
 32c:	ldp	x24, x23, [sp, #16]
 330:	ldp	x29, x30, [sp], #64
 334:	ret
 338:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 33c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 340:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 344:	add	x0, x0, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x3, x3, #0x0
 350:	mov	w2, #0x99                  	// #153
 354:	bl	0 <__assert_fail>
 358:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 35c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 360:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 364:	add	x0, x0, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x3, x3, #0x0
 370:	mov	w2, #0x95                  	// #149
 374:	bl	0 <__assert_fail>
 378:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 37c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 380:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 384:	add	x0, x0, #0x0
 388:	add	x1, x1, #0x0
 38c:	add	x3, x3, #0x0
 390:	mov	w2, #0x6c9                 	// #1737
 394:	bl	0 <__assert_fail>
 398:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 39c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3a0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3a4:	add	x0, x0, #0x0
 3a8:	add	x1, x1, #0x0
 3ac:	add	x3, x3, #0x0
 3b0:	mov	w2, #0x2ee                 	// #750
 3b4:	bl	0 <__assert_fail>
 3b8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3bc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3c0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3c4:	add	x0, x0, #0x0
 3c8:	add	x1, x1, #0x0
 3cc:	add	x3, x3, #0x0
 3d0:	mov	w2, #0x2ef                 	// #751
 3d4:	bl	0 <__assert_fail>
 3d8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3dc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3e0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3e4:	add	x0, x0, #0x0
 3e8:	add	x1, x1, #0x0
 3ec:	add	x3, x3, #0x0
 3f0:	mov	w2, #0x101                 	// #257
 3f4:	bl	0 <__assert_fail>
 3f8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 3fc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 400:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 404:	add	x0, x0, #0x0
 408:	add	x1, x1, #0x0
 40c:	add	x3, x3, #0x0
 410:	mov	w2, #0x3e9                 	// #1001
 414:	bl	0 <__assert_fail>
 418:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 41c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 420:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 424:	add	x0, x0, #0x0
 428:	add	x1, x1, #0x0
 42c:	add	x3, x3, #0x0
 430:	mov	w2, #0xba                  	// #186
 434:	bl	0 <__assert_fail>
 438:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 43c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 440:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 444:	add	x0, x0, #0x0
 448:	add	x1, x1, #0x0
 44c:	add	x3, x3, #0x0
 450:	mov	w2, #0x6e6                 	// #1766
 454:	bl	0 <__assert_fail>
 458:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 45c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 460:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 464:	add	x0, x0, #0x0
 468:	add	x1, x1, #0x0
 46c:	add	x3, x3, #0x0
 470:	mov	w2, #0x2ef                 	// #751
 474:	bl	0 <__assert_fail>
 478:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 47c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 480:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 484:	add	x0, x0, #0x0
 488:	add	x1, x1, #0x0
 48c:	add	x3, x3, #0x0
 490:	mov	w2, #0x101                 	// #257
 494:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x10, [x0, #80]
  18:	ldr	x8, [x0]
  1c:	mov	w9, #0x1                   	// #1
  20:	lsl	x9, x9, x2
  24:	sub	x24, x9, #0x1
  28:	add	x12, x10, x1
  2c:	add	x10, x24, x8
  30:	neg	x23, x9
  34:	and	x10, x10, x23
  38:	sub	x10, x10, x8
  3c:	adds	x11, x10, x1
  40:	str	x12, [x0, #80]
  44:	b.cs	158 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x158>  // b.hs, b.nlast
  48:	ldr	x12, [x0, #8]
  4c:	mov	x20, x1
  50:	mov	x19, x0
  54:	sub	x12, x12, x8
  58:	cmp	x11, x12
  5c:	b.ls	f8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xf8>  // b.plast
  60:	add	x8, x20, x9
  64:	sub	x21, x8, #0x1
  68:	cmp	x21, #0x1, lsl #12
  6c:	b.ls	104 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x104>  // b.plast
  70:	mov	x0, x21
  74:	bl	0 <malloc>
  78:	mov	x22, x0
  7c:	cbnz	x0, 90 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x90>
  80:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	ldp	w8, w9, [x19, #72]
  94:	cmp	w8, w9
  98:	b.cs	144 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x144>  // b.hs, b.nlast
  9c:	ldr	x9, [x19, #64]
  a0:	add	x8, x9, w8, uxtw #4
  a4:	stp	x22, x21, [x8]
  a8:	ldp	w8, w9, [x19, #72]
  ac:	cmp	w8, w9
  b0:	b.cs	198 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x198>  // b.hs, b.nlast
  b4:	add	w9, w8, #0x1
  b8:	adds	x8, x24, x22
  bc:	str	w9, [x19, #72]
  c0:	b.cs	178 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x178>  // b.hs, b.nlast
  c4:	and	x0, x8, x23
  c8:	add	x8, x0, x20
  cc:	add	x9, x21, x22
  d0:	cmp	x8, x9
  d4:	b.ls	130 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x130>  // b.plast
  d8:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  dc:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  e0:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0xfb                  	// #251
  f4:	bl	0 <__assert_fail>
  f8:	add	x0, x8, x10
  fc:	add	x8, x0, x20
 100:	b	12c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x12c>
 104:	mov	x0, x19
 108:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 10c:	ldr	x8, [x19]
 110:	adds	x8, x24, x8
 114:	b.cs	178 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x178>  // b.hs, b.nlast
 118:	ldr	x9, [x19, #8]
 11c:	and	x0, x8, x23
 120:	add	x8, x0, x20
 124:	cmp	x8, x9
 128:	b.hi	1b8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1b8>  // b.pmore
 12c:	str	x8, [x19]
 130:	ldp	x20, x19, [sp, #48]
 134:	ldp	x22, x21, [sp, #32]
 138:	ldp	x24, x23, [sp, #16]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret
 144:	add	x0, x19, #0x40
 148:	mov	x1, xzr
 14c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 150:	ldr	w8, [x19, #72]
 154:	b	9c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x9c>
 158:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 15c:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 160:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0xdc                  	// #220
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 17c:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 180:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0xbb                  	// #187
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 19c:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1a0:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x43                  	// #67
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1bc:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1c0:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x106                 	// #262
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w22, [x0, #24]
  14:	mov	w8, #0x1e                  	// #30
  18:	mov	x19, x0
  1c:	lsr	x9, x22, #7
  20:	cmp	x9, #0x1e
  24:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  28:	mov	w9, #0x1000                	// #4096
  2c:	lsl	x20, x9, x8
  30:	mov	x0, x20
  34:	bl	0 <malloc>
  38:	mov	x21, x0
  3c:	cbnz	x0, 54 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x54>
  40:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  44:	add	x0, x0, #0x0
  48:	mov	w1, #0x1                   	// #1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	w22, [x19, #24]
  54:	ldr	w8, [x19, #28]
  58:	cmp	w22, w8
  5c:	b.cs	94 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x94>  // b.hs, b.nlast
  60:	ldr	x8, [x19, #16]
  64:	str	x21, [x8, w22, uxtw #3]
  68:	ldp	w8, w9, [x19, #24]
  6c:	cmp	w8, w9
  70:	b.cs	b0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0xb0>  // b.hs, b.nlast
  74:	add	w8, w8, #0x1
  78:	add	x9, x21, x20
  7c:	str	w8, [x19, #24]
  80:	stp	x21, x9, [x19]
  84:	ldp	x20, x19, [sp, #32]
  88:	ldp	x22, x21, [sp, #16]
  8c:	ldp	x29, x30, [sp], #48
  90:	ret
  94:	add	x0, x19, #0x10
  98:	add	x1, x0, #0x10
  9c:	mov	w3, #0x8                   	// #8
  a0:	mov	x2, xzr
  a4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  a8:	ldr	w22, [x19, #24]
  ac:	b	60 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x60>
  b0:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  b4:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  b8:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x43                  	// #67
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	lsl	x0, x21, #4
  6c:	bl	0 <malloc>
  70:	mov	x20, x0
  74:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  78:	cbz	x21, 94 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x94>
  7c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  80:	add	x0, x0, #0x0
  84:	mov	w1, #0x1                   	// #1
  88:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  8c:	mov	x20, xzr
  90:	b	b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  94:	mov	w0, #0x1                   	// #1
  98:	bl	0 <malloc>
  9c:	mov	x20, x0
  a0:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  a8:	add	x0, x0, #0x0
  ac:	mov	w1, #0x1                   	// #1
  b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b4:	ldr	w8, [x19, #8]
  b8:	ldr	x0, [x19]
  bc:	cbz	w8, e0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xe0>
  c0:	lsl	x8, x8, #4
  c4:	mov	x9, x20
  c8:	ldr	q0, [x0], #16
  cc:	subs	x8, x8, #0x10
  d0:	str	q0, [x9]
  d4:	add	x9, x9, #0x10
  d8:	b.ne	c8 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xc8>  // b.any
  dc:	ldr	x0, [x19]
  e0:	add	x8, x19, #0x10
  e4:	cmp	x0, x8
  e8:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xf0>  // b.none
  ec:	bl	0 <free>
  f0:	str	x20, [x19]
  f4:	str	w21, [x19, #12]
  f8:	ldp	x20, x19, [sp, #32]
  fc:	ldr	x21, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	add	w8, w4, w3
   c:	cmp	w8, #0x8
  10:	b.hi	9c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj+0x9c>  // b.pmore
  14:	cbz	w3, 48 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj+0x48>
  18:	mov	w8, w4
  1c:	sub	w9, w3, #0x1
  20:	ldr	q0, [x2, x9, lsl #4]
  24:	add	w10, w8, w9
  28:	add	x11, x2, x9, lsl #3
  2c:	subs	w3, w3, #0x1
  30:	str	q0, [x2, w10, uxtw #4]
  34:	ldr	x11, [x11, #128]
  38:	add	x10, x2, w10, uxtw #3
  3c:	sub	x9, x9, #0x1
  40:	str	x11, [x10, #128]
  44:	b.ne	20 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj+0x20>  // b.any
  48:	cmp	w1, #0x9
  4c:	b.cs	bc <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj+0xbc>  // b.hs, b.nlast
  50:	cmp	w4, #0x8
  54:	b.hi	dc <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj+0xdc>  // b.pmore
  58:	cbz	w4, 94 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj+0x94>
  5c:	sub	w10, w1, w4
  60:	mov	x8, xzr
  64:	mov	w9, w4
  68:	mov	w10, w10
  6c:	add	w11, w10, w8
  70:	ldr	q0, [x0, w11, uxtw #4]
  74:	add	x11, x0, w11, uxtw #3
  78:	add	x12, x2, x8, lsl #3
  7c:	str	q0, [x2, x8, lsl #4]
  80:	ldr	x11, [x11, #128]
  84:	add	x8, x8, #0x1
  88:	cmp	w9, w8
  8c:	str	x11, [x12, #128]
  90:	b.ne	6c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj+0x6c>  // b.any
  94:	ldp	x29, x30, [sp], #16
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  a0:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  a4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x102                 	// #258
  b8:	bl	0 <__assert_fail>
  bc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  c0:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  c4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0xeb                  	// #235
  d8:	bl	0 <__assert_fail>
  dc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  e0:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  e4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0xec                  	// #236
  f8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w4, #0x9
   c:	b.cs	a8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0xa8>  // b.hs, b.nlast
  10:	add	w8, w4, w3
  14:	cmp	w8, #0x8
  18:	b.hi	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0xc8>  // b.pmore
  1c:	cbz	w4, 54 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0x54>
  20:	mov	x8, xzr
  24:	mov	w9, w4
  28:	mov	w10, w3
  2c:	ldr	q0, [x0, x8, lsl #4]
  30:	add	w11, w10, w8
  34:	add	x12, x0, x8, lsl #3
  38:	add	x8, x8, #0x1
  3c:	str	q0, [x2, w11, uxtw #4]
  40:	ldr	x12, [x12, #128]
  44:	add	x11, x2, w11, uxtw #3
  48:	cmp	x9, x8
  4c:	str	x12, [x11, #128]
  50:	b.ne	2c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0x2c>  // b.any
  54:	cmp	w1, #0x9
  58:	b.cs	a8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0xa8>  // b.hs, b.nlast
  5c:	sub	w9, w1, w4
  60:	cmp	w9, #0x8
  64:	b.hi	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0xc8>  // b.pmore
  68:	cbz	w9, a0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0xa0>
  6c:	mov	x8, xzr
  70:	mov	w9, w9
  74:	mov	w10, w4
  78:	add	w11, w10, w8
  7c:	ldr	q0, [x0, w11, uxtw #4]
  80:	add	x11, x0, w11, uxtw #3
  84:	add	x12, x0, x8, lsl #3
  88:	str	q0, [x0, x8, lsl #4]
  8c:	ldr	x11, [x11, #128]
  90:	add	x8, x8, #0x1
  94:	cmp	w9, w8
  98:	str	x11, [x12, #128]
  9c:	b.ne	78 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj+0x78>  // b.any
  a0:	ldp	x29, x30, [sp], #16
  a4:	ret
  a8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  ac:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  b0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  b4:	add	x0, x0, #0x0
  b8:	add	x1, x1, #0x0
  bc:	add	x3, x3, #0x0
  c0:	mov	w2, #0xeb                  	// #235
  c4:	bl	0 <__assert_fail>
  c8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  cc:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  d0:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  d4:	add	x0, x0, #0x0
  d8:	add	x1, x1, #0x0
  dc:	add	x3, x3, #0x0
  e0:	mov	w2, #0xec                  	// #236
  e4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #200]
  14:	mov	x19, x0
  18:	ldr	w21, [x19, #196]
  1c:	mov	w20, w1
  20:	ldr	x0, [x8]
  24:	cbz	x0, 34 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x34>
  28:	ldr	x9, [x0]
  2c:	str	x9, [x8]
  30:	b	44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x44>
  34:	add	x0, x8, #0x8
  38:	mov	w1, #0xc0                  	// #192
  3c:	mov	w2, #0x6                   	// #6
  40:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  44:	movi	v0.2d, #0x0
  48:	stp	q0, q0, [x0, #160]
  4c:	stp	q0, q0, [x0, #128]
  50:	stp	q0, q0, [x0, #96]
  54:	stp	q0, q0, [x0, #64]
  58:	stp	q0, q0, [x0, #32]
  5c:	stp	q0, q0, [x0]
  60:	ldr	w8, [x19, #192]
  64:	cbz	w8, 15c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x15c>
  68:	cmp	w21, #0xc
  6c:	b.cs	17c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x17c>  // b.hs, b.nlast
  70:	cbz	w21, d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xd4>
  74:	cmp	w21, #0x1
  78:	b.eq	a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xa4>  // b.none
  7c:	lsl	x9, x21, #3
  80:	add	x10, x9, x19
  84:	add	x10, x10, #0x60
  88:	cmp	x10, x0
  8c:	b.ls	124 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x124>  // b.plast
  90:	add	x9, x9, x0
  94:	add	x9, x9, #0x60
  98:	add	x10, x19, #0x8
  9c:	cmp	x10, x9
  a0:	b.cs	124 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x124>  // b.hs, b.nlast
  a4:	mov	x9, xzr
  a8:	sub	x10, x21, x9
  ac:	add	x11, x0, x9, lsl #3
  b0:	add	x9, x19, x9, lsl #3
  b4:	add	x9, x9, #0x60
  b8:	ldur	x12, [x9, #-88]
  bc:	subs	x10, x10, #0x1
  c0:	str	x12, [x11]
  c4:	ldr	x12, [x9], #8
  c8:	str	x12, [x11, #96]
  cc:	add	x11, x11, #0x8
  d0:	b.ne	b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xb8>  // b.any
  d4:	tst	x0, #0x3f
  d8:	b.ne	19c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x19c>  // b.any
  dc:	sub	w9, w21, #0x1
  e0:	cmp	w9, #0x40
  e4:	b.cs	1bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x1bc>  // b.hs, b.nlast
  e8:	and	x10, x0, #0xffffffffffffffc0
  ec:	orr	x10, x10, x9
  f0:	and	x12, x10, #0xffffffffffffffc0
  f4:	add	x9, x12, x9, lsl #3
  f8:	ldr	x9, [x9, #96]
  fc:	mov	w11, #0x1                   	// #1
 100:	add	w8, w8, #0x1
 104:	str	x10, [x19, #8]
 108:	str	x9, [x19, #96]
 10c:	stp	w8, w11, [x19, #192]
 110:	lsl	x0, x20, #32
 114:	ldp	x20, x19, [sp, #32]
 118:	ldr	x21, [sp, #16]
 11c:	ldp	x29, x30, [sp], #48
 120:	ret
 124:	and	x9, x21, #0xfffffffe
 128:	add	x10, x19, #0x60
 12c:	mov	x11, x9
 130:	mov	x12, x0
 134:	ldur	q0, [x10, #-88]
 138:	subs	x11, x11, #0x2
 13c:	str	q0, [x12]
 140:	ldr	q0, [x10], #16
 144:	str	q0, [x12, #96]
 148:	add	x12, x12, #0x10
 14c:	b.ne	134 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x134>  // b.any
 150:	cmp	x9, x21
 154:	b.eq	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xd4>  // b.none
 158:	b	a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xa8>
 15c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 160:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 164:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 168:	add	x0, x0, #0x0
 16c:	add	x1, x1, #0x0
 170:	add	x3, x3, #0x0
 174:	mov	w2, #0x3e9                 	// #1001
 178:	bl	0 <__assert_fail>
 17c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 180:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 184:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 188:	add	x0, x0, #0x0
 18c:	add	x1, x1, #0x0
 190:	add	x3, x3, #0x0
 194:	mov	w2, #0xeb                  	// #235
 198:	bl	0 <__assert_fail>
 19c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1a0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1a4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1a8:	add	x0, x0, #0x0
 1ac:	add	x1, x1, #0x0
 1b0:	add	x3, x3, #0x0
 1b4:	mov	w2, #0xb3                  	// #179
 1b8:	bl	0 <__assert_fail>
 1bc:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1c0:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1c4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1c8:	add	x0, x0, #0x0
 1cc:	add	x1, x1, #0x0
 1d0:	add	x3, x3, #0x0
 1d4:	mov	w2, #0xba                  	// #186
 1d8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x28, x27, [sp, #96]
   c:	stp	x26, x25, [sp, #112]
  10:	stp	x24, x23, [sp, #128]
  14:	stp	x22, x21, [sp, #144]
  18:	stp	x20, x19, [sp, #160]
  1c:	add	x29, sp, #0x50
  20:	ldr	w8, [x0, #16]
  24:	cmp	w8, w1
  28:	b.ls	3b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3b8>  // b.plast
  2c:	add	x21, x0, #0x8
  30:	ldr	x8, [x21]
  34:	mov	x20, x0
  38:	mov	x0, x21
  3c:	mov	w19, w1
  40:	add	x8, x8, w1, uxtw #4
  44:	ldr	w23, [x8, #12]
  48:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  4c:	mov	x24, x0
  50:	cbz	x0, 74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x74>
  54:	and	w8, w24, #0x3f
  58:	add	w8, w8, #0x1
  5c:	and	x9, x24, #0xffffffffffffffc0
  60:	add	w23, w8, w23
  64:	mov	w26, #0x1                   	// #1
  68:	str	x9, [sp, #32]
  6c:	stur	w8, [x29, #-16]
  70:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x7c>
  74:	mov	w8, wzr
  78:	mov	w26, wzr
  7c:	ldr	w9, [x20, #16]
  80:	cmp	w9, w19
  84:	b.ls	358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x358>  // b.plast
  88:	ldr	x9, [x21]
  8c:	mov	w10, w19
  90:	sub	x27, x29, #0x10
  94:	add	x28, sp, #0x20
  98:	add	x9, x9, x10, lsl #4
  9c:	ldr	w10, [x9, #8]
  a0:	mov	x0, x21
  a4:	mov	w1, w19
  a8:	add	w22, w26, #0x1
  ac:	str	w10, [x27, w26, uxtw #2]
  b0:	ldr	x9, [x9]
  b4:	add	w25, w10, w8
  b8:	str	x9, [x28, w26, uxtw #3]
  bc:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
  c0:	cbz	x0, e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0xe4>
  c4:	and	w8, w0, #0x3f
  c8:	and	x9, x0, #0xffffffffffffffc0
  cc:	add	w8, w8, #0x1
  d0:	str	x9, [x28, w22, uxtw #3]
  d4:	orr	w9, w26, #0x2
  d8:	str	w8, [x27, w22, uxtw #2]
  dc:	add	w25, w8, w25
  e0:	mov	w22, w9
  e4:	add	w8, w25, #0x1
  e8:	add	w9, w22, w22, lsl #1
  ec:	cmp	w8, w9, lsl #2
  f0:	b.ls	138 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x138>  // b.plast
  f4:	subs	w8, w22, #0x1
  f8:	csinc	w26, w8, wzr, ne  // ne = any
  fc:	sub	x9, x29, #0x10
 100:	add	x10, sp, #0x20
 104:	lsl	x8, x26, #2
 108:	ldr	x11, [x10, w26, uxtw #3]
 10c:	ldr	w12, [x9, x8]
 110:	str	x11, [x10, w22, uxtw #3]
 114:	str	w12, [x9, w22, uxtw #2]
 118:	str	wzr, [x9, x8]
 11c:	ldr	x8, [x20]
 120:	ldr	x8, [x8, #200]
 124:	ldr	x0, [x8]
 128:	cbz	x0, 140 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x140>
 12c:	ldr	x9, [x0]
 130:	str	x9, [x8]
 134:	b	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x150>
 138:	mov	w26, wzr
 13c:	b	178 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x178>
 140:	add	x0, x8, #0x8
 144:	mov	w1, #0xc0                  	// #192
 148:	mov	w2, #0x6                   	// #6
 14c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 150:	movi	v0.2d, #0x0
 154:	add	x8, sp, #0x20
 158:	add	w22, w22, #0x1
 15c:	stp	q0, q0, [x0, #160]
 160:	stp	q0, q0, [x0, #128]
 164:	stp	q0, q0, [x0, #96]
 168:	stp	q0, q0, [x0, #64]
 16c:	stp	q0, q0, [x0, #32]
 170:	stp	q0, q0, [x0]
 174:	str	x0, [x8, x26, lsl #3]
 178:	sub	x3, x29, #0x10
 17c:	add	x4, sp, #0x10
 180:	mov	w2, #0xc                   	// #12
 184:	mov	w6, #0x1                   	// #1
 188:	mov	w0, w22
 18c:	mov	w1, w25
 190:	mov	w5, w23
 194:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 198:	mov	x25, x0
 19c:	lsr	x8, x0, #32
 1a0:	add	x0, sp, #0x20
 1a4:	sub	x2, x29, #0x10
 1a8:	add	x3, sp, #0x10
 1ac:	mov	w1, w22
 1b0:	str	x8, [sp, #8]
 1b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 1b8:	cbz	x24, 1c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1c8>
 1bc:	mov	x0, x21
 1c0:	mov	w1, w19
 1c4:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 1c8:	mov	x28, xzr
 1cc:	mov	w24, wzr
 1d0:	mov	w23, w26
 1d4:	str	x25, [sp]
 1d8:	add	x8, sp, #0x10
 1dc:	ldr	w11, [x8, x28, lsl #2]
 1e0:	add	x8, sp, #0x20
 1e4:	ldr	x9, [x8, x28, lsl #3]
 1e8:	sub	w8, w11, #0x1
 1ec:	add	x10, x9, w8, uxtw #3
 1f0:	ldr	x3, [x10, #96]
 1f4:	cbz	w26, 23c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x23c>
 1f8:	cmp	x28, x23
 1fc:	b.ne	23c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x23c>  // b.any
 200:	tst	x9, #0x3f
 204:	b.ne	398 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x398>  // b.any
 208:	cmp	w8, #0x40
 20c:	b.cs	378 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x378>  // b.hs, b.nlast
 210:	cmp	w11, #0xd
 214:	b.cs	3d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3d8>  // b.hs, b.nlast
 218:	and	x9, x9, #0xffffffffffffffc0
 21c:	orr	x2, x9, x8
 220:	mov	x0, x20
 224:	mov	w1, w19
 228:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 22c:	and	w8, w0, #0x1
 230:	mov	w24, w0
 234:	add	w19, w19, w8
 238:	b	2d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2d4>
 23c:	ldr	w9, [x20, #16]
 240:	cmp	w9, w19
 244:	b.ls	3b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3b8>  // b.plast
 248:	ldr	x10, [x21]
 24c:	add	x12, x10, w19, uxtw #4
 250:	str	w11, [x12, #8]
 254:	cbz	w19, 2d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2d4>
 258:	sub	w11, w19, #0x1
 25c:	cmp	w9, w11
 260:	b.ls	358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x358>  // b.plast
 264:	cmp	w8, #0x40
 268:	b.cs	378 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x378>  // b.hs, b.nlast
 26c:	add	x12, x10, w11, uxtw #4
 270:	ldr	w13, [x12, #12]
 274:	ldr	x12, [x12]
 278:	lsl	x13, x13, #3
 27c:	ldr	x14, [x12, x13]
 280:	and	x14, x14, #0xffffffffffffffc0
 284:	orr	x8, x14, x8
 288:	str	x8, [x12, x13]
 28c:	cbz	w11, 2c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2c4>
 290:	cmp	w9, w11
 294:	b.ls	358 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x358>  // b.plast
 298:	add	x8, x10, w11, uxtw #4
 29c:	ldr	x12, [x8]
 2a0:	ldr	w13, [x8, #12]
 2a4:	sub	w11, w11, #0x1
 2a8:	add	x12, x12, x13, lsl #3
 2ac:	str	x3, [x12, #96]
 2b0:	ldr	w8, [x8, #8]
 2b4:	sub	w8, w8, #0x1
 2b8:	cmp	w13, w8
 2bc:	b.eq	28c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x28c>  // b.none
 2c0:	b	2d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2d4>
 2c4:	ldr	x8, [x10]
 2c8:	ldr	w9, [x10, #12]
 2cc:	add	x8, x8, x9, lsl #3
 2d0:	str	x3, [x8, #88]
 2d4:	add	x27, x28, #0x1
 2d8:	cmp	x27, x22
 2dc:	b.eq	2f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2f8>  // b.none
 2e0:	mov	x0, x21
 2e4:	mov	w1, w19
 2e8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 2ec:	sub	w25, w25, #0x1
 2f0:	mov	x28, x27
 2f4:	b	1d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1d8>
 2f8:	ldr	x8, [sp]
 2fc:	cmp	w28, w8
 300:	b.eq	318 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x318>  // b.none
 304:	mov	x0, x21
 308:	mov	w1, w19
 30c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 310:	adds	w25, w25, #0x1
 314:	b.cc	304 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x304>  // b.lo, b.ul, b.last
 318:	ldr	w8, [x20, #16]
 31c:	cmp	w8, w19
 320:	b.ls	3b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3b8>  // b.plast
 324:	ldr	x8, [x21]
 328:	ldr	x9, [sp, #8]
 32c:	and	w0, w24, #0x1
 330:	add	x8, x8, w19, uxtw #4
 334:	str	w9, [x8, #12]
 338:	ldp	x20, x19, [sp, #160]
 33c:	ldp	x22, x21, [sp, #144]
 340:	ldp	x24, x23, [sp, #128]
 344:	ldp	x26, x25, [sp, #112]
 348:	ldp	x28, x27, [sp, #96]
 34c:	ldp	x29, x30, [sp, #80]
 350:	add	sp, sp, #0xb0
 354:	ret
 358:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 35c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 360:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 364:	add	x0, x0, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x3, x3, #0x0
 370:	mov	w2, #0x99                  	// #153
 374:	bl	0 <__assert_fail>
 378:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 37c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 380:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 384:	add	x0, x0, #0x0
 388:	add	x1, x1, #0x0
 38c:	add	x3, x3, #0x0
 390:	mov	w2, #0xba                  	// #186
 394:	bl	0 <__assert_fail>
 398:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 39c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3a0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3a4:	add	x0, x0, #0x0
 3a8:	add	x1, x1, #0x0
 3ac:	add	x3, x3, #0x0
 3b0:	mov	w2, #0xb3                  	// #179
 3b4:	bl	0 <__assert_fail>
 3b8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3bc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3c0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3c4:	add	x0, x0, #0x0
 3c8:	add	x1, x1, #0x0
 3cc:	add	x3, x3, #0x0
 3d0:	mov	w2, #0x95                  	// #149
 3d4:	bl	0 <__assert_fail>
 3d8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3dc:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3e0:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3e4:	add	x0, x0, #0x0
 3e8:	add	x1, x1, #0x0
 3ec:	add	x3, x3, #0x0
 3f0:	mov	w2, #0x1fc                 	// #508
 3f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	mov	x19, x3
  24:	mov	x20, x2
  28:	mov	w21, w1
  2c:	subs	w8, w1, #0x1
  30:	b.eq	148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>  // b.none
  34:	mov	x22, x0
  38:	sxtw	x24, w8
  3c:	sub	x25, x0, #0x8
  40:	sub	x26, x20, #0x4
  44:	str	x8, [sp, #8]
  48:	b	54 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x54>
  4c:	sub	x24, x24, #0x1
  50:	cbz	w24, b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xb4>
  54:	lsl	x27, x24, #2
  58:	ldr	w1, [x20, x27]
  5c:	ldr	w8, [x19, x27]
  60:	cmp	w1, w8
  64:	b.eq	4c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x4c>  // b.none
  68:	mov	x23, x24
  6c:	cbz	x23, 4c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x4c>
  70:	lsl	x28, x23, #2
  74:	ldr	x0, [x22, x24, lsl #3]
  78:	ldr	x2, [x25, x23, lsl #3]
  7c:	ldr	w3, [x26, x28]
  80:	sub	w4, w8, w1
  84:	sub	x23, x23, #0x1
  88:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  8c:	ldr	w8, [x26, x28]
  90:	sub	w8, w8, w0
  94:	str	w8, [x26, x28]
  98:	ldr	w8, [x20, x27]
  9c:	add	w1, w8, w0
  a0:	str	w1, [x20, x27]
  a4:	ldr	w8, [x19, x27]
  a8:	cmp	w1, w8
  ac:	b.cc	6c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x6c>  // b.lo, b.ul, b.last
  b0:	b	4c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x4c>
  b4:	cbz	w21, 170 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x170>
  b8:	ldr	x8, [sp, #8]
  bc:	cbz	w8, 148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>
  c0:	mov	x24, xzr
  c4:	mov	w23, w8
  c8:	mov	w25, #0x1                   	// #1
  cc:	b	e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xe0>
  d0:	add	x24, x24, #0x1
  d4:	cmp	x24, x23
  d8:	add	w25, w25, #0x1
  dc:	b.eq	148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>  // b.none
  e0:	lsl	x26, x24, #2
  e4:	ldr	w3, [x20, x26]
  e8:	ldr	w8, [x19, x26]
  ec:	cmp	w3, w8
  f0:	b.eq	d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd0>  // b.none
  f4:	mov	w27, w25
  f8:	cmp	w21, w27
  fc:	b.eq	d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd0>  // b.none
 100:	mov	w9, w27
 104:	lsl	x28, x9, #2
 108:	ldr	x0, [x22, w27, uxtw #3]
 10c:	ldr	w1, [x20, x28]
 110:	ldr	x2, [x22, x24, lsl #3]
 114:	sub	w4, w3, w8
 118:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 11c:	ldr	w8, [x20, x28]
 120:	add	w27, w27, #0x1
 124:	add	w8, w8, w0
 128:	str	w8, [x20, x28]
 12c:	ldr	w8, [x20, x26]
 130:	sub	w3, w8, w0
 134:	str	w3, [x20, x26]
 138:	ldr	w8, [x19, x26]
 13c:	cmp	w3, w8
 140:	b.cc	f8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xf8>  // b.lo, b.ul, b.last
 144:	b	d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0xd0>
 148:	mov	w8, wzr
 14c:	mov	w9, w8
 150:	lsl	x9, x9, #2
 154:	ldr	w10, [x20, x9]
 158:	ldr	w9, [x19, x9]
 15c:	cmp	w10, w9
 160:	b.ne	190 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x190>  // b.any
 164:	add	w8, w8, #0x1
 168:	cmp	w21, w8
 16c:	b.ne	14c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x14c>  // b.any
 170:	ldp	x20, x19, [sp, #96]
 174:	ldp	x22, x21, [sp, #80]
 178:	ldp	x24, x23, [sp, #64]
 17c:	ldp	x26, x25, [sp, #48]
 180:	ldp	x28, x27, [sp, #32]
 184:	ldp	x29, x30, [sp, #16]
 188:	add	sp, sp, #0x70
 18c:	ret
 190:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 194:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 198:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x176                 	// #374
 1ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w9, w1
  10:	cmp	w4, #0x1
  14:	mov	x8, x0
  18:	b.lt	50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x50>  // b.tstop
  1c:	mov	w10, #0xc                   	// #12
  20:	cmp	w3, w4
  24:	sub	w10, w10, w9
  28:	csel	w11, w3, w4, cc  // cc = lo, ul, last
  2c:	cmp	w10, w11
  30:	csel	w19, w10, w11, cc  // cc = lo, ul, last
  34:	mov	x0, x2
  38:	mov	w1, w3
  3c:	mov	x2, x8
  40:	mov	w3, w9
  44:	mov	w4, w19
  48:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  4c:	b	220 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x220>
  50:	neg	w10, w4
  54:	mov	w11, #0xc                   	// #12
  58:	cmp	w10, w9
  5c:	sub	w11, w11, w3
  60:	csneg	w10, w9, w4, hi  // hi = pmore
  64:	cmp	w11, w10
  68:	csel	w10, w11, w10, cc  // cc = lo, ul, last
  6c:	cmp	w10, #0xd
  70:	b.cs	2b4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x2b4>  // b.hs, b.nlast
  74:	add	w11, w10, w3
  78:	cmp	w11, #0xc
  7c:	b.hi	2d4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x2d4>  // b.pmore
  80:	cbz	w10, c4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0xc4>
  84:	cmp	w10, #0x1
  88:	mov	w11, w10
  8c:	b.ne	230 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x230>  // b.any
  90:	mov	x13, xzr
  94:	mov	w12, w3
  98:	sub	x11, x11, x13
  9c:	add	x13, x8, x13, lsl #3
  a0:	ldr	x14, [x13]
  a4:	add	x15, x2, w12, uxtw #3
  a8:	add	w12, w12, #0x1
  ac:	subs	x11, x11, #0x1
  b0:	str	x14, [x15]
  b4:	ldr	x14, [x13, #96]
  b8:	add	x13, x13, #0x8
  bc:	str	x14, [x15, #96]
  c0:	b.ne	a0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0xa0>  // b.any
  c4:	cmp	w9, #0xd
  c8:	b.cs	2b4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x2b4>  // b.hs, b.nlast
  cc:	sub	w11, w9, w10
  d0:	cmp	w11, #0xc
  d4:	b.hi	2d4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x2d4>  // b.pmore
  d8:	cbz	w11, 21c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x21c>
  dc:	mvn	w11, w10
  e0:	add	w12, w11, w9
  e4:	mov	x11, xzr
  e8:	cbz	w12, 1f0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f0>
  ec:	sub	w13, w9, #0x1
  f0:	cmp	w13, w10
  f4:	b.cc	1f0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f0>  // b.lo, b.ul, b.last
  f8:	mvn	w13, w10
  fc:	add	w13, w13, w9
 100:	mov	w14, w10
 104:	add	x15, x8, w13, uxtw #3
 108:	add	x13, x14, x13
 10c:	add	x2, x15, #0x68
 110:	add	x18, x8, #0x60
 114:	add	x16, x15, #0x8
 118:	add	x13, x8, x13, lsl #3
 11c:	cmp	x2, x8
 120:	add	x3, x13, #0x8
 124:	cset	w5, hi  // hi = pmore
 128:	cmp	x18, x16
 12c:	add	x0, x8, w10, uxtw #3
 130:	cset	w6, cc  // cc = lo, ul, last
 134:	cmp	x3, x8
 138:	add	x4, x13, #0x68
 13c:	cset	w13, hi  // hi = pmore
 140:	cmp	x0, x16
 144:	add	x1, x0, #0x60
 148:	cset	w15, cc  // cc = lo, ul, last
 14c:	cmp	x4, x8
 150:	cset	w14, hi  // hi = pmore
 154:	cmp	x1, x16
 158:	cset	w17, cc  // cc = lo, ul, last
 15c:	cmp	x18, x3
 160:	cset	w16, cc  // cc = lo, ul, last
 164:	cmp	x0, x2
 168:	cset	w0, cc  // cc = lo, ul, last
 16c:	cmp	x18, x4
 170:	cset	w18, cc  // cc = lo, ul, last
 174:	cmp	x1, x2
 178:	mov	x11, xzr
 17c:	and	w3, w5, w6
 180:	cset	w1, cc  // cc = lo, ul, last
 184:	tbnz	w3, #0, 1f0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f0>
 188:	and	w13, w13, w15
 18c:	tbnz	w13, #0, 1f0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f0>
 190:	and	w13, w14, w17
 194:	tbnz	w13, #0, 1f0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f0>
 198:	and	w13, w16, w0
 19c:	tbnz	w13, #0, 1f0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f0>
 1a0:	and	w13, w18, w1
 1a4:	tbnz	w13, #0, 1f0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f0>
 1a8:	add	x13, x12, #0x1
 1ac:	and	x11, x13, #0x1fffffffe
 1b0:	add	w12, w10, w11
 1b4:	mov	x14, x11
 1b8:	mov	w15, w10
 1bc:	mov	x16, x8
 1c0:	add	x17, x8, w15, uxtw #3
 1c4:	ldr	q0, [x17]
 1c8:	subs	x14, x14, #0x2
 1cc:	add	w15, w15, #0x2
 1d0:	str	q0, [x16]
 1d4:	ldr	q0, [x17, #96]
 1d8:	str	q0, [x16, #96]
 1dc:	add	x16, x16, #0x10
 1e0:	b.ne	1c0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1c0>  // b.any
 1e4:	cmp	x13, x11
 1e8:	b.ne	1f4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f4>  // b.any
 1ec:	b	21c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x21c>
 1f0:	mov	w12, w10
 1f4:	add	x11, x8, x11, lsl #3
 1f8:	add	x13, x8, w12, uxtw #3
 1fc:	ldr	x14, [x13]
 200:	add	w12, w12, #0x1
 204:	cmp	w9, w12
 208:	str	x14, [x11]
 20c:	ldr	x13, [x13, #96]
 210:	str	x13, [x11, #96]
 214:	add	x11, x11, #0x8
 218:	b.ne	1f8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x1f8>  // b.any
 21c:	neg	w19, w10
 220:	mov	w0, w19
 224:	ldr	x19, [sp, #16]
 228:	ldp	x29, x30, [sp], #32
 22c:	ret
 230:	sub	x12, x11, #0x1
 234:	mvn	w13, w3
 238:	cmp	w13, w12
 23c:	mov	x13, xzr
 240:	b.cc	94 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x94>  // b.lo, b.ul, b.last
 244:	lsr	x12, x12, #32
 248:	cbnz	x12, 94 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x94>
 24c:	add	x12, x11, w3, uxtw
 250:	add	x12, x2, x12, lsl #3
 254:	add	x12, x12, #0x60
 258:	cmp	x12, x8
 25c:	b.ls	274 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x274>  // b.plast
 260:	add	x12, x8, x11, lsl #3
 264:	add	x12, x12, #0x60
 268:	add	x13, x2, w3, uxtw #3
 26c:	cmp	x13, x12
 270:	b.cc	90 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x90>  // b.lo, b.ul, b.last
 274:	and	x13, x11, #0xfffffffe
 278:	add	w12, w13, w3
 27c:	mov	x14, x13
 280:	mov	x15, x8
 284:	ldr	q0, [x15]
 288:	add	x16, x2, w3, uxtw #3
 28c:	subs	x14, x14, #0x2
 290:	add	w3, w3, #0x2
 294:	str	q0, [x16]
 298:	ldr	q0, [x15, #96]
 29c:	add	x15, x15, #0x10
 2a0:	str	q0, [x16, #96]
 2a4:	b.ne	284 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x284>  // b.any
 2a8:	cmp	x13, x11
 2ac:	b.ne	98 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x98>  // b.any
 2b0:	b	c4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0xc4>
 2b4:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
 2b8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
 2bc:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
 2c0:	add	x0, x0, #0x0
 2c4:	add	x1, x1, #0x0
 2c8:	add	x3, x3, #0x0
 2cc:	mov	w2, #0xeb                  	// #235
 2d0:	bl	0 <__assert_fail>
 2d4:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
 2d8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
 2dc:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
 2e0:	add	x0, x0, #0x0
 2e4:	add	x1, x1, #0x0
 2e8:	add	x3, x3, #0x0
 2ec:	mov	w2, #0xec                  	// #236
 2f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	add	w8, w4, w3
   c:	cmp	w8, #0xc
  10:	b.hi	11c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0x11c>  // b.pmore
  14:	cbz	w3, 48 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0x48>
  18:	sub	w9, w3, #0x1
  1c:	sub	w8, w4, #0x1
  20:	add	x9, x2, w9, uxtw #3
  24:	ldr	x10, [x9]
  28:	add	w11, w8, w3
  2c:	add	x11, x2, w11, uxtw #3
  30:	sub	w3, w3, #0x1
  34:	str	x10, [x11]
  38:	ldr	x10, [x9, #96]
  3c:	sub	x9, x9, #0x8
  40:	str	x10, [x11, #96]
  44:	cbnz	w3, 24 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0x24>
  48:	cmp	w1, #0xd
  4c:	b.cs	13c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0x13c>  // b.hs, b.nlast
  50:	cmp	w4, #0xc
  54:	b.hi	15c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0x15c>  // b.pmore
  58:	cbz	w4, d0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xd0>
  5c:	mov	x10, xzr
  60:	sub	w9, w4, #0x1
  64:	sub	w8, w1, w4
  68:	cbz	w9, a4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xa4>
  6c:	sub	w11, w1, #0x1
  70:	cmp	w11, w8
  74:	b.cc	a4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xa4>  // b.lo, b.ul, b.last
  78:	add	x10, x9, w8, uxtw
  7c:	add	x10, x0, x10, lsl #3
  80:	add	x10, x10, #0x68
  84:	cmp	x10, x2
  88:	b.ls	d8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xd8>  // b.plast
  8c:	add	x10, x2, w9, uxtw #3
  90:	add	x10, x10, #0x68
  94:	add	x11, x0, w8, uxtw #3
  98:	cmp	x11, x10
  9c:	b.cs	d8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xd8>  // b.hs, b.nlast
  a0:	mov	x10, xzr
  a4:	mov	w9, w8
  a8:	add	x8, x2, x10, lsl #3
  ac:	add	x10, x0, w9, uxtw #3
  b0:	ldr	x11, [x10]
  b4:	add	w9, w9, #0x1
  b8:	cmp	w1, w9
  bc:	str	x11, [x8]
  c0:	ldr	x10, [x10, #96]
  c4:	str	x10, [x8, #96]
  c8:	add	x8, x8, #0x8
  cc:	b.ne	ac <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xac>  // b.any
  d0:	ldp	x29, x30, [sp], #16
  d4:	ret
  d8:	add	x11, x9, #0x1
  dc:	and	x10, x11, #0x1fffffffe
  e0:	add	w9, w8, w10
  e4:	mov	x12, x10
  e8:	mov	x13, x2
  ec:	add	x14, x0, w8, uxtw #3
  f0:	ldr	q0, [x14]
  f4:	subs	x12, x12, #0x2
  f8:	add	w8, w8, #0x2
  fc:	str	q0, [x13]
 100:	ldr	q0, [x14, #96]
 104:	str	q0, [x13, #96]
 108:	add	x13, x13, #0x10
 10c:	b.ne	ec <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xec>  // b.any
 110:	cmp	x11, x10
 114:	b.ne	a8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xa8>  // b.any
 118:	b	d0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj+0xd0>
 11c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 120:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 124:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x102                 	// #258
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 140:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 144:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0xeb                  	// #235
 158:	bl	0 <__assert_fail>
 15c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 160:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 164:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
 168:	add	x0, x0, #0x0
 16c:	add	x1, x1, #0x0
 170:	add	x3, x3, #0x0
 174:	mov	w2, #0xec                  	// #236
 178:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x24, [x0]
  20:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  24:	sub	x8, x24, x20
  28:	cmp	x8, x9
  2c:	b.eq	200 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x200>  // b.none
  30:	asr	x9, x8, #3
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #60
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  58:	cmp	w10, #0x0
  5c:	sub	x26, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x22, x1
  6c:	csel	x25, x8, x9, ne  // ne = any
  70:	asr	x27, x26, #3
  74:	cbz	x25, 88 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x88>
  78:	lsl	x0, x25, #3
  7c:	bl	0 <_Znwm>
  80:	mov	x21, x0
  84:	b	8c <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x8c>
  88:	mov	x21, xzr
  8c:	ldr	x8, [x23]
  90:	cmp	x20, x22
  94:	str	x8, [x21, x27, lsl #3]
  98:	mov	x8, x21
  9c:	b.eq	130 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x130>  // b.none
  a0:	sub	x10, x26, #0x8
  a4:	cmp	x10, #0x18
  a8:	mov	x8, x21
  ac:	mov	x9, x20
  b0:	b.cc	120 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.lo, b.ul, b.last
  b4:	and	x8, x10, #0xfffffffffffffff8
  b8:	add	x8, x8, #0x8
  bc:	add	x9, x20, x8
  c0:	cmp	x21, x9
  c4:	b.cs	dc <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xdc>  // b.hs, b.nlast
  c8:	add	x8, x21, x8
  cc:	cmp	x20, x8
  d0:	mov	x8, x21
  d4:	mov	x9, x20
  d8:	b.cc	120 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.lo, b.ul, b.last
  dc:	lsr	x8, x10, #3
  e0:	add	x10, x8, #0x1
  e4:	and	x11, x10, #0x3ffffffffffffffc
  e8:	lsl	x9, x11, #3
  ec:	add	x12, x20, #0x10
  f0:	add	x8, x21, x9
  f4:	add	x9, x20, x9
  f8:	add	x13, x21, #0x10
  fc:	mov	x14, x11
 100:	ldp	q0, q1, [x12, #-16]
 104:	add	x12, x12, #0x20
 108:	subs	x14, x14, #0x4
 10c:	stp	q0, q1, [x13, #-16]
 110:	add	x13, x13, #0x20
 114:	b.ne	100 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x100>  // b.any
 118:	cmp	x10, x11
 11c:	b.eq	130 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x130>  // b.none
 120:	ldr	x10, [x9], #8
 124:	cmp	x22, x9
 128:	str	x10, [x8], #8
 12c:	b.ne	120 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.any
 130:	subs	x9, x24, x22
 134:	add	x23, x8, #0x8
 138:	b.eq	1cc <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1cc>  // b.none
 13c:	sub	x10, x9, #0x8
 140:	cmp	x10, #0x18
 144:	b.cs	150 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x150>  // b.hs, b.nlast
 148:	mov	x9, x22
 14c:	b	1bc <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1bc>
 150:	and	x9, x10, #0xfffffffffffffff8
 154:	add	x11, x9, x22
 158:	add	x11, x11, #0x8
 15c:	cmp	x23, x11
 160:	b.cs	178 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x178>  // b.hs, b.nlast
 164:	add	x9, x9, x8
 168:	add	x9, x9, #0x10
 16c:	cmp	x22, x9
 170:	mov	x9, x22
 174:	b.cc	1bc <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1bc>  // b.lo, b.ul, b.last
 178:	lsr	x9, x10, #3
 17c:	add	x10, x9, #0x1
 180:	and	x11, x10, #0x3ffffffffffffffc
 184:	lsl	x9, x11, #3
 188:	add	x12, x22, #0x10
 18c:	add	x23, x23, x9
 190:	add	x9, x22, x9
 194:	add	x8, x8, #0x18
 198:	mov	x13, x11
 19c:	ldp	q0, q1, [x12, #-16]
 1a0:	add	x12, x12, #0x20
 1a4:	subs	x13, x13, #0x4
 1a8:	stp	q0, q1, [x8, #-16]
 1ac:	add	x8, x8, #0x20
 1b0:	b.ne	19c <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x19c>  // b.any
 1b4:	cmp	x10, x11
 1b8:	b.eq	1cc <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1cc>  // b.none
 1bc:	ldr	x8, [x9], #8
 1c0:	cmp	x24, x9
 1c4:	str	x8, [x23], #8
 1c8:	b.ne	1bc <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1bc>  // b.any
 1cc:	cbz	x20, 1d8 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1d8>
 1d0:	mov	x0, x20
 1d4:	bl	0 <_ZdlPv>
 1d8:	add	x8, x21, x25, lsl #3
 1dc:	stp	x21, x23, [x19]
 1e0:	str	x8, [x19, #16]
 1e4:	ldp	x20, x19, [sp, #80]
 1e8:	ldp	x22, x21, [sp, #64]
 1ec:	ldp	x24, x23, [sp, #48]
 1f0:	ldp	x26, x25, [sp, #32]
 1f4:	ldr	x27, [sp, #16]
 1f8:	ldp	x29, x30, [sp], #96
 1fc:	ret
 200:	adrp	x0, 0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 204:	add	x0, x0, #0x0
 208:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x25, [x0]
  20:	mov	x9, #0x7ffffffffffffff0    	// #9223372036854775792
  24:	sub	x8, x25, x20
  28:	cmp	x8, x9
  2c:	b.eq	120 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x120>  // b.none
  30:	asr	x9, x8, #4
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #59
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  58:	cmp	w10, #0x0
  5c:	csel	x26, x8, x9, ne  // ne = any
  60:	sub	x8, x1, x20
  64:	mov	x23, x3
  68:	mov	x24, x2
  6c:	mov	x19, x0
  70:	mov	x21, x1
  74:	asr	x27, x8, #4
  78:	cbz	x26, 8c <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x8c>
  7c:	lsl	x0, x26, #4
  80:	bl	0 <_Znwm>
  84:	mov	x22, x0
  88:	b	90 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x90>
  8c:	mov	x22, xzr
  90:	ldr	x8, [x24]
  94:	add	x9, x22, x27, lsl #4
  98:	cmp	x20, x21
  9c:	str	x8, [x9]
  a0:	ldr	x8, [x23]
  a4:	str	x8, [x9, #8]
  a8:	mov	x8, x22
  ac:	b.eq	cc <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xcc>  // b.none
  b0:	mov	x8, x22
  b4:	mov	x9, x20
  b8:	ldr	q0, [x9], #16
  bc:	cmp	x21, x9
  c0:	str	q0, [x8]
  c4:	add	x8, x8, #0x10
  c8:	b.ne	b8 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xb8>  // b.any
  cc:	cmp	x25, x21
  d0:	add	x23, x8, #0x10
  d4:	b.eq	ec <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xec>  // b.none
  d8:	ldr	q0, [x21], #16
  dc:	cmp	x25, x21
  e0:	str	q0, [x23]
  e4:	add	x23, x23, #0x10
  e8:	b.ne	d8 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xd8>  // b.any
  ec:	cbz	x20, f8 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf8>
  f0:	mov	x0, x20
  f4:	bl	0 <_ZdlPv>
  f8:	add	x8, x22, x26, lsl #4
  fc:	stp	x22, x23, [x19]
 100:	str	x8, [x19, #16]
 104:	ldp	x20, x19, [sp, #80]
 108:	ldp	x22, x21, [sp, #64]
 10c:	ldp	x24, x23, [sp, #48]
 110:	ldp	x26, x25, [sp, #32]
 114:	ldr	x27, [sp, #16]
 118:	ldp	x29, x30, [sp], #96
 11c:	ret
 120:	adrp	x0, 0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x25, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x25, x20
  24:	cmp	x8, x9
  28:	b.eq	11c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x11c>  // b.none
  2c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	asr	x9, x8, #3
  34:	movk	x10, #0xaaab
  38:	cmp	x8, #0x0
  3c:	mul	x9, x9, x10
  40:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  44:	csinc	x10, x9, xzr, ne  // ne = any
  48:	movk	x8, #0x555, lsl #48
  4c:	adds	x9, x10, x9
  50:	cset	w10, cs  // cs = hs, nlast
  54:	cmp	x9, x8
  58:	cset	w11, hi  // hi = pmore
  5c:	orr	w10, w10, w11
  60:	cmp	w10, #0x0
  64:	csel	x26, x8, x9, ne  // ne = any
  68:	add	x8, x26, x26, lsl #1
  6c:	mov	x19, x0
  70:	lsl	x0, x8, #3
  74:	mov	x23, x3
  78:	mov	x24, x2
  7c:	mov	x21, x1
  80:	bl	0 <_Znwm>
  84:	ldr	x8, [x24]
  88:	ldr	x9, [x23]
  8c:	subs	x10, x21, x20
  90:	add	x10, x0, x10
  94:	mov	x22, x0
  98:	stp	x8, x9, [x10]
  9c:	mov	x8, x0
  a0:	strb	wzr, [x10, #20]
  a4:	b.eq	c4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc4>  // b.none
  a8:	mov	x9, x20
  ac:	ldr	x10, [x9, #16]
  b0:	ldr	q0, [x9], #24
  b4:	str	x10, [x8, #16]
  b8:	cmp	x21, x9
  bc:	str	q0, [x8], #24
  c0:	b.ne	ac <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xac>  // b.any
  c4:	cmp	x25, x21
  c8:	add	x23, x8, #0x18
  cc:	b.eq	e8 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe8>  // b.none
  d0:	ldr	x8, [x21, #16]
  d4:	ldr	q0, [x21], #24
  d8:	str	x8, [x23, #16]
  dc:	cmp	x25, x21
  e0:	str	q0, [x23], #24
  e4:	b.ne	d0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>  // b.any
  e8:	cbz	x20, f4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xf4>
  ec:	mov	x0, x20
  f0:	bl	0 <_ZdlPv>
  f4:	mov	w8, #0x18                  	// #24
  f8:	madd	x8, x26, x8, x22
  fc:	stp	x22, x23, [x19]
 100:	str	x8, [x19, #16]
 104:	ldp	x20, x19, [sp, #64]
 108:	ldp	x22, x21, [sp, #48]
 10c:	ldp	x24, x23, [sp, #32]
 110:	ldp	x26, x25, [sp, #16]
 114:	ldp	x29, x30, [sp], #80
 118:	ret
 11c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x26, [x0]
  20:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  24:	sub	x8, x26, x20
  28:	cmp	x8, x9
  2c:	b.eq	12c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x12c>  // b.none
  30:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	asr	x9, x8, #3
  38:	movk	x10, #0xaaab
  3c:	cmp	x8, #0x0
  40:	mul	x9, x9, x10
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	csinc	x10, x9, xzr, ne  // ne = any
  4c:	movk	x8, #0x555, lsl #48
  50:	adds	x9, x10, x9
  54:	cset	w10, cs  // cs = hs, nlast
  58:	cmp	x9, x8
  5c:	cset	w11, hi  // hi = pmore
  60:	orr	w10, w10, w11
  64:	cmp	w10, #0x0
  68:	csel	x27, x8, x9, ne  // ne = any
  6c:	add	x8, x27, x27, lsl #1
  70:	mov	x19, x0
  74:	lsl	x0, x8, #3
  78:	mov	x23, x4
  7c:	mov	x24, x3
  80:	mov	x25, x2
  84:	mov	x21, x1
  88:	bl	0 <_Znwm>
  8c:	ldr	x9, [x25]
  90:	ldr	x10, [x24]
  94:	ldrb	w11, [x23]
  98:	subs	x8, x21, x20
  9c:	add	x8, x0, x8
  a0:	mov	x22, x0
  a4:	stp	x9, x10, [x8]
  a8:	strb	w11, [x8, #20]
  ac:	mov	x8, x0
  b0:	b.eq	d0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>  // b.none
  b4:	mov	x9, x20
  b8:	ldr	x10, [x9, #16]
  bc:	ldr	q0, [x9], #24
  c0:	str	x10, [x8, #16]
  c4:	cmp	x21, x9
  c8:	str	q0, [x8], #24
  cc:	b.ne	b8 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb8>  // b.any
  d0:	cmp	x26, x21
  d4:	add	x23, x8, #0x18
  d8:	b.eq	f4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xf4>  // b.none
  dc:	ldr	x8, [x21, #16]
  e0:	ldr	q0, [x21], #24
  e4:	str	x8, [x23, #16]
  e8:	cmp	x26, x21
  ec:	str	q0, [x23], #24
  f0:	b.ne	dc <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xdc>  // b.any
  f4:	cbz	x20, 100 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x100>
  f8:	mov	x0, x20
  fc:	bl	0 <_ZdlPv>
 100:	mov	w8, #0x18                  	// #24
 104:	madd	x8, x27, x8, x22
 108:	stp	x22, x23, [x19]
 10c:	str	x8, [x19, #16]
 110:	ldp	x20, x19, [sp, #80]
 114:	ldp	x22, x21, [sp, #64]
 118:	ldp	x24, x23, [sp, #48]
 11c:	ldp	x26, x25, [sp, #32]
 120:	ldr	x27, [sp, #16]
 124:	ldp	x29, x30, [sp], #96
 128:	ret
 12c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 130:	add	x0, x0, #0x0
 134:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x27, [x0]
  20:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  24:	sub	x8, x27, x20
  28:	cmp	x8, x9
  2c:	b.eq	13c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x13c>  // b.none
  30:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	asr	x9, x8, #3
  38:	movk	x10, #0xaaab
  3c:	cmp	x8, #0x0
  40:	mul	x9, x9, x10
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	csinc	x10, x9, xzr, ne  // ne = any
  4c:	movk	x8, #0x555, lsl #48
  50:	adds	x9, x10, x9
  54:	cset	w10, cs  // cs = hs, nlast
  58:	cmp	x9, x8
  5c:	cset	w11, hi  // hi = pmore
  60:	orr	w10, w10, w11
  64:	cmp	w10, #0x0
  68:	csel	x28, x8, x9, ne  // ne = any
  6c:	add	x8, x28, x28, lsl #1
  70:	mov	x19, x0
  74:	lsl	x0, x8, #3
  78:	mov	x23, x5
  7c:	mov	x24, x4
  80:	mov	x25, x3
  84:	mov	x26, x2
  88:	mov	x21, x1
  8c:	bl	0 <_Znwm>
  90:	ldr	x9, [x26]
  94:	ldr	x10, [x25]
  98:	ldr	w11, [x24]
  9c:	ldrb	w12, [x23]
  a0:	subs	x8, x21, x20
  a4:	add	x8, x0, x8
  a8:	mov	x22, x0
  ac:	strb	wzr, [x8, #20]
  b0:	stp	x9, x10, [x8]
  b4:	str	w11, [x8, #16]
  b8:	strb	w12, [x8, #21]
  bc:	mov	x8, x0
  c0:	b.eq	e0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe0>  // b.none
  c4:	mov	x9, x20
  c8:	ldr	x10, [x9, #16]
  cc:	ldr	q0, [x9], #24
  d0:	str	x10, [x8, #16]
  d4:	cmp	x21, x9
  d8:	str	q0, [x8], #24
  dc:	b.ne	c8 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc8>  // b.any
  e0:	cmp	x27, x21
  e4:	add	x23, x8, #0x18
  e8:	b.eq	104 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x104>  // b.none
  ec:	ldr	x8, [x21, #16]
  f0:	ldr	q0, [x21], #24
  f4:	str	x8, [x23, #16]
  f8:	cmp	x27, x21
  fc:	str	q0, [x23], #24
 100:	b.ne	ec <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xec>  // b.any
 104:	cbz	x20, 110 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x110>
 108:	mov	x0, x20
 10c:	bl	0 <_ZdlPv>
 110:	mov	w8, #0x18                  	// #24
 114:	madd	x8, x28, x8, x22
 118:	stp	x22, x23, [x19]
 11c:	str	x8, [x19, #16]
 120:	ldp	x20, x19, [sp, #80]
 124:	ldp	x22, x21, [sp, #64]
 128:	ldp	x24, x23, [sp, #48]
 12c:	ldp	x26, x25, [sp, #32]
 130:	ldp	x28, x27, [sp, #16]
 134:	ldp	x29, x30, [sp], #96
 138:	ret
 13c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 140:	add	x0, x0, #0x0
 144:	bl	0 <_ZSt20__throw_length_errorPKc>

DWARFLinkerDeclContext.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #72]
   c:	ldr	w8, [x1, #8]
  10:	cmp	w9, w8
  14:	b.ne	64 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x64>  // b.any
  18:	ldr	x10, [x1]
  1c:	ldr	x8, [x0, #64]
  20:	ldr	x9, [x10, #544]
  24:	cmp	x9, x8
  28:	b.hi	7c <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x7c>  // b.pmore
  2c:	ldr	x10, [x10, #552]
  30:	cmp	x10, x8
  34:	b.ls	7c <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x7c>  // b.plast
  38:	sub	x8, x8, x9
  3c:	ldr	x9, [x1, #16]
  40:	mov	w10, #0xaaab                	// #43691
  44:	lsr	x8, x8, #3
  48:	movk	w10, #0xaaaa, lsl #16
  4c:	mul	w8, w8, w10
  50:	add	x8, x9, x8, lsl #5
  54:	mov	w0, wzr
  58:	str	xzr, [x8, #8]
  5c:	ldp	x29, x30, [sp], #16
  60:	ret
  64:	str	w8, [x0, #72]
  68:	ldr	q0, [x2]
  6c:	stur	q0, [x0, #56]
  70:	mov	w0, #0x1                   	// #1
  74:	ldp	x29, x30, [sp], #16
  78:	ret
  7c:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  80:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  84:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0xf3                  	// #243
  98:	bl	0 <__assert_fail>

000000000000009c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb>:
  9c:	sub	sp, sp, #0x160
  a0:	stp	x29, x30, [sp, #256]
  a4:	stp	x28, x27, [sp, #272]
  a8:	stp	x26, x25, [sp, #288]
  ac:	stp	x24, x23, [sp, #304]
  b0:	stp	x22, x21, [sp, #320]
  b4:	stp	x20, x19, [sp, #336]
  b8:	add	x29, sp, #0x100
  bc:	ldr	x8, [x2]
  c0:	cbz	x8, 8a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x80c>
  c4:	ldr	x8, [x2, #8]
  c8:	mov	x21, x2
  cc:	cbz	x8, 8a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x80c>
  d0:	ldr	x8, [x8, #16]
  d4:	cbz	x8, 690 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f4>
  d8:	ldrh	w28, [x8, #4]
  dc:	mov	x22, x0
  e0:	mov	x0, xzr
  e4:	sub	w8, w28, #0x2
  e8:	cmp	w8, #0x37
  ec:	b.hi	694 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f8>  // b.pmore
  f0:	adrp	x9, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  f4:	add	x9, x9, #0x0
  f8:	adr	x10, 118 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7c>
  fc:	ldrh	w11, [x9, x8, lsl #1]
 100:	add	x10, x10, x11, lsl #2
 104:	mov	w23, w5
 108:	mov	x25, x4
 10c:	mov	x20, x3
 110:	mov	x19, x1
 114:	br	x10
 118:	add	x8, sp, #0x70
 11c:	mov	w1, #0x34                  	// #52
 120:	mov	x0, x21
 124:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 128:	ldrb	w8, [sp, #160]
 12c:	cbz	w8, 144 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa8>
 130:	add	x0, sp, #0x70
 134:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 138:	tst	x1, #0xff
 13c:	b.eq	144 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xa8>  // b.none
 140:	cbnz	x0, 690 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f4>
 144:	mov	w1, #0x2                   	// #2
 148:	mov	x0, x21
 14c:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 150:	mov	x24, x0
 154:	mov	w1, #0x1                   	// #1
 158:	mov	x0, x21
 15c:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 160:	mov	x26, x0
 164:	stp	xzr, xzr, [sp, #80]
 168:	stp	xzr, xzr, [sp, #64]
 16c:	cbz	x24, 188 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xec>
 170:	mov	x0, x24
 174:	bl	0 <strlen>
 178:	mov	x2, x0
 17c:	mov	x0, x25
 180:	mov	x1, x24
 184:	b	1a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x104>
 188:	cmp	w28, #0x39
 18c:	b.ne	1a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x10c>  // b.any
 190:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 194:	add	x1, x1, #0x0
 198:	mov	w2, #0x15                  	// #21
 19c:	mov	x0, x25
 1a0:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 1a4:	stp	x0, x1, [sp, #80]
 1a8:	cbz	x26, 1cc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x130>
 1ac:	cmp	x26, x24
 1b0:	b.eq	1cc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x130>  // b.none
 1b4:	mov	x0, x26
 1b8:	bl	0 <strlen>
 1bc:	mov	x2, x0
 1c0:	mov	x0, x25
 1c4:	mov	x1, x26
 1c8:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 1cc:	cmp	w28, #0x17
 1d0:	b.hi	2d4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x238>  // b.pmore
 1d4:	mov	w8, #0x1                   	// #1
 1d8:	mov	w9, #0x14                  	// #20
 1dc:	lsl	w8, w8, w28
 1e0:	movk	w9, #0x88, lsl #16
 1e4:	tst	w8, w9
 1e8:	b.eq	2d4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x238>  // b.none
 1ec:	tbz	w23, #0, 1f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>
 1f0:	mov	w23, #0xffffffff            	// #-1
 1f4:	b	4f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>
 1f8:	add	x8, sp, #0x70
 1fc:	mov	w1, #0xb                   	// #11
 200:	mov	x0, x21
 204:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 208:	ldrb	w8, [sp, #160]
 20c:	cbz	w8, 230 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x194>
 210:	add	x0, sp, #0x70
 214:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 218:	tst	x1, #0xff
 21c:	b.eq	230 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x194>  // b.none
 220:	mov	x23, x0
 224:	cmp	w28, #0x39
 228:	b.eq	23c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1a0>  // b.none
 22c:	b	240 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1a4>
 230:	mov	x23, #0xffffffffffffffff    	// #-1
 234:	cmp	w28, #0x39
 238:	b.ne	240 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1a4>  // b.any
 23c:	cbnz	x24, 4f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>
 240:	add	x8, sp, #0x70
 244:	mov	w1, #0x3a                  	// #58
 248:	mov	x0, x21
 24c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 250:	ldrb	w8, [sp, #160]
 254:	cbz	w8, 4f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>
 258:	add	x0, sp, #0x70
 25c:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 260:	tst	x1, #0xff
 264:	b.eq	4f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>  // b.none
 268:	mov	x26, x0
 26c:	cbz	w26, 4f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>
 270:	ldr	x1, [x20]
 274:	ldr	x0, [x1, #8]
 278:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitE>
 27c:	cbz	x0, 4f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>
 280:	cmp	x24, #0x0
 284:	mov	w8, #0x39                  	// #57
 288:	ccmp	w28, w8, #0x0, eq  // eq = none
 28c:	csinc	w26, w26, wzr, ne  // ne = any
 290:	add	x27, x0, #0x8
 294:	mov	x0, x27
 298:	mov	x1, x26
 29c:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
 2a0:	tbz	w0, #0, 4f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>
 2a4:	add	x8, sp, #0x70
 2a8:	mov	w1, #0x3b                  	// #59
 2ac:	mov	x0, x21
 2b0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 2b4:	ldrb	w8, [sp, #160]
 2b8:	cbz	w8, 334 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x298>
 2bc:	add	x0, sp, #0x70
 2c0:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 2c4:	tst	x1, #0xff
 2c8:	b.eq	334 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x298>  // b.none
 2cc:	mov	x24, x0
 2d0:	b	338 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x29c>
 2d4:	ldr	x8, [sp, #88]
 2d8:	cbnz	x8, 1ec <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x150>
 2dc:	b	690 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f4>
 2e0:	ldrh	w8, [x19, #12]
 2e4:	cmp	w8, #0x39
 2e8:	b.eq	2f4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x258>  // b.none
 2ec:	cmp	w8, #0x11
 2f0:	b.ne	118 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7c>  // b.any
 2f4:	add	x8, sp, #0x70
 2f8:	mov	w1, #0x3f                  	// #63
 2fc:	mov	x0, x21
 300:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 304:	ldrb	w8, [sp, #160]
 308:	cbz	w8, 690 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f4>
 30c:	add	x0, sp, #0x70
 310:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 314:	tst	x1, #0xff
 318:	b.eq	690 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f4>  // b.none
 31c:	cbnz	x0, 118 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7c>
 320:	b	694 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f8>
 324:	tst	x19, #0x7
 328:	mov	x0, x19
 32c:	b.eq	694 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f8>  // b.none
 330:	b	8c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x82c>
 334:	mov	x24, xzr
 338:	ldr	x9, [x20, #712]
 33c:	ldr	x8, [x20, #704]
 340:	sub	x9, x9, x8
 344:	cmp	x26, x9, asr #4
 348:	b.cs	368 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2cc>  // b.hs, b.nlast
 34c:	add	x9, x8, x26, lsl #4
 350:	ldr	x9, [x9, #8]
 354:	cbz	x9, 368 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2cc>
 358:	lsl	x10, x26, #4
 35c:	ldr	x8, [x8, x10]
 360:	stp	x8, x9, [sp, #64]
 364:	b	4f4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x458>
 368:	add	x8, sp, #0x70
 36c:	add	x8, x8, #0x10
 370:	stp	x8, xzr, [sp, #112]
 374:	strb	wzr, [sp, #128]
 378:	ldr	x0, [x20]
 37c:	str	x26, [sp, #24]
 380:	str	x8, [sp, #8]
 384:	bl	0 <_ZN4llvm9DWARFUnit17getCompilationDirEv>
 388:	mov	x26, x0
 38c:	cbz	x0, 3a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x304>
 390:	mov	x0, x26
 394:	bl	0 <strlen>
 398:	mov	x3, x0
 39c:	b	3a4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x308>
 3a0:	mov	x3, xzr
 3a4:	ldr	x1, [sp, #24]
 3a8:	add	x5, sp, #0x70
 3ac:	mov	w4, #0x2                   	// #2
 3b0:	mov	w6, #0x2                   	// #2
 3b4:	mov	x0, x27
 3b8:	mov	x2, x26
 3bc:	str	x24, [sp, #16]
 3c0:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
 3c4:	tbz	w0, #0, 988 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8ec>
 3c8:	ldp	x1, x27, [sp, #112]
 3cc:	add	x8, sp, #0x20
 3d0:	add	x24, x8, #0x10
 3d4:	str	x24, [sp, #32]
 3d8:	cbnz	x1, 3e0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x344>
 3dc:	cbnz	x27, 9a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x90c>
 3e0:	add	x26, x22, #0xd8
 3e4:	cmp	x27, #0x10
 3e8:	str	x27, [sp, #104]
 3ec:	b.cc	418 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x37c>  // b.lo, b.ul, b.last
 3f0:	add	x0, sp, #0x20
 3f4:	str	x1, [sp]
 3f8:	add	x1, sp, #0x68
 3fc:	mov	x2, xzr
 400:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 404:	ldr	x1, [sp]
 408:	ldr	x8, [sp, #104]
 40c:	str	x0, [sp, #32]
 410:	str	x8, [sp, #48]
 414:	b	41c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x380>
 418:	mov	x0, x24
 41c:	cbz	x27, 43c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3a0>
 420:	cmp	x27, #0x1
 424:	b.ne	434 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x398>  // b.any
 428:	ldrb	w8, [x1]
 42c:	strb	w8, [x0]
 430:	b	43c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3a0>
 434:	mov	x2, x27
 438:	bl	0 <memcpy>
 43c:	ldr	x8, [sp, #104]
 440:	ldr	x9, [sp, #32]
 444:	add	x1, sp, #0x20
 448:	mov	x0, x26
 44c:	mov	x2, x25
 450:	str	x8, [sp, #40]
 454:	strb	wzr, [x9, x8]
 458:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 45c:	mov	x25, x0
 460:	ldr	x0, [sp, #32]
 464:	stp	x25, x1, [sp, #64]
 468:	cmp	x0, x24
 46c:	b.eq	47c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3e0>  // b.none
 470:	bl	0 <_ZdlPv>
 474:	ldp	x25, x27, [sp, #64]
 478:	b	480 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3e4>
 47c:	mov	x27, x1
 480:	ldr	x9, [x20, #712]
 484:	ldr	x8, [x20, #704]
 488:	ldp	x24, x12, [sp, #16]
 48c:	sub	x10, x9, x8
 490:	asr	x10, x10, #4
 494:	cmp	x10, x12
 498:	b.hi	4d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x43c>  // b.pmore
 49c:	add	w11, w12, #0x1
 4a0:	cmp	x10, x11
 4a4:	b.cs	4c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x428>  // b.hs, b.nlast
 4a8:	add	x26, x20, #0x2c0
 4ac:	sub	x1, x11, x10
 4b0:	mov	x0, x26
 4b4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4b8:	ldr	x8, [x26]
 4bc:	ldr	x12, [sp, #24]
 4c0:	b	4d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x43c>
 4c4:	b.ls	4d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x43c>  // b.plast
 4c8:	add	x10, x8, x11, lsl #4
 4cc:	cmp	x10, x9
 4d0:	b.eq	4d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x43c>  // b.none
 4d4:	str	x10, [x20, #712]
 4d8:	add	x8, x8, x12, lsl #4
 4dc:	stp	x25, x27, [x8]
 4e0:	ldr	x0, [sp, #112]
 4e4:	ldr	x8, [sp, #8]
 4e8:	cmp	x0, x8
 4ec:	b.eq	4f4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x458>  // b.none
 4f0:	bl	0 <_ZdlPv>
 4f4:	cbnz	w24, 504 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x468>
 4f8:	ldr	x8, [sp, #88]
 4fc:	cbz	x8, 690 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f4>
 500:	mov	w24, wzr
 504:	movi	v0.2d, #0x0
 508:	ldr	w25, [x19]
 50c:	str	xzr, [sp, #224]
 510:	stp	q0, q0, [sp, #192]
 514:	stp	q0, q0, [sp, #160]
 518:	stp	q0, q0, [sp, #128]
 51c:	str	q0, [sp, #112]
 520:	adrp	x26, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 524:	ldr	x26, [x26]
 528:	adrp	x27, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 52c:	ldarb	w8, [x26]
 530:	ldr	x27, [x27]
 534:	tbz	w8, #0, 810 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x774>
 538:	ldr	x8, [x27]
 53c:	add	x27, sp, #0x70
 540:	add	x3, x27, #0x40
 544:	orr	x2, x27, #0x8
 548:	add	x0, sp, #0x70
 54c:	add	x4, sp, #0x50
 550:	mov	x1, xzr
 554:	str	x8, [sp, #232]
 558:	stp	w25, w28, [sp, #112]
 55c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 560:	cmp	w28, #0x39
 564:	mov	x25, x0
 568:	b.ne	620 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x584>  // b.any
 56c:	ldr	x8, [sp, #88]
 570:	cmp	x8, #0x15
 574:	b.ne	620 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x584>  // b.any
 578:	ldr	x8, [sp, #80]
 57c:	mov	x9, #0x6128                	// #24872
 580:	mov	x10, #0x7375                	// #29557
 584:	movk	x9, #0x6f6e, lsl #16
 588:	ldp	x11, x12, [x8]
 58c:	movk	x10, #0x6e20, lsl #16
 590:	ldur	x8, [x8, #13]
 594:	mov	x13, #0x656d                	// #25965
 598:	movk	x9, #0x796e, lsl #32
 59c:	movk	x10, #0x6d61, lsl #32
 5a0:	movk	x13, #0x7073, lsl #16
 5a4:	movk	x9, #0x6f6d, lsl #48
 5a8:	movk	x10, #0x7365, lsl #48
 5ac:	movk	x13, #0x6361, lsl #32
 5b0:	movk	x13, #0x2965, lsl #48
 5b4:	eor	x9, x11, x9
 5b8:	eor	x10, x12, x10
 5bc:	eor	x8, x8, x13
 5c0:	orr	x9, x9, x10
 5c4:	orr	x8, x9, x8
 5c8:	cbnz	x8, 620 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x584>
 5cc:	movi	v0.2d, #0x0
 5d0:	str	xzr, [sp, #224]
 5d4:	stp	q0, q0, [sp, #192]
 5d8:	stp	q0, q0, [sp, #160]
 5dc:	stp	q0, q0, [sp, #128]
 5e0:	str	q0, [sp, #112]
 5e4:	ldarb	w8, [x26]
 5e8:	tbz	w8, #0, 858 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7bc>
 5ec:	adrp	x8, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 5f0:	ldr	x8, [x8]
 5f4:	add	x9, sp, #0x70
 5f8:	add	x3, x9, #0x40
 5fc:	orr	x2, x9, #0x4
 600:	ldr	x8, [x8]
 604:	add	x0, sp, #0x70
 608:	add	x4, sp, #0x40
 60c:	mov	x1, xzr
 610:	str	x8, [sp, #232]
 614:	str	w25, [sp, #112]
 618:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 61c:	mov	x25, x0
 620:	ldrb	w8, [sp, #126]
 624:	ldp	q1, q0, [sp, #64]
 628:	add	x26, x22, #0xb8
 62c:	add	x1, sp, #0x60
 630:	and	w8, w8, #0xfe
 634:	add	x2, sp, #0x68
 638:	mov	x0, x26
 63c:	stp	w25, w24, [sp, #112]
 640:	str	w23, [sp, #120]
 644:	strh	w28, [sp, #124]
 648:	strb	w8, [sp, #126]
 64c:	stp	x19, xzr, [sp, #160]
 650:	stp	xzr, xzr, [sp, #176]
 654:	stp	q0, q1, [sp, #128]
 658:	str	x27, [sp, #96]
 65c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 660:	ldr	x8, [x22, #192]
 664:	ldr	w9, [x22, #208]
 668:	ldr	x10, [sp, #104]
 66c:	tst	w0, #0x1
 670:	add	x8, x8, x9, lsl #3
 674:	csel	x0, x10, x8, ne  // ne = any
 678:	cmp	x8, x0
 67c:	b.eq	6b4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x618>  // b.none
 680:	cmp	w28, #0x39
 684:	b.ne	734 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x698>  // b.any
 688:	mov	w8, #0x1                   	// #1
 68c:	b	7ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x710>
 690:	mov	x0, xzr
 694:	ldp	x20, x19, [sp, #336]
 698:	ldp	x22, x21, [sp, #320]
 69c:	ldp	x24, x23, [sp, #304]
 6a0:	ldp	x26, x25, [sp, #288]
 6a4:	ldp	x28, x27, [sp, #272]
 6a8:	ldp	x29, x30, [sp, #256]
 6ac:	add	sp, sp, #0x160
 6b0:	ret
 6b4:	mov	w1, #0x50                  	// #80
 6b8:	mov	w2, #0x4                   	// #4
 6bc:	mov	x0, x22
 6c0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6c4:	ldrb	w9, [x0, #14]
 6c8:	ldp	q1, q0, [sp, #64]
 6cc:	ldr	q2, [x21]
 6d0:	ldr	w8, [x20, #8]
 6d4:	and	w9, w9, #0xfe
 6d8:	stp	w25, w24, [x0]
 6dc:	str	w23, [x0, #8]
 6e0:	strh	w28, [x0, #12]
 6e4:	str	x19, [x0, #48]
 6e8:	stp	q0, q1, [x0, #16]
 6ec:	stur	q2, [x0, #56]
 6f0:	stp	w8, wzr, [x0, #72]
 6f4:	strb	w9, [x0, #14]
 6f8:	str	x0, [sp, #96]
 6fc:	add	x1, sp, #0x60
 700:	add	x2, sp, #0x68
 704:	mov	x0, x26
 708:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 70c:	tbnz	w0, #0, 928 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x88c>
 710:	ldr	x3, [sp, #104]
 714:	add	x1, sp, #0x60
 718:	add	x2, sp, #0x60
 71c:	mov	x0, x26
 720:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 724:	ldr	x8, [sp, #96]
 728:	str	x8, [x0]
 72c:	mov	w8, #0x1                   	// #1
 730:	b	7ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x710>
 734:	ldr	x8, [x0]
 738:	ldr	w9, [x20, #8]
 73c:	ldr	w10, [x8, #72]
 740:	cmp	w10, w9
 744:	b.ne	78c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x6f0>  // b.any
 748:	ldr	x10, [x20]
 74c:	ldr	x8, [x8, #64]
 750:	ldr	x9, [x10, #544]
 754:	cmp	x9, x8
 758:	b.hi	948 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8ac>  // b.pmore
 75c:	ldr	x10, [x10, #552]
 760:	cmp	x10, x8
 764:	b.ls	948 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8ac>  // b.plast
 768:	sub	x8, x8, x9
 76c:	ldr	x9, [x20, #16]
 770:	mov	w10, #0xaaab                	// #43691
 774:	lsr	x8, x8, #3
 778:	movk	w10, #0xaaaa, lsl #16
 77c:	mul	w8, w8, w10
 780:	add	x8, x9, x8, lsl #5
 784:	str	xzr, [x8, #8]
 788:	b	7fc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x760>
 78c:	ldr	x10, [x22, #184]
 790:	str	w9, [x8, #72]
 794:	ldr	q0, [x21]
 798:	stur	q0, [x8, #56]
 79c:	ldr	x8, [x26]
 7a0:	cmp	x8, x10
 7a4:	cset	w8, eq  // eq = none
 7a8:	b.ne	968 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8cc>  // b.any
 7ac:	ldr	x9, [x26, #8]
 7b0:	ldr	w10, [x26, #24]
 7b4:	add	x9, x9, x10, lsl #3
 7b8:	cmp	x0, x9
 7bc:	b.eq	8e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x84c>  // b.none
 7c0:	cmp	w28, #0x17
 7c4:	b.eq	7f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x75c>  // b.none
 7c8:	cmp	w28, #0x2e
 7cc:	b.ne	7e4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x748>  // b.any
 7d0:	ldrh	w9, [x19, #12]
 7d4:	cmp	w9, #0x2
 7d8:	b.eq	7e4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x748>  // b.none
 7dc:	cmp	w9, #0x13
 7e0:	b.ne	7f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x75c>  // b.any
 7e4:	tbz	w8, #0, 908 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x86c>
 7e8:	ldr	x0, [x0]
 7ec:	tst	x0, #0x7
 7f0:	b.eq	694 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f8>  // b.none
 7f4:	b	8c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x82c>
 7f8:	tbz	w8, #0, 908 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x86c>
 7fc:	ldr	x8, [x0]
 800:	tst	x8, #0x7
 804:	b.ne	8c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x82c>  // b.any
 808:	orr	x0, x8, #0x4
 80c:	b	694 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5f8>
 810:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 814:	ldr	x0, [x0]
 818:	bl	0 <__cxa_guard_acquire>
 81c:	cbz	w0, 538 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x49c>
 820:	adrp	x8, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
 824:	ldr	x8, [x8]
 828:	mov	x9, #0x8ccd                	// #36045
 82c:	movk	x9, #0xed55, lsl #16
 830:	movk	x9, #0xafd7, lsl #32
 834:	ldr	x8, [x8]
 838:	movk	x9, #0xff51, lsl #48
 83c:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 840:	cmp	x8, #0x0
 844:	csel	x8, x9, x8, eq  // eq = none
 848:	str	x8, [x27]
 84c:	ldr	x0, [x0]
 850:	bl	0 <__cxa_guard_release>
 854:	b	538 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x49c>
 858:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 85c:	ldr	x0, [x0]
 860:	bl	0 <__cxa_guard_acquire>
 864:	cbz	w0, 5ec <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x550>
 868:	adrp	x8, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
 86c:	ldr	x8, [x8]
 870:	mov	x9, #0x8ccd                	// #36045
 874:	movk	x9, #0xed55, lsl #16
 878:	movk	x9, #0xafd7, lsl #32
 87c:	ldr	x8, [x8]
 880:	movk	x9, #0xff51, lsl #48
 884:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 888:	cmp	x8, #0x0
 88c:	csel	x8, x9, x8, eq  // eq = none
 890:	adrp	x9, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 894:	ldr	x9, [x9]
 898:	str	x8, [x9]
 89c:	ldr	x0, [x0]
 8a0:	bl	0 <__cxa_guard_release>
 8a4:	b	5ec <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x550>
 8a8:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8ac:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8b0:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8b4:	add	x0, x0, #0x0
 8b8:	add	x1, x1, #0x0
 8bc:	add	x3, x3, #0x0
 8c0:	mov	w2, #0x3c                  	// #60
 8c4:	bl	0 <__assert_fail>
 8c8:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8cc:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8d0:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8d4:	add	x0, x0, #0x0
 8d8:	add	x1, x1, #0x0
 8dc:	add	x3, x3, #0x0
 8e0:	mov	w2, #0xb3                  	// #179
 8e4:	bl	0 <__assert_fail>
 8e8:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8ec:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8f0:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8f4:	add	x0, x0, #0x0
 8f8:	add	x1, x1, #0x0
 8fc:	add	x3, x3, #0x0
 900:	mov	w2, #0xc5                  	// #197
 904:	bl	0 <__assert_fail>
 908:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 90c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 910:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 914:	add	x0, x0, #0x0
 918:	add	x1, x1, #0x0
 91c:	add	x3, x3, #0x0
 920:	mov	w2, #0x4b9                 	// #1209
 924:	bl	0 <__assert_fail>
 928:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 92c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 930:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 934:	add	x0, x0, #0x0
 938:	add	x1, x1, #0x0
 93c:	add	x3, x3, #0x0
 940:	mov	w2, #0xbc                  	// #188
 944:	bl	0 <__assert_fail>
 948:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 94c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 950:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 954:	add	x0, x0, #0x0
 958:	add	x1, x1, #0x0
 95c:	add	x3, x3, #0x0
 960:	mov	w2, #0xf3                  	// #243
 964:	bl	0 <__assert_fail>
 968:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 96c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 970:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 974:	add	x0, x0, #0x0
 978:	add	x1, x1, #0x0
 97c:	add	x3, x3, #0x0
 980:	mov	w2, #0x4c7                 	// #1223
 984:	bl	0 <__assert_fail>
 988:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 98c:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 990:	adrp	x3, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 994:	add	x0, x0, #0x0
 998:	add	x1, x1, #0x0
 99c:	add	x3, x3, #0x0
 9a0:	mov	w2, #0x91                  	// #145
 9a4:	bl	0 <__assert_fail>
 9a8:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9ac:	add	x0, x0, #0x0
 9b0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE:

0000000000000000 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>:
   0:	str	d8, [sp, #-80]!
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	sp, sp, #0x2d0
  1c:	mov	x21, x1
  20:	ldp	x8, x1, [x1]
  24:	mov	x19, x2
  28:	mov	x20, x0
  2c:	mov	w2, #0x2                   	// #2
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
  38:	stp	x0, x1, [x29, #-16]
  3c:	ldp	x0, x1, [x21]
  40:	mov	w2, #0x2                   	// #2
  44:	bl	0 <_ZN4llvm3sys4path11parent_pathENS_9StringRefENS1_5StyleE>
  48:	adrp	x9, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  4c:	ldr	d8, [x9]
  50:	mov	x21, x1
  54:	add	x8, sp, #0x1b0
  58:	mov	x22, x0
  5c:	add	x1, x8, #0x10
  60:	cmp	x21, #0x101
  64:	str	x1, [sp, #432]
  68:	str	d8, [sp, #440]
  6c:	b.cc	80 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x80>  // b.lo, b.ul, b.last
  70:	add	x0, sp, #0x1b0
  74:	mov	w3, #0x1                   	// #1
  78:	mov	x2, x21
  7c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  80:	cbz	x21, 9c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x9c>
  84:	ldr	x8, [sp, #432]
  88:	ldr	w9, [sp, #440]
  8c:	mov	x1, x22
  90:	mov	x2, x21
  94:	add	x0, x8, x9
  98:	bl	0 <memcpy>
  9c:	ldr	w8, [sp, #440]
  a0:	ldr	w9, [sp, #444]
  a4:	add	x8, x21, x8
  a8:	cmp	x8, x9
  ac:	b.hi	344 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x344>  // b.pmore
  b0:	ldr	x1, [sp, #432]
  b4:	and	x2, x8, #0xffffffff
  b8:	mov	x0, x20
  bc:	str	w8, [sp, #440]
  c0:	bl	0 <_ZNK4llvm13StringMapImpl7FindKeyENS_9StringRefE>
  c4:	cmn	w0, #0x1
  c8:	b.eq	dc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0xdc>  // b.none
  cc:	ldr	w8, [x20, #8]
  d0:	sxtw	x9, w0
  d4:	cmp	x9, x8
  d8:	b.ne	224 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x224>  // b.any
  dc:	add	x8, sp, #0xa0
  e0:	mov	w9, #0x106                 	// #262
  e4:	add	x10, sp, #0x1b0
  e8:	add	x8, x8, #0x10
  ec:	add	x0, sp, #0x50
  f0:	add	x1, sp, #0xa0
  f4:	mov	w2, wzr
  f8:	str	d8, [sp, #168]
  fc:	strh	w9, [sp, #96]
 100:	str	x8, [sp, #160]
 104:	stp	x10, xzr, [sp, #80]
 108:	add	x23, sp, #0x50
 10c:	bl	0 <_ZN4llvm3sys2fs9real_pathERKNS_5TwineERNS_15SmallVectorImplIcEEb>
 110:	ldr	x21, [sp, #160]
 114:	ldr	w22, [sp, #168]
 118:	add	x23, x23, #0x10
 11c:	str	x23, [sp, #80]
 120:	cbz	x21, 168 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x168>
 124:	cmp	w22, #0x10
 128:	mov	x0, x23
 12c:	str	x22, [sp, #56]
 130:	b.cc	150 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x150>  // b.lo, b.ul, b.last
 134:	add	x0, sp, #0x50
 138:	add	x1, sp, #0x38
 13c:	mov	x2, xzr
 140:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 144:	ldr	x8, [sp, #56]
 148:	str	x0, [sp, #80]
 14c:	str	x8, [sp, #96]
 150:	cbz	w22, 184 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x184>
 154:	cmp	w22, #0x1
 158:	b.ne	178 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x178>  // b.any
 15c:	ldrb	w8, [x21]
 160:	strb	w8, [x0]
 164:	b	184 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x184>
 168:	str	xzr, [sp, #88]
 16c:	strb	wzr, [sp, #96]
 170:	mov	x8, x23
 174:	b	198 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x198>
 178:	mov	x1, x21
 17c:	mov	x2, x22
 180:	bl	0 <memcpy>
 184:	ldr	x8, [sp, #56]
 188:	ldr	x9, [sp, #80]
 18c:	str	x8, [sp, #88]
 190:	strb	wzr, [x9, x8]
 194:	ldr	x8, [sp, #80]
 198:	ldr	x1, [sp, #432]
 19c:	ldr	w2, [sp, #440]
 1a0:	add	x9, sp, #0x70
 1a4:	cmp	x8, x23
 1a8:	add	x3, x9, #0x10
 1ac:	add	x21, x9, #0x20
 1b0:	stp	x1, x2, [sp, #112]
 1b4:	str	x21, [sp, #128]
 1b8:	b.eq	1cc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x1cc>  // b.none
 1bc:	ldr	x9, [sp, #96]
 1c0:	str	x8, [sp, #128]
 1c4:	str	x9, [sp, #144]
 1c8:	b	1d4 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x1d4>
 1cc:	ldr	q0, [x23]
 1d0:	str	q0, [x21]
 1d4:	ldr	x8, [sp, #88]
 1d8:	mov	x0, x20
 1dc:	stp	x23, xzr, [sp, #80]
 1e0:	strb	wzr, [sp, #96]
 1e4:	str	x8, [sp, #136]
 1e8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1ec:	ldr	x0, [sp, #128]
 1f0:	cmp	x0, x21
 1f4:	b.eq	1fc <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x1fc>  // b.none
 1f8:	bl	0 <_ZdlPv>
 1fc:	ldr	x0, [sp, #80]
 200:	cmp	x0, x23
 204:	b.eq	20c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x20c>  // b.none
 208:	bl	0 <_ZdlPv>
 20c:	ldr	x0, [sp, #160]
 210:	add	x8, sp, #0xa0
 214:	add	x8, x8, #0x10
 218:	cmp	x0, x8
 21c:	b.eq	224 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x224>  // b.none
 220:	bl	0 <free>
 224:	ldr	x1, [sp, #432]
 228:	ldr	w2, [sp, #440]
 22c:	mov	x0, x20
 230:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 234:	ldr	x8, [x0]
 238:	ldp	x21, x20, [x8, #8]
 23c:	add	x8, sp, #0xa0
 240:	add	x1, x8, #0x10
 244:	str	x1, [sp, #160]
 248:	cmp	x20, #0x101
 24c:	str	d8, [sp, #168]
 250:	b.cc	264 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x264>  // b.lo, b.ul, b.last
 254:	add	x0, sp, #0xa0
 258:	mov	w3, #0x1                   	// #1
 25c:	mov	x2, x20
 260:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 264:	cbz	x20, 280 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x280>
 268:	ldr	x8, [sp, #160]
 26c:	ldr	w9, [sp, #168]
 270:	mov	x1, x21
 274:	mov	x2, x20
 278:	add	x0, x8, x9
 27c:	bl	0 <memcpy>
 280:	ldp	w8, w9, [sp, #168]
 284:	add	x8, x20, x8
 288:	cmp	x8, x9
 28c:	b.hi	344 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x344>  // b.pmore
 290:	str	w8, [sp, #168]
 294:	mov	w8, #0x105                 	// #261
 298:	strh	w8, [sp, #96]
 29c:	sub	x8, x29, #0x10
 2a0:	stp	x8, xzr, [sp, #80]
 2a4:	mov	w8, #0x101                 	// #257
 2a8:	add	x0, sp, #0xa0
 2ac:	add	x1, sp, #0x50
 2b0:	add	x2, sp, #0x38
 2b4:	add	x3, sp, #0x20
 2b8:	add	x4, sp, #0x8
 2bc:	stp	xzr, xzr, [sp, #56]
 2c0:	stp	xzr, xzr, [sp, #32]
 2c4:	stp	xzr, xzr, [sp, #8]
 2c8:	strh	w8, [sp, #72]
 2cc:	strh	w8, [sp, #48]
 2d0:	strh	w8, [sp, #24]
 2d4:	add	x20, sp, #0xa0
 2d8:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 2dc:	ldr	x1, [sp, #160]
 2e0:	ldr	w2, [sp, #168]
 2e4:	mov	x0, x19
 2e8:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 2ec:	mov	x19, x0
 2f0:	ldr	x0, [sp, #160]
 2f4:	add	x8, x20, #0x10
 2f8:	mov	x20, x1
 2fc:	cmp	x0, x8
 300:	b.eq	308 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x308>  // b.none
 304:	bl	0 <free>
 308:	ldr	x0, [sp, #432]
 30c:	add	x8, sp, #0x1b0
 310:	add	x8, x8, #0x10
 314:	cmp	x0, x8
 318:	b.eq	320 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x320>  // b.none
 31c:	bl	0 <free>
 320:	mov	x0, x19
 324:	mov	x1, x20
 328:	add	sp, sp, #0x2d0
 32c:	ldp	x20, x19, [sp, #64]
 330:	ldp	x22, x21, [sp, #48]
 334:	ldp	x28, x23, [sp, #32]
 338:	ldp	x29, x30, [sp, #16]
 33c:	ldr	d8, [sp], #80
 340:	ret
 344:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 348:	adrp	x1, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 34c:	adrp	x3, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 350:	add	x0, x0, #0x0
 354:	add	x1, x1, #0x0
 358:	add	x3, x3, #0x0
 35c:	mov	w2, #0x43                  	// #67
 360:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x3
  1c:	mov	x22, x2
  20:	mov	x23, x1
  24:	mov	x20, x0
  28:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  2c:	ldr	x8, [x20]
  30:	mov	w21, w0
  34:	add	x19, x8, w0, uxtw #3
  38:	ldr	x8, [x19]
  3c:	cmn	x8, #0x8
  40:	b.eq	64 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x64>  // b.none
  44:	cbz	x8, 70 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x70>
  48:	b	50 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x50>
  4c:	ldr	x8, [x19, #8]!
  50:	cbz	x8, 4c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x4c>
  54:	cmn	x8, #0x8
  58:	b.eq	4c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x4c>  // b.none
  5c:	mov	x1, xzr
  60:	b	16c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x16c>
  64:	ldr	w8, [x20, #16]
  68:	sub	w8, w8, #0x1
  6c:	str	w8, [x20, #16]
  70:	add	x26, x22, #0x29
  74:	mov	x0, x26
  78:	bl	0 <malloc>
  7c:	mov	x25, x0
  80:	cbnz	x0, c0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xc0>
  84:	cbz	x26, a0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xa0>
  88:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  8c:	add	x0, x0, #0x0
  90:	mov	w1, #0x1                   	// #1
  94:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  98:	mov	x25, xzr
  9c:	b	c0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xc0>
  a0:	mov	w0, #0x1                   	// #1
  a4:	bl	0 <malloc>
  a8:	mov	x25, x0
  ac:	cbnz	x0, c0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xc0>
  b0:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  b4:	add	x0, x0, #0x0
  b8:	mov	w1, #0x1                   	// #1
  bc:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  c0:	add	x9, x25, #0x18
  c4:	stp	x22, x9, [x25]
  c8:	mov	x8, x24
  cc:	ldr	x10, [x8], #16
  d0:	cmp	x10, x8
  d4:	b.eq	e8 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe8>  // b.none
  d8:	str	x10, [x25, #8]
  dc:	ldr	x9, [x24, #16]
  e0:	str	x9, [x25, #24]
  e4:	b	f0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xf0>
  e8:	ldr	q0, [x10]
  ec:	str	q0, [x9]
  f0:	ldr	x9, [x24, #8]
  f4:	str	x9, [x25, #16]
  f8:	stp	x8, xzr, [x24]
  fc:	strb	wzr, [x24, #16]
 100:	add	x24, x25, #0x28
 104:	cbz	x22, 118 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x118>
 108:	mov	x0, x24
 10c:	mov	x1, x23
 110:	mov	x2, x22
 114:	bl	0 <memcpy>
 118:	strb	wzr, [x24, x22]
 11c:	str	x25, [x19]
 120:	ldp	w8, w9, [x20, #12]
 124:	ldr	w10, [x20, #8]
 128:	add	w8, w8, #0x1
 12c:	add	w9, w9, w8
 130:	cmp	w9, w10
 134:	str	w8, [x20, #12]
 138:	b.hi	188 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x188>  // b.pmore
 13c:	mov	x0, x20
 140:	mov	w1, w21
 144:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 148:	ldr	x8, [x20]
 14c:	add	x19, x8, w0, uxtw #3
 150:	b	158 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x158>
 154:	add	x19, x19, #0x8
 158:	ldr	x8, [x19]
 15c:	cbz	x8, 154 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x154>
 160:	cmn	x8, #0x8
 164:	b.eq	154 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x154>  // b.none
 168:	mov	w1, #0x1                   	// #1
 16c:	mov	x0, x19
 170:	ldp	x20, x19, [sp, #64]
 174:	ldp	x22, x21, [sp, #48]
 178:	ldp	x24, x23, [sp, #32]
 17c:	ldp	x26, x25, [sp, #16]
 180:	ldp	x29, x30, [sp], #80
 184:	ret
 188:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 18c:	adrp	x1, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 190:	adrp	x3, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x1bb                 	// #443
 1a4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x22, x2
  1c:	mov	x23, x1
  20:	mov	x20, x0
  24:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  28:	ldr	x8, [x20]
  2c:	mov	w21, w0
  30:	add	x19, x8, w0, uxtw #3
  34:	ldr	x8, [x19]
  38:	cmn	x8, #0x8
  3c:	b.eq	60 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x60>  // b.none
  40:	cbz	x8, 6c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x6c>
  44:	b	4c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x4c>
  48:	ldr	x8, [x19, #8]!
  4c:	cbz	x8, 48 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x48>
  50:	cmn	x8, #0x8
  54:	b.eq	48 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x48>  // b.none
  58:	mov	x1, xzr
  5c:	b	138 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x138>
  60:	ldr	w8, [x20, #16]
  64:	sub	w8, w8, #0x1
  68:	str	w8, [x20, #16]
  6c:	add	x25, x22, #0x29
  70:	mov	x0, x25
  74:	bl	0 <malloc>
  78:	mov	x24, x0
  7c:	cbnz	x0, bc <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xbc>
  80:	cbz	x25, 9c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x9c>
  84:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  88:	add	x0, x0, #0x0
  8c:	mov	w1, #0x1                   	// #1
  90:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  94:	mov	x24, xzr
  98:	b	bc <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xbc>
  9c:	mov	w0, #0x1                   	// #1
  a0:	bl	0 <malloc>
  a4:	mov	x24, x0
  a8:	cbnz	x0, bc <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xbc>
  ac:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  b0:	add	x0, x0, #0x0
  b4:	mov	w1, #0x1                   	// #1
  b8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  bc:	mov	x8, x24
  c0:	strb	wzr, [x8, #24]!
  c4:	add	x25, x24, #0x28
  c8:	stp	x22, x8, [x24]
  cc:	str	xzr, [x24, #16]
  d0:	cbz	x22, e4 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe4>
  d4:	mov	x0, x25
  d8:	mov	x1, x23
  dc:	mov	x2, x22
  e0:	bl	0 <memcpy>
  e4:	strb	wzr, [x25, x22]
  e8:	str	x24, [x19]
  ec:	ldp	w8, w9, [x20, #12]
  f0:	ldr	w10, [x20, #8]
  f4:	add	w8, w8, #0x1
  f8:	add	w9, w9, w8
  fc:	cmp	w9, w10
 100:	str	w8, [x20, #12]
 104:	b.hi	154 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x154>  // b.pmore
 108:	mov	x0, x20
 10c:	mov	w1, w21
 110:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 114:	ldr	x8, [x20]
 118:	add	x19, x8, w0, uxtw #3
 11c:	b	124 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x124>
 120:	add	x19, x19, #0x8
 124:	ldr	x8, [x19]
 128:	cbz	x8, 120 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x120>
 12c:	cmn	x8, #0x8
 130:	b.eq	120 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x120>  // b.none
 134:	mov	w1, #0x1                   	// #1
 138:	mov	x0, x19
 13c:	ldp	x20, x19, [sp, #64]
 140:	ldp	x22, x21, [sp, #48]
 144:	ldp	x24, x23, [sp, #32]
 148:	ldr	x25, [sp, #16]
 14c:	ldp	x29, x30, [sp], #80
 150:	ret
 154:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 158:	adrp	x1, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 15c:	adrp	x3, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 160:	add	x0, x0, #0x0
 164:	add	x1, x1, #0x0
 168:	add	x3, x3, #0x0
 16c:	mov	w2, #0x1bb                 	// #443
 170:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	cbz	x1, 114 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x114>
  1c:	mov	x22, x0
  20:	mov	x24, x0
  24:	ldr	x21, [x22, #8]!
  28:	ldr	x26, [x0]
  2c:	ldr	x8, [x24, #16]!
  30:	mov	x19, x1
  34:	mov	x20, x0
  38:	sub	x8, x8, x21
  3c:	cmp	x1, x8, asr #4
  40:	b.ls	9c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x9c>  // b.plast
  44:	sub	x8, x21, x26
  48:	asr	x23, x8, #4
  4c:	eor	x8, x23, #0x7ffffffffffffff
  50:	cmp	x8, x19
  54:	b.cc	12c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x12c>  // b.lo, b.ul, b.last
  58:	cmp	x23, x19
  5c:	csel	x8, x19, x23, cc  // cc = lo, ul, last
  60:	adds	x8, x8, x23
  64:	lsr	x10, x8, #59
  68:	cset	w9, cs  // cs = hs, nlast
  6c:	cmp	x10, #0x0
  70:	cset	w10, ne  // ne = any
  74:	orr	w9, w9, w10
  78:	cmp	w9, #0x0
  7c:	mov	x9, #0x7ffffffffffffff     	// #576460752303423487
  80:	csel	x25, x9, x8, ne  // ne = any
  84:	cbz	x25, bc <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xbc>
  88:	lsl	x0, x25, #4
  8c:	bl	0 <_Znwm>
  90:	ldp	x26, x21, [x20]
  94:	mov	x22, x0
  98:	b	c0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xc0>
  9c:	lsl	x19, x19, #4
  a0:	mov	x0, x21
  a4:	mov	w1, wzr
  a8:	mov	x2, x19
  ac:	bl	0 <memset>
  b0:	add	x8, x21, x19
  b4:	mov	x24, x22
  b8:	b	110 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x110>
  bc:	mov	x22, xzr
  c0:	add	x23, x22, x23, lsl #4
  c4:	lsl	x2, x19, #4
  c8:	mov	x0, x23
  cc:	mov	w1, wzr
  d0:	bl	0 <memset>
  d4:	cmp	x26, x21
  d8:	b.eq	f8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xf8>  // b.none
  dc:	mov	x8, x22
  e0:	ldr	q0, [x26], #16
  e4:	cmp	x21, x26
  e8:	str	q0, [x8]
  ec:	add	x8, x8, #0x10
  f0:	b.ne	e0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xe0>  // b.any
  f4:	ldr	x21, [x20]
  f8:	cbz	x21, 104 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x104>
  fc:	mov	x0, x21
 100:	bl	0 <_ZdlPv>
 104:	add	x8, x23, x19, lsl #4
 108:	stp	x22, x8, [x20]
 10c:	add	x8, x22, x25, lsl #4
 110:	str	x8, [x24]
 114:	ldp	x20, x19, [sp, #64]
 118:	ldp	x22, x21, [sp, #48]
 11c:	ldp	x24, x23, [sp, #32]
 120:	ldp	x26, x25, [sp, #16]
 124:	ldp	x29, x30, [sp], #80
 128:	ret
 12c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 130:	add	x0, x0, #0x0
 134:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x10, [x0, #80]
  18:	ldr	x8, [x0]
  1c:	mov	w9, #0x1                   	// #1
  20:	lsl	x9, x9, x2
  24:	sub	x24, x9, #0x1
  28:	add	x12, x10, x1
  2c:	add	x10, x24, x8
  30:	neg	x23, x9
  34:	and	x10, x10, x23
  38:	sub	x10, x10, x8
  3c:	adds	x11, x10, x1
  40:	str	x12, [x0, #80]
  44:	b.cs	158 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x158>  // b.hs, b.nlast
  48:	ldr	x12, [x0, #8]
  4c:	mov	x20, x1
  50:	mov	x19, x0
  54:	sub	x12, x12, x8
  58:	cmp	x11, x12
  5c:	b.ls	f8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xf8>  // b.plast
  60:	add	x8, x20, x9
  64:	sub	x21, x8, #0x1
  68:	cmp	x21, #0x1, lsl #12
  6c:	b.ls	104 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x104>  // b.plast
  70:	mov	x0, x21
  74:	bl	0 <malloc>
  78:	mov	x22, x0
  7c:	cbnz	x0, 90 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x90>
  80:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	ldp	w8, w9, [x19, #72]
  94:	cmp	w8, w9
  98:	b.cs	144 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x144>  // b.hs, b.nlast
  9c:	ldr	x9, [x19, #64]
  a0:	add	x8, x9, w8, uxtw #4
  a4:	stp	x22, x21, [x8]
  a8:	ldp	w8, w9, [x19, #72]
  ac:	cmp	w8, w9
  b0:	b.cs	198 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x198>  // b.hs, b.nlast
  b4:	add	w9, w8, #0x1
  b8:	adds	x8, x24, x22
  bc:	str	w9, [x19, #72]
  c0:	b.cs	178 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x178>  // b.hs, b.nlast
  c4:	and	x0, x8, x23
  c8:	add	x8, x0, x20
  cc:	add	x9, x21, x22
  d0:	cmp	x8, x9
  d4:	b.ls	130 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x130>  // b.plast
  d8:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  dc:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  e0:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0xfb                  	// #251
  f4:	bl	0 <__assert_fail>
  f8:	add	x0, x8, x10
  fc:	add	x8, x0, x20
 100:	b	12c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x12c>
 104:	mov	x0, x19
 108:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 10c:	ldr	x8, [x19]
 110:	adds	x8, x24, x8
 114:	b.cs	178 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x178>  // b.hs, b.nlast
 118:	ldr	x9, [x19, #8]
 11c:	and	x0, x8, x23
 120:	add	x8, x0, x20
 124:	cmp	x8, x9
 128:	b.hi	1b8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1b8>  // b.pmore
 12c:	str	x8, [x19]
 130:	ldp	x20, x19, [sp, #48]
 134:	ldp	x22, x21, [sp, #32]
 138:	ldp	x24, x23, [sp, #16]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret
 144:	add	x0, x19, #0x40
 148:	mov	x1, xzr
 14c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 150:	ldr	w8, [x19, #72]
 154:	b	9c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x9c>
 158:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 15c:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 160:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0xdc                  	// #220
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 17c:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 180:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0xbb                  	// #187
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 19c:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1a0:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x43                  	// #67
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1bc:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1c0:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x106                 	// #262
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w22, [x0, #24]
  14:	mov	w8, #0x1e                  	// #30
  18:	mov	x19, x0
  1c:	lsr	x9, x22, #7
  20:	cmp	x9, #0x1e
  24:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  28:	mov	w9, #0x1000                	// #4096
  2c:	lsl	x20, x9, x8
  30:	mov	x0, x20
  34:	bl	0 <malloc>
  38:	mov	x21, x0
  3c:	cbnz	x0, 54 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x54>
  40:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  44:	add	x0, x0, #0x0
  48:	mov	w1, #0x1                   	// #1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	w22, [x19, #24]
  54:	ldr	w8, [x19, #28]
  58:	cmp	w22, w8
  5c:	b.cs	94 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x94>  // b.hs, b.nlast
  60:	ldr	x8, [x19, #16]
  64:	str	x21, [x8, w22, uxtw #3]
  68:	ldp	w8, w9, [x19, #24]
  6c:	cmp	w8, w9
  70:	b.cs	b0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0xb0>  // b.hs, b.nlast
  74:	add	w8, w8, #0x1
  78:	add	x9, x21, x20
  7c:	str	w8, [x19, #24]
  80:	stp	x21, x9, [x19]
  84:	ldp	x20, x19, [sp, #32]
  88:	ldp	x22, x21, [sp, #16]
  8c:	ldp	x29, x30, [sp], #48
  90:	ret
  94:	add	x0, x19, #0x10
  98:	add	x1, x0, #0x10
  9c:	mov	w3, #0x8                   	// #8
  a0:	mov	x2, xzr
  a4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  a8:	ldr	w22, [x19, #24]
  ac:	b	60 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv+0x60>
  b0:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  b4:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  b8:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x43                  	// #67
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	lsl	x0, x21, #4
  6c:	bl	0 <malloc>
  70:	mov	x20, x0
  74:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  78:	cbz	x21, 94 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x94>
  7c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  80:	add	x0, x0, #0x0
  84:	mov	w1, #0x1                   	// #1
  88:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  8c:	mov	x20, xzr
  90:	b	b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  94:	mov	w0, #0x1                   	// #1
  98:	bl	0 <malloc>
  9c:	mov	x20, x0
  a0:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xb4>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  a8:	add	x0, x0, #0x0
  ac:	mov	w1, #0x1                   	// #1
  b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b4:	ldr	w8, [x19, #8]
  b8:	ldr	x0, [x19]
  bc:	cbz	w8, e0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xe0>
  c0:	lsl	x8, x8, #4
  c4:	mov	x9, x20
  c8:	ldr	q0, [x0], #16
  cc:	subs	x8, x8, #0x10
  d0:	str	q0, [x9]
  d4:	add	x9, x9, #0x10
  d8:	b.ne	c8 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xc8>  // b.any
  dc:	ldr	x0, [x19]
  e0:	add	x8, x19, #0x10
  e4:	cmp	x0, x8
  e8:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xf0>  // b.none
  ec:	bl	0 <free>
  f0:	str	x20, [x19]
  f4:	str	w21, [x19, #12]
  f8:	ldp	x20, x19, [sp, #32]
  fc:	ldr	x21, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state3mixEPKc:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>:
   0:	ldp	x8, x9, [x0]
   4:	ldp	x13, x12, [x0, #16]
   8:	ldr	x10, [x1, #8]
   c:	mov	x11, #0xf273                	// #62067
  10:	add	x8, x9, x8
  14:	movk	x11, #0xbe98, lsl #16
  18:	add	x8, x8, x12
  1c:	movk	x11, #0xb66f, lsl #32
  20:	add	x8, x8, x10
  24:	movk	x11, #0xb492, lsl #48
  28:	ror	x8, x8, #37
  2c:	mul	x8, x8, x11
  30:	ldp	x14, x15, [x0, #32]
  34:	str	x8, [x0]
  38:	ldr	x10, [x1, #48]
  3c:	ldr	x16, [x0, #48]
  40:	add	x9, x14, x9
  44:	add	x13, x15, x13
  48:	add	x9, x9, x10
  4c:	ror	x9, x9, #42
  50:	eor	x8, x16, x8
  54:	mul	x9, x9, x11
  58:	stp	x8, x9, [x0]
  5c:	ldr	x10, [x1, #40]
  60:	ror	x13, x13, #33
  64:	add	x9, x9, x12
  68:	mul	x14, x14, x11
  6c:	mul	x13, x13, x11
  70:	add	x15, x15, x8
  74:	add	x9, x9, x10
  78:	stp	x13, x14, [x0, #16]
  7c:	str	x15, [x0, #32]
  80:	str	x9, [x0, #8]
  84:	ldr	x10, [x1]
  88:	add	x12, x13, x16
  8c:	add	x10, x10, x14
  90:	str	x10, [x0, #24]
  94:	ldr	x11, [x1, #24]
  98:	add	x14, x10, x15
  9c:	add	x14, x14, x11
  a0:	ror	x14, x14, #21
  a4:	str	x14, [x0, #32]
  a8:	ldp	x15, x16, [x1, #8]
  ac:	add	x14, x14, x10
  b0:	add	x10, x15, x10
  b4:	add	x10, x10, x16
  b8:	ror	x15, x10, #44
  bc:	add	x10, x10, x11
  c0:	add	x11, x14, x15
  c4:	stp	x11, x12, [x0, #32]
  c8:	str	x10, [x0, #24]
  cc:	ldr	x10, [x1, #16]
  d0:	add	x9, x10, x9
  d4:	str	x9, [x0, #48]
  d8:	ldr	x10, [x1, #32]
  dc:	add	x10, x10, x12
  e0:	str	x10, [x0, #40]
  e4:	ldr	x11, [x1, #56]
  e8:	add	x9, x10, x9
  ec:	add	x9, x9, x11
  f0:	ror	x9, x9, #21
  f4:	str	x9, [x0, #48]
  f8:	ldp	x12, x14, [x1, #40]
  fc:	str	x8, [x0, #16]
 100:	add	x9, x9, x10
 104:	str	x13, [x0]
 108:	add	x8, x12, x10
 10c:	add	x8, x8, x14
 110:	ror	x10, x8, #44
 114:	add	x8, x8, x11
 118:	add	x9, x9, x10
 11c:	stp	x8, x9, [x0, #40]
 120:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	str	x1, [sp, #8]
  18:	ldp	x8, x1, [x4]
  1c:	mov	x19, x0
  20:	mov	x21, x3
  24:	mov	x20, x2
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  30:	mov	x4, x0
  34:	add	x1, sp, #0x8
  38:	mov	x0, x19
  3c:	mov	x2, x20
  40:	mov	x3, x21
  44:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  48:	ldr	x22, [sp, #8]
  4c:	mov	x20, x0
  50:	cbz	x22, 110 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_+0x110>
  54:	mov	x0, x19
  58:	mov	x1, x20
  5c:	mov	x2, x21
  60:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  64:	add	x0, x19, #0x40
  68:	mov	x1, x19
  6c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  70:	mov	x9, #0xf273                	// #62067
  74:	ldp	x11, x10, [x19, #64]
  78:	sub	x8, x22, x19
  7c:	movk	x9, #0xbe98, lsl #16
  80:	ldp	x13, x12, [x19, #80]
  84:	movk	x9, #0xb66f, lsl #32
  88:	add	x8, x8, x20
  8c:	movk	x9, #0xb492, lsl #48
  90:	eor	x8, x8, x8, lsr #47
  94:	madd	x8, x8, x9, x11
  98:	ldp	x14, x11, [x19, #96]
  9c:	ldr	x15, [x19, #112]
  a0:	eor	x10, x10, x10, lsr #47
  a4:	madd	x9, x10, x9, x13
  a8:	mov	x10, #0x2d69                	// #11625
  ac:	movk	x10, #0xeb38, lsl #16
  b0:	movk	x10, #0xea08, lsl #32
  b4:	movk	x10, #0x9ddf, lsl #48
  b8:	eor	x12, x11, x12
  bc:	eor	x13, x15, x14
  c0:	mul	x12, x12, x10
  c4:	mul	x13, x13, x10
  c8:	eor	x11, x12, x11
  cc:	eor	x14, x13, x15
  d0:	eor	x11, x11, x12, lsr #47
  d4:	eor	x12, x14, x13, lsr #47
  d8:	mul	x11, x11, x10
  dc:	mul	x12, x12, x10
  e0:	eor	x11, x11, x11, lsr #47
  e4:	eor	x12, x12, x12, lsr #47
  e8:	madd	x9, x11, x10, x9
  ec:	madd	x8, x12, x10, x8
  f0:	eor	x9, x8, x9
  f4:	mul	x9, x9, x10
  f8:	eor	x8, x9, x8
  fc:	eor	x8, x8, x9, lsr #47
 100:	mul	x8, x8, x10
 104:	eor	x8, x8, x8, lsr #47
 108:	mul	x0, x8, x10
 10c:	b	120 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_+0x120>
 110:	ldr	x2, [x19, #120]
 114:	sub	x1, x20, x19
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
 120:	ldp	x20, x19, [sp, #48]
 124:	ldp	x22, x21, [sp, #32]
 128:	ldp	x29, x30, [sp, #16]
 12c:	add	sp, sp, #0x40
 130:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	add	x23, x2, #0x8
  18:	cmp	x23, x3
  1c:	str	x4, [x29, #24]
  20:	b.ls	64 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x64>  // b.plast
  24:	sub	x22, x3, x2
  28:	mov	x21, x1
  2c:	mov	x19, x0
  30:	add	x1, x29, #0x18
  34:	mov	x0, x2
  38:	mov	x2, x22
  3c:	mov	x20, x3
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x21]
  48:	cbz	x8, 6c <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x6c>
  4c:	add	x0, x19, #0x40
  50:	mov	x1, x19
  54:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  58:	ldr	x8, [x21]
  5c:	add	x8, x8, #0x40
  60:	b	194 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x194>
  64:	str	x4, [x2]
  68:	b	1bc <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x1bc>
  6c:	ldr	x10, [x19, #120]
  70:	mov	x8, #0xf273                	// #62067
  74:	movk	x8, #0xbe98, lsl #16
  78:	mov	x11, #0x9fa9                	// #40873
  7c:	ldp	x13, x12, [x19]
  80:	ldp	x17, x16, [x19, #32]
  84:	ldp	x18, x0, [x19, #48]
  88:	movk	x8, #0xb66f, lsl #32
  8c:	movk	x11, #0x822d, lsl #16
  90:	movk	x8, #0xb492, lsl #48
  94:	movk	x11, #0x26fd, lsl #32
  98:	mov	x9, #0x2d69                	// #11625
  9c:	movk	x11, #0x9271, lsl #48
  a0:	add	x1, x8, #0x1
  a4:	eor	x2, x10, x8
  a8:	movk	x9, #0xeb38, lsl #16
  ac:	add	x3, x12, x10
  b0:	madd	x1, x10, x1, x18
  b4:	madd	x11, x10, x11, x13
  b8:	add	x13, x16, x18
  bc:	ror	x18, x2, #49
  c0:	movk	x9, #0xea08, lsl #32
  c4:	ldp	x15, x14, [x19, #16]
  c8:	add	x3, x3, x18
  cc:	add	x16, x16, x18
  d0:	mul	x18, x10, x8
  d4:	eor	x10, x10, x10, lsr #47
  d8:	movk	x9, #0x9ddf, lsl #48
  dc:	eor	x18, x10, x18
  e0:	ror	x1, x1, #42
  e4:	mul	x18, x18, x9
  e8:	madd	x16, x1, x8, x16
  ec:	eor	x1, x18, x10
  f0:	add	x12, x11, x12
  f4:	eor	x18, x1, x18, lsr #47
  f8:	add	x1, x11, x10
  fc:	add	x12, x12, x15
 100:	add	x1, x1, x14
 104:	add	x14, x12, x14
 108:	ror	x12, x12, #44
 10c:	add	x11, x12, x11
 110:	mul	x12, x2, x9
 114:	eor	x12, x12, x12, lsr #47
 118:	eor	x12, x12, x8
 11c:	mul	x12, x12, x9
 120:	eor	x12, x12, x12, lsr #47
 124:	madd	x10, x12, x9, x10
 128:	mul	x12, x18, x9
 12c:	eor	x12, x12, x12, lsr #47
 130:	mul	x9, x12, x9
 134:	ror	x12, x3, #37
 138:	mul	x12, x12, x8
 13c:	ror	x10, x10, #33
 140:	add	x15, x16, x15
 144:	eor	x12, x9, x12
 148:	mul	x8, x10, x8
 14c:	add	x9, x9, x17
 150:	add	x15, x15, x0
 154:	add	x10, x1, x12
 158:	add	x9, x9, x8
 15c:	stp	x8, x16, [x19, #64]
 160:	ror	x8, x10, #21
 164:	add	x10, x15, x9
 168:	stp	x12, x14, [x19, #80]
 16c:	add	x12, x13, x9
 170:	ror	x10, x10, #21
 174:	add	x8, x11, x8
 178:	ror	x11, x12, #44
 17c:	add	x12, x12, x0
 180:	add	x9, x10, x9
 184:	stp	x8, x12, [x19, #96]
 188:	add	x8, x9, x11
 18c:	str	x8, [x19, #112]
 190:	mov	w8, #0x40                  	// #64
 194:	mov	w9, #0x8                   	// #8
 198:	sub	x2, x9, x22
 19c:	add	x23, x19, x2
 1a0:	cmp	x23, x20
 1a4:	str	x8, [x21]
 1a8:	b.hi	1d4 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x1d4>  // b.pmore
 1ac:	add	x8, x29, #0x18
 1b0:	add	x1, x8, x22
 1b4:	mov	x0, x19
 1b8:	bl	0 <memcpy>
 1bc:	mov	x0, x23
 1c0:	ldp	x20, x19, [sp, #48]
 1c4:	ldp	x22, x21, [sp, #32]
 1c8:	ldr	x23, [sp, #16]
 1cc:	ldp	x29, x30, [sp], #64
 1d0:	ret
 1d4:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
 1d8:	adrp	x1, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	mov	w2, #0x21f                 	// #543
 1e8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZN4llvm7hashing6detail10hash_shortEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>:
   0:	sub	x8, x1, #0x4
   4:	cmp	x8, #0x4
   8:	b.hi	50 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x50>  // b.pmore
   c:	add	x9, x0, x1
  10:	ldr	w8, [x0]
  14:	ldur	w9, [x9, #-4]
  18:	mov	x10, #0x2d69                	// #11625
  1c:	movk	x10, #0xeb38, lsl #16
  20:	add	x8, x1, x8, lsl #3
  24:	eor	x9, x9, x2
  28:	movk	x10, #0xea08, lsl #32
  2c:	eor	x8, x9, x8
  30:	movk	x10, #0x9ddf, lsl #48
  34:	mul	x8, x8, x10
  38:	eor	x9, x8, x9
  3c:	eor	x8, x9, x8, lsr #47
  40:	mul	x8, x8, x10
  44:	eor	x8, x8, x8, lsr #47
  48:	mul	x0, x8, x10
  4c:	ret
  50:	sub	x8, x1, #0x9
  54:	cmp	x8, #0x7
  58:	b.hi	a8 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xa8>  // b.pmore
  5c:	add	x9, x0, x1
  60:	ldur	x9, [x9, #-8]
  64:	ldr	x8, [x0]
  68:	mov	x11, #0x2d69                	// #11625
  6c:	movk	x11, #0xeb38, lsl #16
  70:	add	x10, x9, x1
  74:	eor	x8, x8, x2
  78:	ror	x10, x10, x1
  7c:	movk	x11, #0xea08, lsl #32
  80:	eor	x8, x8, x10
  84:	movk	x11, #0x9ddf, lsl #48
  88:	mul	x8, x8, x11
  8c:	eor	x10, x8, x10
  90:	eor	x8, x10, x8, lsr #47
  94:	mul	x8, x8, x11
  98:	eor	x8, x8, x8, lsr #47
  9c:	mul	x8, x8, x11
  a0:	eor	x0, x8, x9
  a4:	ret
  a8:	sub	x8, x1, #0x11
  ac:	cmp	x8, #0xf
  b0:	b.hi	15c <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x15c>  // b.pmore
  b4:	mov	x8, #0xf273                	// #62067
  b8:	ldp	x9, x10, [x0]
  bc:	movk	x8, #0xbe98, lsl #16
  c0:	movk	x8, #0xb66f, lsl #32
  c4:	movk	x8, #0xb492, lsl #48
  c8:	add	x11, x0, x1
  cc:	mov	x12, #0x404f                	// #16463
  d0:	mov	x14, #0x6557                	// #25943
  d4:	mul	x8, x9, x8
  d8:	ldp	x11, x9, [x11, #-16]
  dc:	movk	x12, #0x2f90, lsl #16
  e0:	movk	x14, #0x509e, lsl #16
  e4:	movk	x12, #0x6a3b, lsl #32
  e8:	mov	x13, #0x3127                	// #12583
  ec:	movk	x14, #0xd7c7, lsl #32
  f0:	movk	x12, #0x9ae1, lsl #48
  f4:	movk	x13, #0x97cb, lsl #16
  f8:	movk	x14, #0xc949, lsl #48
  fc:	movk	x13, #0xc85c, lsl #32
 100:	add	x15, x2, x1
 104:	eor	x14, x10, x14
 108:	mul	x9, x9, x12
 10c:	sub	x10, x8, x10
 110:	movk	x13, #0xc3a5, lsl #48
 114:	ror	x12, x14, #20
 118:	add	x8, x15, x8
 11c:	ror	x10, x10, #43
 120:	eor	x14, x9, x2
 124:	add	x8, x8, x12
 128:	ror	x12, x14, #30
 12c:	madd	x10, x11, x13, x10
 130:	sub	x8, x8, x9
 134:	add	x9, x10, x12
 138:	mov	x10, #0x2d69                	// #11625
 13c:	movk	x10, #0xeb38, lsl #16
 140:	movk	x10, #0xea08, lsl #32
 144:	eor	x9, x9, x8
 148:	movk	x10, #0x9ddf, lsl #48
 14c:	mul	x9, x9, x10
 150:	eor	x8, x9, x8
 154:	eor	x8, x8, x9, lsr #47
 158:	b	40 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x40>
 15c:	mov	x8, #0x404f                	// #16463
 160:	movk	x8, #0x2f90, lsl #16
 164:	movk	x8, #0x6a3b, lsl #32
 168:	cmp	x1, #0x21
 16c:	movk	x8, #0x9ae1, lsl #48
 170:	b.cc	220 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x220>  // b.lo, b.ul, b.last
 174:	add	x9, x0, x1
 178:	ldp	x15, x17, [x9, #-16]
 17c:	mov	x10, #0x3127                	// #12583
 180:	ldp	x11, x12, [x0]
 184:	movk	x10, #0x97cb, lsl #16
 188:	movk	x10, #0xc85c, lsl #32
 18c:	ldp	x14, x13, [x0, #16]
 190:	ldp	x16, x9, [x9, #-32]
 194:	movk	x10, #0xc3a5, lsl #48
 198:	add	x18, x15, x1
 19c:	madd	x11, x18, x10, x11
 1a0:	add	x12, x11, x12
 1a4:	add	x16, x16, x14
 1a8:	ror	x18, x11, #37
 1ac:	add	x14, x12, x14
 1b0:	ror	x12, x12, #7
 1b4:	add	x11, x11, x13
 1b8:	add	x12, x12, x18
 1bc:	add	x18, x16, x17
 1c0:	add	x9, x9, x16
 1c4:	ror	x16, x16, #37
 1c8:	ror	x11, x11, #52
 1cc:	add	x13, x14, x13
 1d0:	ror	x18, x18, #52
 1d4:	add	x15, x9, x15
 1d8:	ror	x14, x14, #31
 1dc:	add	x11, x12, x11
 1e0:	add	x12, x13, x16
 1e4:	ror	x9, x9, #7
 1e8:	add	x17, x15, x17
 1ec:	add	x11, x11, x14
 1f0:	add	x12, x12, x18
 1f4:	ror	x15, x15, #31
 1f8:	add	x9, x12, x9
 1fc:	add	x12, x17, x11
 200:	add	x9, x9, x15
 204:	mul	x12, x12, x10
 208:	madd	x9, x9, x8, x12
 20c:	eor	x9, x9, x9, lsr #47
 210:	mul	x9, x9, x10
 214:	eor	x9, x9, x2
 218:	add	x9, x9, x11
 21c:	b	260 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x260>
 220:	cbz	x1, 26c <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x26c>
 224:	lsr	x10, x1, #1
 228:	ldrb	w9, [x0]
 22c:	add	x11, x1, x0
 230:	ldrb	w10, [x0, x10]
 234:	ldurb	w11, [x11, #-1]
 238:	mov	x12, #0x6557                	// #25943
 23c:	movk	x12, #0x509e, lsl #16
 240:	movk	x12, #0xd7c7, lsl #32
 244:	bfi	x9, x10, #8, #8
 248:	movk	x12, #0xc949, lsl #48
 24c:	add	x10, x1, x11, lsl #2
 250:	mul	x9, x9, x8
 254:	mul	x10, x10, x12
 258:	eor	x9, x9, x2
 25c:	eor	x9, x9, x10
 260:	eor	x9, x9, x9, lsr #47
 264:	mul	x0, x9, x8
 268:	ret
 26c:	eor	x0, x2, x8
 270:	ret

Disassembly of section .text._ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag:

0000000000000000 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	x0, x1
  14:	mov	x19, x2
  18:	b.eq	214 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x214>  // b.none
  1c:	mov	x20, x0
  20:	subs	x9, x19, x1
  24:	b.eq	4c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x4c>  // b.none
  28:	sub	x8, x19, x20
  2c:	sub	x11, x1, x20
  30:	cmp	x8, x11, lsl #1
  34:	b.ne	54 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x54>  // b.any
  38:	cmp	x11, #0x20
  3c:	b.cs	174 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x174>  // b.hs, b.nlast
  40:	mov	x8, x1
  44:	mov	x9, x20
  48:	b	1b0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1b0>
  4c:	mov	x19, x20
  50:	b	214 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x214>
  54:	add	x19, x20, x9
  58:	b	70 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x70>
  5c:	sub	x20, x11, x10
  60:	sdiv	x9, x8, x10
  64:	msub	x11, x9, x10, x8
  68:	mov	x8, x10
  6c:	cbz	x11, 214 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x214>
  70:	sub	x10, x8, x11
  74:	mov	x9, x11
  78:	cmp	x11, x10
  7c:	b.ge	e0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xe0>  // b.tcont
  80:	cmp	x9, #0x1
  84:	b.eq	1d0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1d0>  // b.none
  88:	cmp	x10, #0x1
  8c:	b.lt	11c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x11c>  // b.tstop
  90:	cmp	x10, #0x1f
  94:	add	x11, x20, x9
  98:	b.ls	b4 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xb4>  // b.plast
  9c:	add	x12, x20, x8
  a0:	cmp	x20, x12
  a4:	b.cs	13c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x13c>  // b.hs, b.nlast
  a8:	add	x12, x20, x10
  ac:	cmp	x11, x12
  b0:	b.cs	13c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x13c>  // b.hs, b.nlast
  b4:	mov	x13, xzr
  b8:	mov	x12, x20
  bc:	add	x10, x13, x9
  c0:	sub	x10, x10, x8
  c4:	ldrb	w13, [x11]
  c8:	ldrb	w14, [x12]
  cc:	adds	x10, x10, #0x1
  d0:	strb	w13, [x12], #1
  d4:	strb	w14, [x11], #1
  d8:	b.cc	c4 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xc4>  // b.lo, b.ul, b.last
  dc:	b	120 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x120>
  e0:	cmp	x10, #0x1
  e4:	add	x11, x20, x8
  e8:	b.eq	1f4 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1f4>  // b.none
  ec:	cmp	x9, #0x1
  f0:	b.lt	5c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x5c>  // b.tstop
  f4:	sub	x11, x20, #0x1
  f8:	mov	x12, x8
  fc:	ldrb	w13, [x11, x12]
 100:	ldrb	w14, [x11, x9]
 104:	strb	w13, [x11, x9]
 108:	strb	w14, [x11, x12]
 10c:	sub	x9, x9, #0x1
 110:	sub	x12, x12, #0x1
 114:	cbnz	x9, fc <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xfc>
 118:	b	60 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x60>
 11c:	mov	x12, x20
 120:	sdiv	x10, x8, x9
 124:	msub	x8, x10, x9, x8
 128:	cbz	x8, 214 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x214>
 12c:	sub	x11, x9, x8
 130:	mov	x8, x9
 134:	mov	x20, x12
 138:	b	70 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x70>
 13c:	and	x13, x10, #0xffffffffffffffe0
 140:	add	x11, x11, x13
 144:	add	x12, x20, x13
 148:	mov	x14, x13
 14c:	add	x15, x20, x9
 150:	ldp	q0, q1, [x15]
 154:	ldp	q2, q3, [x20]
 158:	subs	x14, x14, #0x20
 15c:	stp	q0, q1, [x20], #32
 160:	stp	q2, q3, [x15]
 164:	b.ne	14c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x14c>  // b.any
 168:	cmp	x10, x13
 16c:	b.ne	bc <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xbc>  // b.any
 170:	b	120 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x120>
 174:	and	x10, x11, #0xffffffffffffffe0
 178:	mov	x12, xzr
 17c:	add	x8, x1, x10
 180:	add	x9, x20, x10
 184:	add	x13, x20, x12
 188:	add	x14, x1, x12
 18c:	ldp	q0, q1, [x14]
 190:	ldp	q2, q3, [x13]
 194:	add	x12, x12, #0x20
 198:	cmp	x10, x12
 19c:	stp	q0, q1, [x13]
 1a0:	stp	q2, q3, [x14]
 1a4:	b.ne	184 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x184>  // b.any
 1a8:	cmp	x11, x10
 1ac:	b.eq	1c8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1c8>  // b.none
 1b0:	ldrb	w10, [x8]
 1b4:	ldrb	w11, [x9]
 1b8:	strb	w10, [x9], #1
 1bc:	cmp	x1, x9
 1c0:	strb	w11, [x8], #1
 1c4:	b.ne	1b0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1b0>  // b.any
 1c8:	mov	x19, x1
 1cc:	b	214 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x214>
 1d0:	ldrb	w21, [x20]
 1d4:	subs	x2, x8, #0x1
 1d8:	add	x22, x20, x8
 1dc:	b.eq	1ec <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1ec>  // b.none
 1e0:	add	x1, x20, #0x1
 1e4:	mov	x0, x20
 1e8:	bl	0 <memmove>
 1ec:	sturb	w21, [x22, #-1]
 1f0:	b	214 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x214>
 1f4:	mov	x8, x11
 1f8:	ldrb	w21, [x8, #-1]!
 1fc:	subs	x2, x8, x20
 200:	b.eq	210 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x210>  // b.none
 204:	sub	x0, x11, x2
 208:	mov	x1, x20
 20c:	bl	0 <memmove>
 210:	strb	w21, [x20]
 214:	mov	x0, x19
 218:	ldp	x20, x19, [sp, #32]
 21c:	ldp	x22, x21, [sp, #16]
 220:	ldp	x29, x30, [sp], #48
 224:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	cbz	w9, e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xe8>
  10:	ldr	x8, [x1]
  14:	orr	x10, x8, #0x8
  18:	cmn	x10, #0x8
  1c:	b.eq	10c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x10c>  // b.none
  20:	ldr	w11, [x8]
  24:	ldr	x12, [x0, #8]
  28:	mov	x10, xzr
  2c:	sub	w13, w9, #0x1
  30:	mov	w14, #0x1                   	// #1
  34:	mov	w15, w11
  38:	and	w15, w15, w13
  3c:	add	x9, x12, w15, uxtw #3
  40:	ldr	x16, [x9]
  44:	orr	x17, x16, #0x8
  48:	cmn	x17, #0x8
  4c:	b.ne	5c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x5c>  // b.any
  50:	cmp	x16, x8
  54:	b.eq	e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xe0>  // b.none
  58:	b	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc0>
  5c:	ldr	w17, [x16]
  60:	cmp	w11, w17
  64:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc0>  // b.any
  68:	ldr	w17, [x8, #4]
  6c:	ldr	w18, [x16, #4]
  70:	cmp	w17, w18
  74:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc0>  // b.any
  78:	ldr	w17, [x8, #8]
  7c:	ldr	w18, [x16, #8]
  80:	cmp	w17, w18
  84:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc0>  // b.any
  88:	ldr	x17, [x8, #16]
  8c:	ldr	x18, [x16, #16]
  90:	cmp	x17, x18
  94:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc0>  // b.any
  98:	ldr	x17, [x8, #32]
  9c:	ldr	x18, [x16, #32]
  a0:	cmp	x17, x18
  a4:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc0>  // b.any
  a8:	ldr	x17, [x8, #48]
  ac:	ldr	x18, [x16, #48]
  b0:	ldr	w17, [x17]
  b4:	ldr	w18, [x18]
  b8:	cmp	w17, w18
  bc:	b.eq	e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xe0>  // b.none
  c0:	cmn	x16, #0x8
  c4:	b.eq	fc <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xfc>  // b.none
  c8:	cmn	x16, #0x10
  cc:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  d0:	add	w15, w15, w14
  d4:	add	w14, w14, #0x1
  d8:	csel	x10, x10, x9, ne  // ne = any
  dc:	b	38 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x38>
  e0:	mov	w0, #0x1                   	// #1
  e4:	b	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xf0>
  e8:	mov	x9, xzr
  ec:	mov	w0, wzr
  f0:	str	x9, [x2]
  f4:	ldp	x29, x30, [sp], #16
  f8:	ret
  fc:	cmp	x10, #0x0
 100:	mov	w0, wzr
 104:	csel	x9, x9, x10, eq  // eq = none
 108:	b	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xf0>
 10c:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 110:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 114:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x252                 	// #594
 128:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	cbz	w9, e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xe8>
  10:	ldr	x8, [x1]
  14:	orr	x10, x8, #0x8
  18:	cmn	x10, #0x8
  1c:	b.eq	10c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x10c>  // b.none
  20:	ldr	w11, [x8]
  24:	ldr	x12, [x0, #8]
  28:	mov	x10, xzr
  2c:	sub	w13, w9, #0x1
  30:	mov	w14, #0x1                   	// #1
  34:	mov	w15, w11
  38:	and	w15, w15, w13
  3c:	add	x9, x12, w15, uxtw #3
  40:	ldr	x16, [x9]
  44:	orr	x17, x16, #0x8
  48:	cmn	x17, #0x8
  4c:	b.ne	5c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x5c>  // b.any
  50:	cmp	x16, x8
  54:	b.eq	e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xe0>  // b.none
  58:	b	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc0>
  5c:	ldr	w17, [x16]
  60:	cmp	w11, w17
  64:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc0>  // b.any
  68:	ldr	w17, [x8, #4]
  6c:	ldr	w18, [x16, #4]
  70:	cmp	w17, w18
  74:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc0>  // b.any
  78:	ldr	w17, [x8, #8]
  7c:	ldr	w18, [x16, #8]
  80:	cmp	w17, w18
  84:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc0>  // b.any
  88:	ldr	x17, [x8, #16]
  8c:	ldr	x18, [x16, #16]
  90:	cmp	x17, x18
  94:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc0>  // b.any
  98:	ldr	x17, [x8, #32]
  9c:	ldr	x18, [x16, #32]
  a0:	cmp	x17, x18
  a4:	b.ne	c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc0>  // b.any
  a8:	ldr	x17, [x8, #48]
  ac:	ldr	x18, [x16, #48]
  b0:	ldr	w17, [x17]
  b4:	ldr	w18, [x18]
  b8:	cmp	w17, w18
  bc:	b.eq	e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xe0>  // b.none
  c0:	cmn	x16, #0x8
  c4:	b.eq	fc <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xfc>  // b.none
  c8:	cmn	x16, #0x10
  cc:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  d0:	add	w15, w15, w14
  d4:	add	w14, w14, #0x1
  d8:	csel	x10, x10, x9, ne  // ne = any
  dc:	b	38 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x38>
  e0:	mov	w0, #0x1                   	// #1
  e4:	b	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xf0>
  e8:	mov	x9, xzr
  ec:	mov	w0, wzr
  f0:	str	x9, [x2]
  f4:	ldp	x29, x30, [sp], #16
  f8:	ret
  fc:	cmp	x10, #0x0
 100:	mov	w0, wzr
 104:	csel	x9, x9, x10, eq  // eq = none
 108:	b	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xf0>
 10c:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 110:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 114:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x252                 	// #594
 128:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	x8, [x3]
  6c:	cmn	x8, #0x8
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x20, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x19, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #3
  54:	bl	0 <_Znwm>
  58:	str	x0, [x19, #8]
  5c:	cbz	x20, 84 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0x84>
  60:	add	x2, x20, x21, lsl #3
  64:	mov	x0, x19
  68:	mov	x1, x20
  6c:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  70:	mov	x0, x20
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	ldr	w8, [x19, #24]
  88:	str	xzr, [x19, #16]
  8c:	sub	w9, w8, #0x1
  90:	tst	w8, w9
  94:	b.ne	110 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0x110>  // b.any
  98:	cbz	w8, 100 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0x100>
  9c:	lsl	x8, x8, #3
  a0:	sub	x9, x8, #0x8
  a4:	cmp	x9, #0x18
  a8:	b.cs	b4 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xb4>  // b.hs, b.nlast
  ac:	mov	x9, x0
  b0:	b	ec <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xec>
  b4:	lsr	x9, x9, #3
  b8:	add	x11, x9, #0x1
  bc:	mov	x13, #0xfffffffffffffff8    	// #-8
  c0:	and	x12, x11, #0x3ffffffffffffffc
  c4:	add	x10, x0, #0x10
  c8:	add	x9, x0, x12, lsl #3
  cc:	dup	v0.2d, x13
  d0:	mov	x13, x12
  d4:	stp	q0, q0, [x10, #-16]
  d8:	subs	x13, x13, #0x4
  dc:	add	x10, x10, #0x20
  e0:	b.ne	d4 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xd4>  // b.any
  e4:	cmp	x11, x12
  e8:	b.eq	100 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0x100>  // b.none
  ec:	add	x8, x0, x8
  f0:	mov	x10, #0xfffffffffffffff8    	// #-8
  f4:	str	x10, [x9], #8
  f8:	cmp	x8, x9
  fc:	b.ne	f4 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xf4>  // b.any
 100:	ldp	x20, x19, [sp, #32]
 104:	ldr	x21, [sp, #16]
 108:	ldp	x29, x30, [sp], #48
 10c:	ret
 110:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
 114:	adrp	x1, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
 118:	adrp	x3, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
 11c:	add	x0, x0, #0x0
 120:	add	x1, x1, #0x0
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x15c                 	// #348
 12c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #24]
  14:	str	xzr, [x0, #16]
  18:	sub	w9, w8, #0x1
  1c:	tst	w8, w9
  20:	b.ne	118 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x118>  // b.any
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	cbz	w8, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x98>
  34:	ldr	x9, [x21, #8]
  38:	lsl	x10, x8, #3
  3c:	sub	x11, x10, #0x8
  40:	cmp	x11, #0x18
  44:	mov	x10, x9
  48:	b.cc	84 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x84>  // b.lo, b.ul, b.last
  4c:	lsr	x10, x11, #3
  50:	add	x12, x10, #0x1
  54:	mov	x14, #0xfffffffffffffff8    	// #-8
  58:	and	x13, x12, #0x3ffffffffffffffc
  5c:	add	x11, x9, #0x10
  60:	add	x10, x9, x13, lsl #3
  64:	dup	v0.2d, x14
  68:	mov	x14, x13
  6c:	stp	q0, q0, [x11, #-16]
  70:	subs	x14, x14, #0x4
  74:	add	x11, x11, #0x20
  78:	b.ne	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x6c>  // b.any
  7c:	cmp	x12, x13
  80:	b.eq	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x98>  // b.none
  84:	add	x8, x9, x8, lsl #3
  88:	mov	x9, #0xfffffffffffffff8    	// #-8
  8c:	str	x9, [x10], #8
  90:	cmp	x8, x10
  94:	b.ne	8c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x8c>  // b.any
  98:	cmp	x20, x19
  9c:	b.ne	d4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xd4>  // b.any
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldr	x21, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret
  b0:	ldr	x8, [x29, #24]
  b4:	ldr	x9, [x20]
  b8:	str	x9, [x8]
  bc:	ldr	w8, [x21, #16]
  c0:	add	w8, w8, #0x1
  c4:	str	w8, [x21, #16]
  c8:	add	x20, x20, #0x8
  cc:	cmp	x19, x20
  d0:	b.eq	a0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xa0>  // b.none
  d4:	ldr	x8, [x20]
  d8:	orr	x8, x8, #0x8
  dc:	cmn	x8, #0x8
  e0:	b.eq	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xc8>  // b.none
  e4:	add	x2, x29, #0x18
  e8:	mov	x0, x21
  ec:	mov	x1, x20
  f0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  f4:	tbz	w0, #0, b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xb0>
  f8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  fc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 100:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x17a                 	// #378
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 11c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 120:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x15c                 	// #348
 134:	bl	0 <__assert_fail>

DWARFLinker.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm12AddressesMapD1Ev>:
   0:	ret

0000000000000004 <_ZN4llvm12AddressesMapD0Ev>:
   4:	brk	#0x1

0000000000000008 <_ZN4llvm12DwarfEmitterD1Ev>:
   8:	ret

000000000000000c <_ZN4llvm12DwarfEmitterD0Ev>:
   c:	brk	#0x1
