`include "define.vh"
`include "controller.v"
`include "immediate_generator.v"
`include "registers.v"
module instruction_decoder (
    input clk,
    input rst,
    input cpu_en,

    // from IF
    input [`INST_WIDTH - 1 : 0] instruction,

    // from WB
    input is_write_regs, // æ˜¯å¦è¦å†™å…¥å¯„å­˜å™¨
    input [`REGS_WIDTH - 1 : 0] write_regs_address, // å†™å…¥å¯„å­˜å™¨çš„ä½ç½®
    input [`DATA_WIDTH - 1 : 0] write_regs_data, // å†™å…¥å¯„å­˜å™¨çš„æ•°æ®

    output [`REGS_WIDTH - 1 : 0] rd_address,
    output [`REGS_WIDTH - 1 : 0] rs1_address,
    output [`REGS_WIDTH - 1 : 0] rs2_address,

    output [`DATA_WIDTH - 1 : 0] rs1_data, // æ“ä½œæ•?1
    output [`DATA_WIDTH - 1 : 0] rs2_data,

    output [`DATA_WIDTH - 1 : 0] immediate, // ç«‹å³æ•?
    
    output [`ALU_B_OPTION_WIDTH - 1 : 0] ALU_B_option, // ALU Bè¾“å…¥çš„é?‰æ‹©ä¿¡å·
    output [`ALU_OPTION_WIDTH - 1 : 0] ALU_option, // ALUæ“ä½œé€‰é¡¹

    output [`BRANCH_TYPE_WIDTH - 1 : 0] branch_type,

    output [`MEM_TO_REGS_OPTION_WIDTH - 1 : 0] mem_to_regs_option, // MEMé˜¶æ®µæ•°æ®é€åˆ°instruction decoderé˜¶æ®µçš„é?‰é¡¹

    output is_write_mem_future, // æ˜¯å¦è¦å†™å…¥DM
    output is_write_regs_future, // æ˜¯å¦è¦å†™å…¥å¯„å­˜å™¨

    output [`DATA_WIDTH * (`REGS_NUM - 1) - 1 : 0] flatten_registers
);
    // wire [`REGS_WIDTH - 1 : 0] rs1_address;
    // wire [`REGS_WIDTH - 1 : 0] rs2_address;
    assign rd_address = instruction[`RD_RANGE];
    assign rs1_address = instruction[`RS1_RANGE];
    assign rs2_address = instruction[`RS2_RANGE];

    registers registers (  
        .clk(clk),
        .cpu_en(cpu_en),
        .rst(rst),
        .rs1_address(rs1_address),
        .rs2_address(rs2_address),

        .is_write_regs(is_write_regs),
        .write_address(write_regs_address),
        .write_data(write_regs_data),

        .rs1_data(rs1_data),
        .rs2_data(rs2_data),

        .flatten_registers(flatten_registers)
    );

    wire [`OP_WIDTH - 1 : 0] opcode;
    assign opcode = instruction[`OP_RANGE];
    wire [2 : 0] funct3;
    assign funct3 = instruction[`FUNCT3_RANGE];
    wire [`INST_TYPE_WIDTH - 1 : 0] instruction_type;

    wire is_use_rs1; // å½“å‰æŒ‡ä»¤æ˜¯å¦ä½¿ç”¨rs1çš„æ•°æ?
    wire is_use_rs2; // å½“å‰æŒ‡ä»¤æ˜¯å¦ä½¿ç”¨rs2çš„æ•°æ?
    controller controller (
        .opcode(opcode),
        .funct3(funct3),
        .funct7(instruction[30]),

        .instruction_type(instruction_type),
        .ALU_B_option(ALU_B_option),
        .ALU_option(ALU_option),
        .branch_type(branch_type),
        
        .is_write_mem_future(is_write_mem_future),
        .is_write_regs_future(is_write_regs_future),

        .mem_to_regs_option(mem_to_regs_option),

        .is_use_rs1(is_use_rs1),
        .is_use_rs2(is_use_rs2)
    );

    immediate_generator immediate_generator (
        .instruction(instruction),
        .instruction_type(instruction_type),
        .immediate(immediate)
    );


endmodule //instruction_decoder