;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -10, 60
	SUB @10, -7
	MOV @-127, 100
	SLT 121, 50
	SUB @500, @2
	JMZ 1, 0
	SUB #72, @200
	MOV @-127, 100
	MOV @-127, 100
	SUB #100, 600
	JMP <127, 106
	ADD #270, <1
	CMP 121, 100
	SUB @0, @102
	MOV -7, <-20
	CMP @127, 106
	SUB @10, -7
	SUB #100, 600
	MOV -7, <-20
	JMP <127, 106
	CMP -207, <-126
	CMP @127, 106
	JMP <127, 106
	DAT #900, <20
	MOV 20, <14
	CMP 12, @10
	SUB -207, <-120
	SUB -207, <-120
	ADD 100, 70
	MOV -7, <-20
	SLT -10, 60
	SUB @-307, <-20
	JMP @-72, #206
	JMP 0, #102
	CMP -207, <-126
	JMP <-127, 100
	SUB @127, -126
	JMP -7, @-620
	SUB @10, -7
	SUB @127, 106
	ADD 270, 61
	SPL 0, <802
	CMP #1, <-1
	SUB @10, -7
	SUB @10, -7
	SUB @10, -7
	SUB -207, <-126
	SUB 12, @10
	SUB @127, 106
	SUB -207, <-126
