/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [9:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = ~(celloutsig_0_6z & celloutsig_0_12z[11]);
  assign celloutsig_0_32z = ~(celloutsig_0_22z & celloutsig_0_22z);
  assign celloutsig_1_18z = !(celloutsig_1_7z[6] ? in_data[177] : celloutsig_1_12z);
  assign celloutsig_1_19z = !(celloutsig_1_3z ? celloutsig_1_5z : celloutsig_1_14z[3]);
  assign celloutsig_0_9z = !(celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_0_22z = !(celloutsig_0_8z[7] ? celloutsig_0_7z : celloutsig_0_6z);
  assign celloutsig_0_30z = !(celloutsig_0_25z ? celloutsig_0_29z : celloutsig_0_13z);
  assign celloutsig_0_36z = ~(celloutsig_0_34z[2] | celloutsig_0_16z[8]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | in_data[78]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_10z = ~celloutsig_0_7z;
  assign celloutsig_1_14z = { celloutsig_1_6z[3:2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z } / { 1'h1, in_data[165], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[38:33] === { in_data[77:73], celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[94:82], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } > { in_data[58:42], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_37z = { celloutsig_0_2z[1:0], celloutsig_0_29z, celloutsig_0_9z } && { celloutsig_0_20z[1:0], celloutsig_0_35z, celloutsig_0_26z };
  assign celloutsig_1_9z = celloutsig_1_7z[10:0] && celloutsig_1_7z[11:1];
  assign celloutsig_1_12z = in_data[136:108] && in_data[191:163];
  assign celloutsig_0_25z = { in_data[59:45], celloutsig_0_7z } && { celloutsig_0_8z[12:10], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_7z = ! { in_data[34:23], celloutsig_0_0z };
  assign celloutsig_0_11z = ! celloutsig_0_2z[3:1];
  assign celloutsig_0_13z = ! { celloutsig_0_12z[9:2], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_29z = ! celloutsig_0_16z[11:9];
  assign celloutsig_0_35z = { celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_30z } < { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_31z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } < { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[4:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_5z[12:10], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_14z } % { 1'h1, celloutsig_0_12z[9:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_5z[19:17] % { 1'h1, celloutsig_0_15z[5:4] };
  assign celloutsig_0_2z = { in_data[42:40], celloutsig_0_1z } % { 1'h1, in_data[27], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[36:18], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z } * { in_data[31:12], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[47:26] != { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_34z = - { in_data[74:70], celloutsig_0_32z };
  assign celloutsig_1_7z = - { in_data[156:148], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_12z = - { celloutsig_0_5z[15:5], celloutsig_0_6z };
  assign celloutsig_0_15z = - in_data[35:29];
  assign celloutsig_1_0z = | in_data[125:123];
  assign celloutsig_0_6z = | { in_data[24:21], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[136] & celloutsig_1_0z;
  assign celloutsig_0_19z = celloutsig_0_7z & celloutsig_0_3z;
  assign celloutsig_0_31z = celloutsig_0_18z[2] & celloutsig_0_14z;
  assign celloutsig_0_20z = { celloutsig_0_12z[3:0], celloutsig_0_6z, celloutsig_0_13z } >> celloutsig_0_8z[5:0];
  assign celloutsig_1_4z = in_data[139:137] - celloutsig_1_2z[4:2];
  assign celloutsig_0_0z = ~((in_data[36] & in_data[85]) | in_data[46]);
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_13z) | celloutsig_0_11z);
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_2z = { in_data[103:100], celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 13'h0000;
    else if (celloutsig_1_18z) celloutsig_0_8z = { in_data[35:26], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_23z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_23z = { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
