{
  "vendor": "Intel",
  "type": "CPU",
  "family": "IvyBridge",
  "name": "IvyBridge_2+2",
  "githubRepo": "misdake/ChipAnnotationData3",
  "githubIssueId": 21,
  "source": "https://www.flickr.com/photos/187597251@N05/50073123178",
  "createTime": "Jul 10, 2020 9:52:08 AM",
  "width": 13738,
  "height": 7745,
  "tileSize": 512,
  "maxLevel": 5,
  "levels": [
    {
      "level": 0,
      "xMax": 27,
      "yMax": 16
    },
    {
      "level": 1,
      "xMax": 14,
      "yMax": 8
    },
    {
      "level": 2,
      "xMax": 7,
      "yMax": 4
    },
    {
      "level": 3,
      "xMax": 4,
      "yMax": 2
    },
    {
      "level": 4,
      "xMax": 2,
      "yMax": 1
    },
    {
      "level": 5,
      "xMax": 1,
      "yMax": 1
    }
  ],
  "widthMillimeter": 0.0,
  "heightMillimeter": 0.0
}