#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12d705dd0 .scope module, "CIC_tb" "CIC_tb" 2 9;
 .timescale -12 -12;
P_0x12d705f40 .param/l "BITS" 1 2 14, +C4<00000000000000000000000000010000>;
P_0x12d705f80 .param/l "M" 1 2 13, +C4<00000000000000000000000000000001>;
P_0x12d705fc0 .param/l "N" 1 2 12, +C4<00000000000000000000000000000010>;
P_0x12d706000 .param/l "T" 1 2 11, +C4<00000000000000000000000000000010>;
v0x12d719cb0_0 .var "clk", 0 0;
v0x12d719d40_0 .var/i "fr", 31 0;
v0x12d719dd0_0 .var/i "fw", 31 0;
v0x12d719e60_0 .net "ready", 0 0, v0x12d7186c0_0;  1 drivers
v0x12d719f30_0 .var "rst", 0 0;
v0x12d71a000_0 .var "stream_in", 15 0;
v0x12d71a0d0_0 .net "stream_out", 15 0, v0x12d7188f0_0;  1 drivers
v0x12d71a1a0_0 .var "valid", 0 0;
v0x12d71a270_0 .var "value", 31 0;
S_0x12d706630 .scope module, "DUT" "CIC" 2 31, 3 1 0, S_0x12d705dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 16 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x12d7067a0 .param/l "BITS" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x12d7067e0 .param/l "M" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x12d706820 .param/l "N" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x12d706860 .param/l "N_BITS" 0 3 5, +C4<00000000000000000000000000000001>;
v0x12d719470_0 .net "accumulated", 15 0, L_0x12d71b920;  1 drivers
v0x12d719560_0 .net "accumulated_ready", 0 0, L_0x12d71b990;  1 drivers
v0x12d719630_0 .net "clk", 0 0, v0x12d719cb0_0;  1 drivers
v0x12d719740_0 .net "downsampled", 15 0, v0x12d7192b0_0;  1 drivers
v0x12d7197d0_0 .net "downsampled_ready", 0 0, v0x12d719030_0;  1 drivers
v0x12d7198e0_0 .net "ready", 0 0, v0x12d7186c0_0;  alias, 1 drivers
v0x12d719970_0 .net "rst", 0 0, v0x12d719f30_0;  1 drivers
v0x12d719a80_0 .net "stream_in", 15 0, v0x12d71a000_0;  1 drivers
v0x12d719b10_0 .net "stream_out", 15 0, v0x12d7188f0_0;  alias, 1 drivers
v0x12d719c20_0 .net "valid", 0 0, v0x12d71a1a0_0;  1 drivers
S_0x12d706b00 .scope module, "accumulator" "accumulator" 3 23, 4 1 0, S_0x12d706630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 16 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x12d7068e0 .param/l "BITS" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x12d706920 .param/l "M" 0 4 2, +C4<00000000000000000000000000000001>;
L_0x12d71b7c0 .functor BUFZ 16, v0x12d71a000_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12d71b870 .functor BUFZ 1, v0x12d71a1a0_0, C4<0>, C4<0>, C4<0>;
L_0x12d71b920 .functor BUFZ 16, v0x12d7074b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12d71b990 .functor BUFZ 1, v0x12d717610_0, C4<0>, C4<0>, C4<0>;
v0x12d7179b0_0 .net "clk", 0 0, v0x12d719cb0_0;  alias, 1 drivers
v0x12d717a60 .array "data", 0 1;
v0x12d717a60_0 .net v0x12d717a60 0, 15 0, L_0x12d71b7c0; 1 drivers
v0x12d717a60_1 .net v0x12d717a60 1, 15 0, v0x12d7074b0_0; 1 drivers
v0x12d717b10 .array "handshake", 0 1;
v0x12d717b10_0 .net v0x12d717b10 0, 0 0, L_0x12d71b870; 1 drivers
v0x12d717b10_1 .net v0x12d717b10 1, 0 0, v0x12d717610_0; 1 drivers
v0x12d717c00_0 .net "ready", 0 0, L_0x12d71b990;  alias, 1 drivers
v0x12d717c90_0 .net "rst", 0 0, v0x12d719f30_0;  alias, 1 drivers
v0x12d717d60_0 .net "stream_in", 15 0, v0x12d71a000_0;  alias, 1 drivers
v0x12d717df0_0 .net "stream_out", 15 0, L_0x12d71b920;  alias, 1 drivers
v0x12d717e80_0 .net "valid", 0 0, v0x12d71a1a0_0;  alias, 1 drivers
S_0x12d706ec0 .scope generate, "genblk1[0]" "genblk1[0]" 4 17, 4 17 0, S_0x12d706b00;
 .timescale -12 -12;
P_0x12d7070a0 .param/l "m" 0 4 17, +C4<00>;
S_0x12d707140 .scope module, "it" "integrator" 4 20, 5 1 0, S_0x12d706ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 16 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x12d7072b0 .param/l "BITS" 0 5 2, +C4<00000000000000000000000000010000>;
v0x12d7074b0_0 .var "buffer", 15 0;
v0x12d717570_0 .net "clk", 0 0, v0x12d719cb0_0;  alias, 1 drivers
v0x12d717610_0 .var "ready", 0 0;
v0x12d7176a0_0 .net "rst", 0 0, v0x12d719f30_0;  alias, 1 drivers
v0x12d717730_0 .net "stream_in", 15 0, L_0x12d71b7c0;  alias, 1 drivers
v0x12d7177d0_0 .net "stream_out", 15 0, v0x12d7074b0_0;  alias, 1 drivers
v0x12d717880_0 .net "valid", 0 0, L_0x12d71b870;  alias, 1 drivers
E_0x12d707470 .event posedge, v0x12d717570_0;
S_0x12d717fa0 .scope module, "differentiator" "differentiator" 3 47, 6 1 0, S_0x12d706630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 16 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x12d718170 .param/l "BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12d7181b0 .param/l "N" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x12d7181f0 .param/l "N_BITS" 0 6 4, +C4<00000000000000000000000000000001>;
v0x12d718470 .array "buffer", 0 1, 15 0;
v0x12d718500_0 .net "clk", 0 0, v0x12d719cb0_0;  alias, 1 drivers
v0x12d7185a0_0 .var/i "i", 31 0;
v0x12d718630_0 .var "pointer", 0 0;
v0x12d7186c0_0 .var "ready", 0 0;
v0x12d718790_0 .net "rst", 0 0, v0x12d719f30_0;  alias, 1 drivers
v0x12d718860_0 .net "stream_in", 15 0, v0x12d7192b0_0;  alias, 1 drivers
v0x12d7188f0_0 .var "stream_out", 15 0;
v0x12d718990_0 .net "valid", 0 0, v0x12d719030_0;  alias, 1 drivers
S_0x12d718b20 .scope module, "downsampler" "downsampler" 3 35, 7 1 0, S_0x12d706630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 16 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x12d718ce0 .param/l "BITS" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x12d718d20 .param/l "N" 0 7 2, +C4<00000000000000000000000000000010>;
P_0x12d718d60 .param/l "N_BITS" 0 7 4, +C4<000000000000000000000000000000010>;
v0x12d718fa0_0 .net "clk", 0 0, v0x12d719cb0_0;  alias, 1 drivers
v0x12d719030_0 .var "ready", 0 0;
v0x12d7190c0_0 .net "rst", 0 0, v0x12d719f30_0;  alias, 1 drivers
v0x12d719150_0 .var "sample", 1 0;
v0x12d7191e0_0 .net "stream_in", 15 0, L_0x12d71b920;  alias, 1 drivers
v0x12d7192b0_0 .var "stream_out", 15 0;
v0x12d719360_0 .net "valid", 0 0, L_0x12d71b990;  alias, 1 drivers
S_0x12d706210 .scope module, "comb" "comb" 8 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 10 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x12d706380 .param/l "BITS" 0 8 4, +C4<00000000000000000000000000001010>;
P_0x12d7063c0 .param/l "M" 0 8 2, +C4<00000000000000000000000000000001>;
P_0x12d706400 .param/l "N" 0 8 3, +C4<00000000000000000000000000000010>;
o0x120008c70 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
L_0x12d71ba40 .functor BUFZ 10, o0x120008c70, C4<0000000000>, C4<0000000000>, C4<0000000000>;
o0x120008cd0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12d71baf0 .functor BUFZ 1, o0x120008cd0, C4<0>, C4<0>, C4<0>;
L_0x12d71bba0 .functor BUFZ 10, v0x12d71aef0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x12d71bc70 .functor BUFZ 1, v0x12d71acf0_0, C4<0>, C4<0>, C4<0>;
o0x1200089a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d71b130_0 .net "clk", 0 0, o0x1200089a0;  0 drivers
v0x12d71b1c0 .array "data", 0 1;
v0x12d71b1c0_0 .net v0x12d71b1c0 0, 9 0, L_0x12d71ba40; 1 drivers
v0x12d71b1c0_1 .net v0x12d71b1c0 1, 9 0, v0x12d71aef0_0; 1 drivers
v0x12d71b270 .array "handshake", 0 1;
v0x12d71b270_0 .net v0x12d71b270 0, 0 0, L_0x12d71baf0; 1 drivers
v0x12d71b270_1 .net v0x12d71b270 1, 0 0, v0x12d71acf0_0; 1 drivers
v0x12d71b360_0 .net "ready", 0 0, L_0x12d71bc70;  1 drivers
o0x120008a60 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d71b3f0_0 .net "rst", 0 0, o0x120008a60;  0 drivers
v0x12d71b4c0_0 .net "stream_in", 9 0, o0x120008c70;  0 drivers
v0x12d71b550_0 .net "stream_out", 9 0, L_0x12d71bba0;  1 drivers
v0x12d71b5e0_0 .net "valid", 0 0, o0x120008cd0;  0 drivers
S_0x12d71a380 .scope generate, "genblk1[0]" "genblk1[0]" 8 18, 8 18 0, S_0x12d706210;
 .timescale -12 -12;
P_0x12d719fc0 .param/l "m" 0 8 18, +C4<00>;
S_0x12d71a550 .scope module, "dt" "differentiator" 8 22, 6 1 0, S_0x12d71a380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 10 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x12d71a710 .param/l "BITS" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x12d71a750 .param/l "N" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x12d71a790 .param/l "N_BITS" 0 6 4, +C4<00000000000000000000000000000001>;
v0x12d71aa80 .array "buffer", 0 1, 9 0;
v0x12d71ab30_0 .net "clk", 0 0, o0x1200089a0;  alias, 0 drivers
v0x12d71abd0_0 .var/i "i", 31 0;
v0x12d71ac60_0 .var "pointer", 0 0;
v0x12d71acf0_0 .var "ready", 0 0;
v0x12d71adc0_0 .net "rst", 0 0, o0x120008a60;  alias, 0 drivers
v0x12d71ae50_0 .net "stream_in", 9 0, L_0x12d71ba40;  alias, 1 drivers
v0x12d71aef0_0 .var "stream_out", 9 0;
v0x12d71afa0_0 .net "valid", 0 0, L_0x12d71baf0;  alias, 1 drivers
E_0x12d71aa30 .event posedge, v0x12d71ab30_0;
    .scope S_0x12d707140;
T_0 ;
    %wait E_0x12d707470;
    %load/vec4 v0x12d7176a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12d7074b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d717610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12d717880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12d717730_0;
    %load/vec4 v0x12d7074b0_0;
    %add;
    %assign/vec4 v0x12d7074b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d717610_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12d718b20;
T_1 ;
    %wait E_0x12d707470;
    %load/vec4 v0x12d7190c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12d719150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12d7192b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d719030_0, 0;
T_1.0 ;
    %load/vec4 v0x12d719360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12d719150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x12d7191e0_0;
    %assign/vec4 v0x12d7192b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d719030_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d719030_0, 0;
T_1.5 ;
    %load/vec4 v0x12d719150_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x12d719150_0;
    %addi 1, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x12d719150_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d719030_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12d717fa0;
T_2 ;
    %wait E_0x12d707470;
    %load/vec4 v0x12d718790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12d7188f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d718630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d7186c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d7185a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x12d7185a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12d7185a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d718470, 0, 4;
    %load/vec4 v0x12d7185a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d7185a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12d718990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x12d718860_0;
    %load/vec4 v0x12d718630_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x12d718470, 4;
    %sub;
    %assign/vec4 v0x12d7188f0_0, 0;
    %load/vec4 v0x12d718860_0;
    %load/vec4 v0x12d718630_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d718470, 0, 4;
    %load/vec4 v0x12d718630_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x12d718630_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %pad/u 1;
    %assign/vec4 v0x12d718630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d7186c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d7186c0_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12d705dd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d719cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d719f30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12d71a000_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d71a1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d71a270_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x12d705dd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d719cb0_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x12d719cb0_0;
    %inv;
    %store/vec4 v0x12d719cb0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x12d705dd0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d719f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d71a1a0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12d707470;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d719f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d71a1a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x12d705dd0;
T_6 ;
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12d707470;
    %vpi_func 2 55 "$fopen" 32, "inputs.txt", "rb" {0 0 0};
    %store/vec4 v0x12d719d40_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
T_6.2 ;
    %vpi_func 2 56 "$fscanf" 32, v0x12d719d40_0, "%d\012", v0x12d71a270_0 {0 0 0};
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_6.3, 8;
    %load/vec4 v0x12d71a270_0;
    %parti/s 10, 0, 2;
    %pad/u 16;
    %assign/vec4 v0x12d71a000_0, 0;
    %wait E_0x12d707470;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .thread T_6;
    .scope S_0x12d705dd0;
T_7 ;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12d707470;
    %vpi_func 2 64 "$fopen" 32, "outputs.txt", "w" {0 0 0};
    %store/vec4 v0x12d719dd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
T_7.2 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_7.3, 8;
    %load/vec4 v0x12d719e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 2 67 "$fwrite", v0x12d719dd0_0, "%d\012", v0x12d71a0d0_0 {0 0 0};
T_7.4 ;
    %wait E_0x12d707470;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .thread T_7;
    .scope S_0x12d705dd0;
T_8 ;
    %vpi_call 2 74 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars" {0 0 0};
    %delay 4096, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12d71a550;
T_9 ;
    %wait E_0x12d71aa30;
    %load/vec4 v0x12d71adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x12d71aef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d71ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d71acf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d71abd0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x12d71abd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x12d71abd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71aa80, 0, 4;
    %load/vec4 v0x12d71abd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d71abd0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12d71afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12d71ae50_0;
    %load/vec4 v0x12d71ac60_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x12d71aa80, 4;
    %sub;
    %assign/vec4 v0x12d71aef0_0, 0;
    %load/vec4 v0x12d71ae50_0;
    %load/vec4 v0x12d71ac60_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71aa80, 0, 4;
    %load/vec4 v0x12d71ac60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x12d71ac60_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %pad/u 1;
    %assign/vec4 v0x12d71ac60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d71acf0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d71acf0_0, 0;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "CIC_tb.v";
    "CIC.v";
    "accumulator.v";
    "integrator.v";
    "differentiator.v";
    "downsampler.v";
    "comb.v";
