arch_send_wakeup_ipi_mask	,	F_15
__iomem	,	T_1
hw_cpu	,	V_14
mvebu_pmsu_set_cpu_boot_addr	,	F_11
"Could not start the secondary CPU: %d\n"	,	L_3
mvebu_cortex_a9_boot_secondary	,	F_5
BOOTROM_SIZE	,	V_3
sram_virt_base	,	V_1
dev	,	V_15
u32	,	T_3
CRYPT0_ENG_ID	,	V_4
CRYPT0_ENG_ATTR	,	V_5
task_struct	,	V_11
"Booting CPU %d\n"	,	L_1
cpu_logical_map	,	F_7
BOOTROM_BASE	,	V_2
mvebu_system_controller_set_cpu_boot_addr	,	F_10
armada_375_smp_cpu1_enable_code_start	,	V_8
ret	,	V_13
ARMADA_375_Z1_REV	,	V_17
mvebu_cpu_reset_deassert	,	F_13
rev	,	V_16
idle	,	V_12
pr_info	,	F_6
__cpuinit	,	T_2
smp_wmb	,	F_12
cpu	,	V_10
mvebu_cortex_a9_secondary_startup	,	V_18
"marvell,armada375"	,	L_2
ioremap	,	F_4
SRAM_PHYS_BASE	,	V_6
mvebu_get_soc_id	,	F_9
armada_375_smp_cpu1_enable_wa	,	F_1
armada_375_smp_cpu1_enable_code_end	,	V_9
cpumask_of	,	F_16
SZ_64K	,	V_7
pr_err	,	F_14
mvebu_mbus_del_window	,	F_2
of_machine_is_compatible	,	F_8
mvebu_mbus_add_window_by_id	,	F_3
