{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488072658500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488072658500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 07:00:58 2017 " "Processing started: Sun Feb 26 07:00:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488072658500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1488072658500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p2 -c p2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off p2 -c p2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1488072658500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1488072658698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1488072658698 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_16.v(11) " "Verilog HDL information at counter_16.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "counter_16.v" "" { Text "F:/Work/FPGA/Board/Lab4/P2/counter_16.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1488072670720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_16.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "counter_16.v" "" { Text "F:/Work/FPGA/Board/Lab4/P2/counter_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488072670721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488072670721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2.v 1 1 " "Found 1 design units, including 1 entities, in source file p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 p2 " "Found entity 1: p2" {  } { { "p2.v" "" { Text "F:/Work/FPGA/Board/Lab4/P2/p2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488072670722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488072670722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexabcd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexabcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexaBCD " "Found entity 1: HexaBCD" {  } { { "HexaBCD.v" "" { Text "F:/Work/FPGA/Board/Lab4/P2/HexaBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488072670722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488072670722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p2 " "Elaborating entity \"p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1488072670738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16 counter_16:Counter " "Elaborating entity \"counter_16\" for hierarchy \"counter_16:Counter\"" {  } { { "p2.v" "Counter" { Text "F:/Work/FPGA/Board/Lab4/P2/p2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488072670750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter_16.v(21) " "Verilog HDL assignment warning at counter_16.v(21): truncated value with size 32 to match size of target (16)" {  } { { "counter_16.v" "" { Text "F:/Work/FPGA/Board/Lab4/P2/counter_16.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1488072670762 "|p2|counter_16:Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexaBCD HexaBCD:bcd0 " "Elaborating entity \"HexaBCD\" for hierarchy \"HexaBCD:bcd0\"" {  } { { "p2.v" "bcd0" { Text "F:/Work/FPGA/Board/Lab4/P2/p2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488072670769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab4/P2/output_files/p2.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab4/P2/output_files/p2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1488072670838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488072670849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 07:01:10 2017 " "Processing ended: Sun Feb 26 07:01:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488072670849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488072670849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488072670849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1488072670849 ""}
