

================================================================
== Vivado HLS Report for 'truncate_tree'
================================================================
* Date:           Tue Aug  3 13:09:57 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       optimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1145|     1253| 11.450 us | 12.530 us |  1145|  1253|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- move_nodes    |     1080|     1188|  30 ~ 33 |          -|          -|    36|    no    |
        | + reorder      |       28|       31|  9 ~ 10  |          -|          -|     3|    no    |
        |  ++ reorder.1  |        1|        1|         2|          -|          -|     1|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    356|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1639|    -|
|Register         |        -|      -|     274|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     274|   1995|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_2109_p2   |     +    |      0|  0|  39|          32|           1|
    |add_ln700_fu_2102_p2     |     +    |      0|  0|  39|          32|           2|
    |add_ln701_1_fu_2116_p2   |     +    |      0|  0|  39|          32|           3|
    |add_ln701_fu_2095_p2     |     +    |      0|  0|  39|          32|           2|
    |i_fu_2020_p2             |     +    |      0|  0|  15|           6|           2|
    |j_V_3_fu_2084_p2         |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_2043_p2           |     +    |      0|  0|  39|          32|           2|
    |ret_V_fu_2073_p2         |     +    |      0|  0|  40|          33|           1|
    |icmp_ln16_fu_2009_p2     |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln879_1_fu_2054_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln879_fu_2037_p2    |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln883_fu_2031_p2    |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 356|         334|          27|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  341|         77|    1|         77|
    |ap_done                              |    9|          2|    1|          2|
    |i1_0_reg_1971                        |    9|          2|    6|         12|
    |input_length_histogram_V_address0    |  149|         33|    6|        198|
    |input_length_histogram_V_address1    |  149|         33|    6|        198|
    |j_V_2_fu_170                         |   15|          3|   32|         96|
    |output_length_histogram1_V_address0  |  309|         69|    6|        414|
    |output_length_histogram1_V_address1  |  309|         69|    6|        414|
    |output_length_histogram1_V_d0        |   21|          4|   32|        128|
    |output_length_histogram1_V_d1        |   21|          4|   32|        128|
    |output_length_histogram2_V_address0  |  149|         33|    6|        198|
    |output_length_histogram2_V_address1  |  149|         33|    6|        198|
    |t_V_reg_1982                         |    9|          2|   32|         64|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1639|        364|  172|       2127|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  76|   0|   76|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |i1_0_reg_1971                     |   6|   0|    6|          0|
    |i_reg_2780                        |   6|   0|    6|          0|
    |icmp_ln879_reg_2793               |   1|   0|    1|          0|
    |j_V_2_fu_170                      |  32|   0|   32|          0|
    |j_V_reg_2797                      |  32|   0|   32|          0|
    |output_length_histog_64_reg_2774  |   6|   0|    6|          0|
    |output_length_histog_65_reg_2785  |   6|   0|    6|          0|
    |output_length_histog_69_reg_2811  |   6|   0|    6|          0|
    |output_length_histog_71_reg_2816  |   6|   0|    6|          0|
    |reg_1996                          |  32|   0|   32|          0|
    |reg_2000                          |  32|   0|   32|          0|
    |t_V_reg_1982                      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 274|   0|  274|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_done                              | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|input_length_histogram_V_address0    | out |    6|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_ce0         | out |    1|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_q0          |  in |   32|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_address1    | out |    6|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_ce1         | out |    1|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_q1          |  in |   32|  ap_memory |  input_length_histogram_V  |     array    |
|output_length_histogram1_V_address0  | out |    6|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_ce0       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_we0       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_d0        | out |   32|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_q0        |  in |   32|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_address1  | out |    6|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_ce1       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_we1       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_d1        | out |   32|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_q1        |  in |   32|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram2_V_address0  | out |    6|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_ce0       | out |    1|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_we0       | out |    1|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_d0        | out |   32|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_address1  | out |    6|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_ce1       | out |    1|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_we1       | out |    1|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_d1        | out |   32|  ap_memory | output_length_histogram2_V |     array    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+

