==============================================================
File generated on Mon Apr 12 09:29:41 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:33:31 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:43:16 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:44:13 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx980tffg1930-2l'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 1692 ; free virtual = 587818
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 1692 ; free virtual = 587818
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 1696 ; free virtual = 587822
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb' (fips202.c:380) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 1696 ; free virtual = 587822
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (fips202.c:416) in function 'keccak_squeezeblocks' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'keccak_absorb' (fips202.c:363).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load64' (fips202.c:24).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fips202.c:416) in function 'keccak_squeezeblocks' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memset_t' in function 'keccak_absorb' completely with a factor of 199.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fips202.c:373) in function 'keccak_absorb' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (fips202.c:387) in function 'keccak_absorb' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (fips202.c:392) in function 'keccak_absorb' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fips202.c:28) in function 'load64' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 's' (fips202.c:563) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (fips202.c:370) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:85)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 669.375 ; gain = 132.133 ; free physical = 1675 ; free virtual = 587801
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePer' (fips202.c:129:69)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 669.375 ; gain = 132.133 ; free physical = 1661 ; free virtual = 587788
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_fips202_ref_sha3_256' ...
WARNING: [SYN 201-107] Renaming port name 'pqcrystals_fips202_ref_sha3_256/in' to 'pqcrystals_fips202_ref_sha3_256/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load64'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('x_0_load_2', fips202.c:29) on array 'x_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'x_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.59 seconds; current allocated memory: 112.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 113.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'keccak_absorb'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 136, distance = 1, offset = 1)
   between 'call' operation ('tmp_5', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 196, distance = 1, offset = 1)
   between 'call' operation ('tmp_11', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 114.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 115.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 116.883 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 118.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 119.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 119.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 120.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 120.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load64'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 122.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 128.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 135.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeezeblocks'.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 144.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/h' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/inlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pqcrystals_fips202_ref_sha3_256' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'pqcrystals_fips202_ref_sha3_256/inlen' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated on Mon Apr 12 09:47:09 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:49:11 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:50:47 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:54:49 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:58:36 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Apr 12 09:59:26 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx980tffg1930-2l'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1650 ; free virtual = 587803
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1650 ; free virtual = 587803
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1648 ; free virtual = 587801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb' (fips202.c:380) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1648 ; free virtual = 587801
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (fips202.c:416) in function 'keccak_squeezeblocks' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'keccak_absorb' (fips202.c:363).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load64' (fips202.c:24).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fips202.c:416) in function 'keccak_squeezeblocks' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memset_t' in function 'keccak_absorb' completely with a factor of 199.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fips202.c:373) in function 'keccak_absorb' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (fips202.c:387) in function 'keccak_absorb' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (fips202.c:392) in function 'keccak_absorb' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fips202.c:28) in function 'load64' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 's' (fips202.c:563) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (fips202.c:370) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:85)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 669.379 ; gain = 132.133 ; free physical = 1629 ; free virtual = 587782
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePer' (fips202.c:129:69)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 669.379 ; gain = 132.133 ; free physical = 1601 ; free virtual = 587754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_fips202_ref_sha3_256' ...
WARNING: [SYN 201-107] Renaming port name 'pqcrystals_fips202_ref_sha3_256/in' to 'pqcrystals_fips202_ref_sha3_256/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load64'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('x_0_load_2', fips202.c:29) on array 'x_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'x_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 112.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 113.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'keccak_absorb'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-62] II = 9 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 10 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 11 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-62] II = 13 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 16 and incompatible II = 4 of 'call' operation ('tmp', fips202.c:393) to 'load64'.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('tmp', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 136, distance = 1, offset = 1)
   between 'call' operation ('tmp_5', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 196, distance = 1, offset = 1)
   between 'call' operation ('tmp_11', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
WARNING: [SCHED 204-68] The II Violation in module 'keccak_absorb': Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', fips202.c:393) to 'load64' and 'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 114.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 115.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 116.901 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 118.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 119.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 119.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 120.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 120.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load64'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 122.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 128.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 135.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeezeblocks'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 144.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/h' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/inlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pqcrystals_fips202_ref_sha3_256' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'pqcrystals_fips202_ref_sha3_256/inlen' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated on Mon Apr 12 13:24:37 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx980tffg1930-2l'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1267 ; free virtual = 587645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1267 ; free virtual = 587645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1270 ; free virtual = 587648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb' (fips202.c:380) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 1268 ; free virtual = 587646
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (fips202.c:416) in function 'keccak_squeezeblocks' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (fips202.c:379) in function 'keccak_absorb' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fips202.c:416) in function 'keccak_squeezeblocks' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 's' (fips202.c:563) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (fips202.c:370) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:85)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 669.379 ; gain = 132.133 ; free physical = 1247 ; free virtual = 587626
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePer' (fips202.c:129:69)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 669.379 ; gain = 132.133 ; free physical = 1224 ; free virtual = 587602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_fips202_ref_sha3_256' ...
WARNING: [SYN 201-107] Renaming port name 'pqcrystals_fips202_ref_sha3_256/in' to 'pqcrystals_fips202_ref_sha3_256/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.59 seconds; current allocated memory: 102.798 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 104.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 106.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 107.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 108.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 108.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 109.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 109.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_mux_325_64_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 113.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 121.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeezeblocks'.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 130.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated on Mon Apr 12 13:34:45 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Apr 13 00:48:42 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tlftg256-2l'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 88849 ; free virtual = 588149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 88849 ; free virtual = 588149
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 88822 ; free virtual = 588121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb' (fips202.c:380) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.461 ; gain = 4.219 ; free physical = 88818 ; free virtual = 588118
INFO: [XFORM 203-502] Unrolling small iteration loop 'keccak_squeezeblocks_label3' (fips202.c:416) in function 'keccak_squeezeblocks' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (fips202.c:379) in function 'keccak_absorb' automatically.
INFO: [HLS 200-489] Unrolling loop 'keccak_squeezeblocks_label3' (fips202.c:416) in function 'keccak_squeezeblocks' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 's' (fips202.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (fips202.c:370) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:85)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 669.375 ; gain = 132.133 ; free physical = 88800 ; free virtual = 588100
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePer' (fips202.c:129:69)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 669.375 ; gain = 132.133 ; free physical = 88778 ; free virtual = 588077
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_fips202_ref_sha3_256' ...
WARNING: [SYN 201-107] Renaming port name 'pqcrystals_fips202_ref_sha3_256/in' to 'pqcrystals_fips202_ref_sha3_256/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.45 seconds; current allocated memory: 102.811 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 104.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 106.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 107.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 108.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 109.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 109.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 109.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_mux_325_64_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_fips202_ref_sha3_256_urem_8ns_7ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 113.876 MB.
==============================================================
File generated on Tue Apr 13 00:50:02 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tlftg256-2l'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 88855 ; free virtual = 588154
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 88855 ; free virtual = 588154
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 88856 ; free virtual = 588155
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb' (fips202.c:380) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 541.465 ; gain = 4.219 ; free physical = 88853 ; free virtual = 588153
INFO: [XFORM 203-502] Unrolling small iteration loop 'keccak_squeezeblocks_label3' (fips202.c:416) in function 'keccak_squeezeblocks' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3.1' (fips202.c:379) in function 'keccak_absorb' automatically.
INFO: [HLS 200-489] Unrolling loop 'keccak_squeezeblocks_label3' (fips202.c:416) in function 'keccak_squeezeblocks' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fips202.c:377) in function 'keccak_absorb' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeezeblocks' (fips202.c:420) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeezeblocks' into 'pqcrystals_fips202_ref_sha3_256' (fips202.c:432) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:85)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 669.379 ; gain = 132.133 ; free physical = 88834 ; free virtual = 588134
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePer' (fips202.c:85:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 669.379 ; gain = 132.133 ; free physical = 88819 ; free virtual = 588119
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_fips202_ref_sha3_256' ...
WARNING: [SYN 201-107] Renaming port name 'pqcrystals_fips202_ref_sha3_256/in' to 'pqcrystals_fips202_ref_sha3_256/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.64 seconds; current allocated memory: 89.740 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 90.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 91.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 93.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 93.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 94.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 94.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 99.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_fips202_ref_sha3_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/h' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_fips202_ref_sha3_256/inlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pqcrystals_fips202_ref_sha3_256' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'pqcrystals_fips202_ref_sha3_256/inlen' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated on Tue Apr 13 00:50:43 EDT 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
