;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB -101, -8
	ADD 270, 60
	SUB 100, 10
	JMP <127, 106
	SUB 100, 10
	SLT @0, @2
	ADD #270, <0
	SUB @127, 106
	SUB @0, @2
	JMN 191, -300
	SUB -101, -8
	SUB @-127, 100
	JMN 191, -300
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB -101, -8
	MOV -7, <-20
	SUB -207, <-120
	CMP @127, 106
	CMP @127, 106
	SUB @121, 103
	JMN @191, -300
	ADD #270, <0
	SUB @-127, 101
	ADD -7, <-20
	SLT @-7, <-520
	ADD 30, 9
	SUB @127, 106
	SUB -109, -0
	SUB @127, 106
	SUB @127, 106
	CMP 309, -100
	SUB -109, -0
	MOV -7, <-20
	MOV -1, <-26
	SUB @-125, @121
	DJN 910, #0
	SPL 600, <202
	CMP @127, 106
	CMP @127, 106
	SUB 20, @12
	SUB 20, @12
	SPL 0, <802
	SUB -101, -8
	ADD 270, 60
	ADD 270, 60
	SUB 100, 10
