# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:42 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 17:04:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:42 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 17:04:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:42 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 17:04:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:42 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 17:04:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:42 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 17:04:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:42 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 17:04:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:43 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 17:04:43 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:44 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 17:04:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:44 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 17:04:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:44 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 17:04:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:44 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 17:04:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:44 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:04:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:44 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 17:04:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:44 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:04:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  jc_ctrl_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" jc_ctrl_tb 
# Start time: 17:04:44 on Jun 02,2022
# Loading sv_std.std
# Loading work.jc_ctrl_tb
# Loading work.jitter_cleaner_ctrl
# Loading work.common
# Loading work.spi_sv_unit
# Loading work.spi
# Loading work.pf
# ** Error (suppressible): (vsim-3584) D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv(286): Module parameter 'BAUD_RATE' not found for override.
#    Time: 0 ps  Iteration: 0  Instance: /jc_ctrl_tb File: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./llrf_afe_run_msim_rtl_verilog.do PAUSED at line 33
do llrf_afe_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:54 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 17:05:54 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:54 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 17:05:54 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:54 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 17:05:54 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:54 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 17:05:54 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:54 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 17:05:54 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:54 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 17:05:54 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:54 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 17:05:55 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:56 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 17:05:56 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:56 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 17:05:56 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:56 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 17:05:56 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:56 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 17:05:56 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:56 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:05:56 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:56 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 17:05:56 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:56 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:05:56 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  jc_ctrl_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" jc_ctrl_tb 
# Start time: 17:04:44 on Jun 02,2022
# Loading sv_std.std
# Loading work.jc_ctrl_tb
# Loading work.jitter_cleaner_ctrl
# Loading work.common
# Loading work.spi_sv_unit
# Loading work.spi
# Loading work.pf
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_jc_ctrl.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft6jrx1s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6jrx1s
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/start
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/active
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/ready
# 
# add wave -position end -color green -divider "SPI_OUT"
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_cs
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sclk
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdi
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdo
# 
# add wave -position end -color white -divider "Internal var"
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_start
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_busy
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_stop
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_num
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/data_byte_cnter
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/total_data_leng
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/ctrl_word
# 
# add wave -position end -color "Green Yellow" -divider "SPI module"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_rst
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_enable
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_load
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_in
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_out
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_busy
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_dre
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_stc
# 
# add wave -position end -color cyan -divider "Jitter Cleaner"
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_reset
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_ref_sel
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_0
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_1
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# do restart.do
# update
# restart -f
# run 30 us
# Start
# ____________
# Finish
# Finish
# Finish
# Finish
# Finish
# wave zoom range 0ns 30us
# 0 ps
# 30 us
do llrf_afe_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:19 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:20 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 17:06:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:21 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 17:06:21 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:22 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:06:22 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  jc_ctrl_tb
# End time: 17:06:23 on Jun 02,2022, Elapsed time: 0:01:39
# Errors: 1, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" jc_ctrl_tb 
# Start time: 17:06:23 on Jun 02,2022
# Loading sv_std.std
# Loading work.jc_ctrl_tb
# Loading work.jitter_cleaner_ctrl
# Loading work.common
# Loading work.spi_sv_unit
# Loading work.spi
# Loading work.pf
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_jc_ctrl.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft8n4wkn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8n4wkn
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/start
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/active
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/ready
# 
# add wave -position end -color green -divider "SPI_OUT"
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_cs
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sclk
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdi
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdo
# 
# add wave -position end -color white -divider "Internal var"
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_start
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_busy
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_stop
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_num
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/data_byte_cnter
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/total_data_leng
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/ctrl_word
# 
# add wave -position end -color "Green Yellow" -divider "SPI module"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_rst
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_enable
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_load
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_in
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_out
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_busy
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_dre
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_stc
# 
# add wave -position end -color cyan -divider "Jitter Cleaner"
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_reset
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_ref_sel
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_0
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_1
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# do restart.do
# update
# restart -f
# run 6 us
# Start
# ____________
# Finish
# wave zoom range 0ns 6us
# 0 ps
# 6 us
waave zoom range 0ns 250ns
# invalid command name "waave"
wave zoom range 0ns 250ns
# {0 ps} {250 ns}
wave zoom range 0ns 250ns
# {0 ps} {250 ns}
wave zoom range 0ns 250ns
# {0 ps} {250 ns}
do llrf_afe_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:08 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 17:08:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:09 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:08:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 17:08:11 on Jun 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:11 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:08:11 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  jc_ctrl_tb
# End time: 17:08:12 on Jun 02,2022, Elapsed time: 0:01:49
# Errors: 1, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" jc_ctrl_tb 
# Start time: 17:08:12 on Jun 02,2022
# Loading sv_std.std
# Loading work.jc_ctrl_tb
# Loading work.jitter_cleaner_ctrl
# Loading work.common
# Loading work.spi_sv_unit
# Loading work.spi
# Loading work.pf
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_jc_ctrl.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlftewb0j0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftewb0j0
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/start
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/active
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/ready
# 
# add wave -position end -color green -divider "SPI_OUT"
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_cs
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sclk
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdi
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdo
# 
# add wave -position end -color white -divider "Internal var"
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_start
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_busy
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_stop
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_num
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/data_byte_cnter
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/total_data_leng
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/ctrl_word
# 
# add wave -position end -color "Green Yellow" -divider "SPI module"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_rst
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_enable
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_load
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_in
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_out
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_busy
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_dre
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_stc
# 
# add wave -position end -color cyan -divider "Jitter Cleaner"
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_reset
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_ref_sel
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_0
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_1
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# do restart.do
# update
# restart -f
# run 6 us
# Start
# ____________
# Finish
# wave zoom range 0ns 0.5us
# 0 ps
# 500 ns
do llrf_afe_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32_signed.v 
# -- Compiling module divide_32_signed
# 
# Top level modules:
# 	divide_32_signed
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/ram_2p_2kB_32b.v 
# -- Compiling module ram_2p_2kB_32b
# 
# Top level modules:
# 	ram_2p_2kB_32b
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/pf.sv 
# -- Compiling module pfr
# -- Compiling module rst_m
# -- Compiling module pf
# 
# Top level modules:
# 	pfr
# 	rst_m
# 	pf
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:16 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/led_processor.sv 
# -- Compiling module led_processor
# -- Compiling module led_processor_tb
# 
# Top level modules:
# 	led_processor_tb
# End time: 17:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avmm_iface.sv 
# -- Compiling interface avmm_if
# 
# Top level modules:
# 	--none--
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/spi/spi.sv 
# -- Compiling package common
# -- Compiling package spi_sv_unit
# -- Importing package common
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/avalonMM_to_RAM.sv 
# -- Compiling module avalonMM_to_RAM
# 
# Top level modules:
# 	avalonMM_to_RAM
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv 
# -- Compiling module reg_interface
# -- Compiling module reg_interface_tb
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/reg_interface.sv(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reg_interface_tb
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_shift_calculation.sv 
# -- Compiling module phase_shift_calculation
# -- Compiling module phase_shift_calculation_tb
# 
# Top level modules:
# 	phase_shift_calculation_tb
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:17 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# 
# Top level modules:
# 	llrf_afe
# End time: 17:09:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:18 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:09:18 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:18 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 17:09:18 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:18 on Jun 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/jitter_cleaner_ctrl.sv 
# -- Compiling module jitter_cleaner_ctrl
# -- Compiling module jc_ctrl_tb
# 
# Top level modules:
# 	jc_ctrl_tb
# End time: 17:09:18 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  jc_ctrl_tb
# End time: 17:09:19 on Jun 02,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" jc_ctrl_tb 
# Start time: 17:09:19 on Jun 02,2022
# Loading sv_std.std
# Loading work.jc_ctrl_tb
# Loading work.jitter_cleaner_ctrl
# Loading work.common
# Loading work.spi_sv_unit
# Loading work.spi
# Loading work.pf
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_jc_ctrl.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft61th5v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft61th5v
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/reset
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/start
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/active
# add wave -position end -color green -radix hexadecimal  sim:/jc_ctrl_tb/ready
# 
# add wave -position end -color green -divider "SPI_OUT"
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_cs
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sclk
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdi
# add wave -position end -color yellow -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_sdo
# 
# add wave -position end -color white -divider "Internal var"
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_start
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_busy
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_stop
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/transaction_num
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/data_byte_cnter
# add wave -position end -color white -radix decimal  sim:/jc_ctrl_tb/jc_ctrl_0/total_data_leng
# add wave -position end -color white -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/ctrl_word
# 
# add wave -position end -color "Green Yellow" -divider "SPI module"
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_rst
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_enable
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_load
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_in
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_data_out
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_busy
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_dre
# add wave -position end -color "Green Yellow" -radix hexadecimal  sim:/jc_ctrl_tb/jc_ctrl_0/spi_stc
# 
# add wave -position end -color cyan -divider "Jitter Cleaner"
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_reset
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_dds_pll_ref_sel
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_0
# add wave -position end -color cyan -radix hexadecimal  sim:/jc_ctrl_tb/int_status_1
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# do restart.do
# update
# restart -f
# run 6 us
# Start
# ____________
# Finish
# wave zoom range 0ns 0.5us
# 0 ps
# 500 ns
