[{"id": "/shl", "desc": ["Returns the left shift of the arguments. Defined over ℝ × ℕ."], "sig": [], "parent": "/", "categories": ["/DocBitsOperators"], "type": "function", "title": "left shift", "lang": ""}, {"id": "/shl-c_base-cpu-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi64 nsimd_shl_cpu_i64(nsimd_cpu_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-cpu-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi32 nsimd_shl_cpu_i32(nsimd_cpu_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-cpu-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi16 nsimd_shl_cpu_i16(nsimd_cpu_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-cpu-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi8 nsimd_shl_cpu_i8(nsimd_cpu_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-cpu-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu64 nsimd_shl_cpu_u64(nsimd_cpu_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-cpu-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu32 nsimd_shl_cpu_u32(nsimd_cpu_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-cpu-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu16 nsimd_shl_cpu_u16(nsimd_cpu_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-cpu-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu8 nsimd_shl_cpu_u8(nsimd_cpu_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi64 nsimd_shl_sse2_i64(nsimd_sse2_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi32 nsimd_shl_sse2_i32(nsimd_sse2_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi16 nsimd_shl_sse2_i16(nsimd_sse2_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi8 nsimd_shl_sse2_i8(nsimd_sse2_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu64 nsimd_shl_sse2_u64(nsimd_sse2_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu32 nsimd_shl_sse2_u32(nsimd_sse2_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu16 nsimd_shl_sse2_u16(nsimd_sse2_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse2-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu8 nsimd_shl_sse2_u8(nsimd_sse2_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi64 nsimd_shl_sse42_i64(nsimd_sse42_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi32 nsimd_shl_sse42_i32(nsimd_sse42_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi16 nsimd_shl_sse42_i16(nsimd_sse42_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi8 nsimd_shl_sse42_i8(nsimd_sse42_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu64 nsimd_shl_sse42_u64(nsimd_sse42_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu32 nsimd_shl_sse42_u32(nsimd_sse42_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu16 nsimd_shl_sse42_u16(nsimd_sse42_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sse42-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu8 nsimd_shl_sse42_u8(nsimd_sse42_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi64 nsimd_shl_avx_i64(nsimd_avx_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi32 nsimd_shl_avx_i32(nsimd_avx_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi16 nsimd_shl_avx_i16(nsimd_avx_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi8 nsimd_shl_avx_i8(nsimd_avx_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu64 nsimd_shl_avx_u64(nsimd_avx_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu32 nsimd_shl_avx_u32(nsimd_avx_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu16 nsimd_shl_avx_u16(nsimd_avx_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu8 nsimd_shl_avx_u8(nsimd_avx_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi64 nsimd_shl_fma4_i64(nsimd_fma4_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi32 nsimd_shl_fma4_i32(nsimd_fma4_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi16 nsimd_shl_fma4_i16(nsimd_fma4_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi8 nsimd_shl_fma4_i8(nsimd_fma4_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu64 nsimd_shl_fma4_u64(nsimd_fma4_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu32 nsimd_shl_fma4_u32(nsimd_fma4_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu16 nsimd_shl_fma4_u16(nsimd_fma4_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-fma4-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu8 nsimd_shl_fma4_u8(nsimd_fma4_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi64 nsimd_shl_avx2_i64(nsimd_avx2_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi32 nsimd_shl_avx2_i32(nsimd_avx2_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi16 nsimd_shl_avx2_i16(nsimd_avx2_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi8 nsimd_shl_avx2_i8(nsimd_avx2_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu64 nsimd_shl_avx2_u64(nsimd_avx2_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu32 nsimd_shl_avx2_u32(nsimd_avx2_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu16 nsimd_shl_avx2_u16(nsimd_avx2_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx2-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu8 nsimd_shl_avx2_u8(nsimd_avx2_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi64 nsimd_shl_avx512_knl_i64(nsimd_avx512_knl_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi32 nsimd_shl_avx512_knl_i32(nsimd_avx512_knl_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi16 nsimd_shl_avx512_knl_i16(nsimd_avx512_knl_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi8 nsimd_shl_avx512_knl_i8(nsimd_avx512_knl_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu64 nsimd_shl_avx512_knl_u64(nsimd_avx512_knl_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu32 nsimd_shl_avx512_knl_u32(nsimd_avx512_knl_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu16 nsimd_shl_avx512_knl_u16(nsimd_avx512_knl_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_knl-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu8 nsimd_shl_avx512_knl_u8(nsimd_avx512_knl_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi64 nsimd_shl_avx512_skylake_i64(nsimd_avx512_skylake_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi32 nsimd_shl_avx512_skylake_i32(nsimd_avx512_skylake_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi16 nsimd_shl_avx512_skylake_i16(nsimd_avx512_skylake_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi8 nsimd_shl_avx512_skylake_i8(nsimd_avx512_skylake_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu64 nsimd_shl_avx512_skylake_u64(nsimd_avx512_skylake_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu32 nsimd_shl_avx512_skylake_u32(nsimd_avx512_skylake_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu16 nsimd_shl_avx512_skylake_u16(nsimd_avx512_skylake_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-avx512_skylake-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu8 nsimd_shl_avx512_skylake_u8(nsimd_avx512_skylake_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi64 nsimd_shl_neon128_i64(nsimd_neon128_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi32 nsimd_shl_neon128_i32(nsimd_neon128_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi16 nsimd_shl_neon128_i16(nsimd_neon128_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi8 nsimd_shl_neon128_i8(nsimd_neon128_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu64 nsimd_shl_neon128_u64(nsimd_neon128_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu32 nsimd_shl_neon128_u32(nsimd_neon128_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu16 nsimd_shl_neon128_u16(nsimd_neon128_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-neon128-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu8 nsimd_shl_neon128_u8(nsimd_neon128_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi64 nsimd_shl_aarch64_i64(nsimd_aarch64_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi32 nsimd_shl_aarch64_i32(nsimd_aarch64_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi16 nsimd_shl_aarch64_i16(nsimd_aarch64_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi8 nsimd_shl_aarch64_i8(nsimd_aarch64_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu64 nsimd_shl_aarch64_u64(nsimd_aarch64_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu32 nsimd_shl_aarch64_u32(nsimd_aarch64_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu16 nsimd_shl_aarch64_u16(nsimd_aarch64_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-aarch64-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu8 nsimd_shl_aarch64_u8(nsimd_aarch64_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-i64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi64 nsimd_shl_sve_i64(nsimd_sve_vi64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-i32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi32 nsimd_shl_sve_i32(nsimd_sve_vi32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-i16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi16 nsimd_shl_sve_i16(nsimd_sve_vi16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-i8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi8 nsimd_shl_sve_i8(nsimd_sve_vi8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-u64", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu64 nsimd_shl_sve_u64(nsimd_sve_vu64 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-u32", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu32 nsimd_shl_sve_u32(nsimd_sve_vu32 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-u16", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu16 nsimd_shl_sve_u16(nsimd_sve_vu16 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-c_base-sve-u8", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu8 nsimd_shl_sve_u8(nsimd_sve_vu8 a0, int a1)"], "title": "", "lang": "c"}, {"id": "/shl-cxx_base-cpu-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi64 shl(nsimd_cpu_vi64 a0, int a1, i64, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-cpu-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi32 shl(nsimd_cpu_vi32 a0, int a1, i32, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-cpu-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi16 shl(nsimd_cpu_vi16 a0, int a1, i16, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-cpu-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vi8 shl(nsimd_cpu_vi8 a0, int a1, i8, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-cpu-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu64 shl(nsimd_cpu_vu64 a0, int a1, u64, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-cpu-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu32 shl(nsimd_cpu_vu32 a0, int a1, u32, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-cpu-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu16 shl(nsimd_cpu_vu16 a0, int a1, u16, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-cpu-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_cpu_vu8 shl(nsimd_cpu_vu8 a0, int a1, u8, cpu)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi64 shl(nsimd_sse2_vi64 a0, int a1, i64, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi32 shl(nsimd_sse2_vi32 a0, int a1, i32, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi16 shl(nsimd_sse2_vi16 a0, int a1, i16, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vi8 shl(nsimd_sse2_vi8 a0, int a1, i8, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu64 shl(nsimd_sse2_vu64 a0, int a1, u64, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu32 shl(nsimd_sse2_vu32 a0, int a1, u32, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu16 shl(nsimd_sse2_vu16 a0, int a1, u16, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse2-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse2_vu8 shl(nsimd_sse2_vu8 a0, int a1, u8, sse2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi64 shl(nsimd_sse42_vi64 a0, int a1, i64, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi32 shl(nsimd_sse42_vi32 a0, int a1, i32, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi16 shl(nsimd_sse42_vi16 a0, int a1, i16, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vi8 shl(nsimd_sse42_vi8 a0, int a1, i8, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu64 shl(nsimd_sse42_vu64 a0, int a1, u64, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu32 shl(nsimd_sse42_vu32 a0, int a1, u32, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu16 shl(nsimd_sse42_vu16 a0, int a1, u16, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sse42-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sse42_vu8 shl(nsimd_sse42_vu8 a0, int a1, u8, sse42)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi64 shl(nsimd_avx_vi64 a0, int a1, i64, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi32 shl(nsimd_avx_vi32 a0, int a1, i32, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi16 shl(nsimd_avx_vi16 a0, int a1, i16, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vi8 shl(nsimd_avx_vi8 a0, int a1, i8, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu64 shl(nsimd_avx_vu64 a0, int a1, u64, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu32 shl(nsimd_avx_vu32 a0, int a1, u32, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu16 shl(nsimd_avx_vu16 a0, int a1, u16, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx_vu8 shl(nsimd_avx_vu8 a0, int a1, u8, avx)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi64 shl(nsimd_fma4_vi64 a0, int a1, i64, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi32 shl(nsimd_fma4_vi32 a0, int a1, i32, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi16 shl(nsimd_fma4_vi16 a0, int a1, i16, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vi8 shl(nsimd_fma4_vi8 a0, int a1, i8, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu64 shl(nsimd_fma4_vu64 a0, int a1, u64, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu32 shl(nsimd_fma4_vu32 a0, int a1, u32, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu16 shl(nsimd_fma4_vu16 a0, int a1, u16, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-fma4-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_fma4_vu8 shl(nsimd_fma4_vu8 a0, int a1, u8, fma4)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi64 shl(nsimd_avx2_vi64 a0, int a1, i64, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi32 shl(nsimd_avx2_vi32 a0, int a1, i32, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi16 shl(nsimd_avx2_vi16 a0, int a1, i16, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vi8 shl(nsimd_avx2_vi8 a0, int a1, i8, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu64 shl(nsimd_avx2_vu64 a0, int a1, u64, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu32 shl(nsimd_avx2_vu32 a0, int a1, u32, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu16 shl(nsimd_avx2_vu16 a0, int a1, u16, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx2-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx2_vu8 shl(nsimd_avx2_vu8 a0, int a1, u8, avx2)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi64 shl(nsimd_avx512_knl_vi64 a0, int a1, i64, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi32 shl(nsimd_avx512_knl_vi32 a0, int a1, i32, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi16 shl(nsimd_avx512_knl_vi16 a0, int a1, i16, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vi8 shl(nsimd_avx512_knl_vi8 a0, int a1, i8, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu64 shl(nsimd_avx512_knl_vu64 a0, int a1, u64, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu32 shl(nsimd_avx512_knl_vu32 a0, int a1, u32, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu16 shl(nsimd_avx512_knl_vu16 a0, int a1, u16, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_knl-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_knl_vu8 shl(nsimd_avx512_knl_vu8 a0, int a1, u8, avx512_knl)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi64 shl(nsimd_avx512_skylake_vi64 a0, int a1, i64, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi32 shl(nsimd_avx512_skylake_vi32 a0, int a1, i32, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi16 shl(nsimd_avx512_skylake_vi16 a0, int a1, i16, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vi8 shl(nsimd_avx512_skylake_vi8 a0, int a1, i8, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu64 shl(nsimd_avx512_skylake_vu64 a0, int a1, u64, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu32 shl(nsimd_avx512_skylake_vu32 a0, int a1, u32, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu16 shl(nsimd_avx512_skylake_vu16 a0, int a1, u16, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-avx512_skylake-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_avx512_skylake_vu8 shl(nsimd_avx512_skylake_vu8 a0, int a1, u8, avx512_skylake)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi64 shl(nsimd_neon128_vi64 a0, int a1, i64, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi32 shl(nsimd_neon128_vi32 a0, int a1, i32, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi16 shl(nsimd_neon128_vi16 a0, int a1, i16, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vi8 shl(nsimd_neon128_vi8 a0, int a1, i8, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu64 shl(nsimd_neon128_vu64 a0, int a1, u64, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu32 shl(nsimd_neon128_vu32 a0, int a1, u32, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu16 shl(nsimd_neon128_vu16 a0, int a1, u16, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-neon128-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_neon128_vu8 shl(nsimd_neon128_vu8 a0, int a1, u8, neon128)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi64 shl(nsimd_aarch64_vi64 a0, int a1, i64, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi32 shl(nsimd_aarch64_vi32 a0, int a1, i32, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi16 shl(nsimd_aarch64_vi16 a0, int a1, i16, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vi8 shl(nsimd_aarch64_vi8 a0, int a1, i8, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu64 shl(nsimd_aarch64_vu64 a0, int a1, u64, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu32 shl(nsimd_aarch64_vu32 a0, int a1, u32, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu16 shl(nsimd_aarch64_vu16 a0, int a1, u16, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-aarch64-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_aarch64_vu8 shl(nsimd_aarch64_vu8 a0, int a1, u8, aarch64)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-i64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi64 shl(nsimd_sve_vi64 a0, int a1, i64, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-i32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi32 shl(nsimd_sve_vi32 a0, int a1, i32, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-i16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi16 shl(nsimd_sve_vi16 a0, int a1, i16, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-i8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vi8 shl(nsimd_sve_vi8 a0, int a1, i8, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-u64", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu64 shl(nsimd_sve_vu64 a0, int a1, u64, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-u32", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu32 shl(nsimd_sve_vu32 a0, int a1, u32, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-u16", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu16 shl(nsimd_sve_vu16 a0, int a1, u16, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_base-sve-u8", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["nsimd_sve_vu8 shl(nsimd_sve_vu8 a0, int a1, u8, sve)"], "title": "", "lang": "cpp"}, {"id": "/shl-c_base", "desc": [], "parent": "/c_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["#define vshl(a0, a1, type)", "#define vshl_e(a0, a1, type, simd_ext)"], "title": "", "lang": "c"}, {"id": "/shl-cxx_base", "desc": [], "parent": "/cxx_base", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["template <typename A0, typename A1, typename T> typename simd_traits<T, NSIMD_SIMD>::simd_vector shl(A0 a0, A1 a1, T);"], "title": "", "lang": "cpp"}, {"id": "/shl-cxx_adv", "desc": [], "parent": "/cxx_adv", "categories": ["/DocBitsOperators"], "type": "function", "withdoc": "/shl", "sig": ["template <typename T, typename SimdExt, typename A1> pack<T, 1, SimdExt> shl(pack<T, 1, SimdExt> const& a0, A1 a1);", "template <typename T, int N, typename SimdExt, typename A1> pack<T, N, SimdExt> shl(pack<T, N, SimdExt> const& a0, A1 a1);", "template <typename T, typename SimdExt, typename A1> pack<T, 1, SimdExt> operator<<(pack<T, 1, SimdExt> const& a0, A1 a1);", "template <typename T, int N, typename SimdExt, typename A1> pack<T, N, SimdExt> operator<<(pack<T, N, SimdExt> const& a0, A1 a1);"], "title": "", "lang": "cpp"}]