INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link
	Log files: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/logs/link
INFO: [v++ 60-1657] Initializing dispatch client.
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin.link_summary, at Sat Aug  8 08:25:01 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Aug  8 08:25:01 2020
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html', at Sat Aug  8 08:25:03 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u250_xdma_201830_2/hw/xilinx_u250_xdma_201830_2.dsa'
INFO: [v++ 60-1302] Platform 'xilinx_u250_xdma_201830_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_xdma_201830_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [08:25:13] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --target hw --output_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int --temp_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Aug  8 08:25:16 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xo_files/myproject_kernel.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [08:25:16] build_xd_ip_db started: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/xilinx_u250_xdma_201830_2.hpfm -clkid 0 -ip /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/iprepo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0,krnl_rtl -o /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [08:25:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1404.234 ; gain = 0.000 ; free physical = 137229 ; free virtual = 170246
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [08:25:22] cfgen started: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/cfgen -dmclkid 0 -r /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_rtl, num: 1  {krnl_rtl_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_rtl_1.fifo_in to DDR[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_rtl_1.fifo_out to DDR[0]
INFO: [SYSTEM_LINK 82-37] [08:25:26] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1404.234 ; gain = 0.000 ; free physical = 133129 ; free virtual = 166147
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [08:25:26] cf2bd started: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/_sysl/.xsd --temp_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link --output_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [08:25:31] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1404.234 ; gain = 0.000 ; free physical = 126898 ; free virtual = 159971
INFO: [v++ 60-1441] [08:25:31] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 126885 ; free virtual = 159955
INFO: [v++ 60-1443] [08:25:31] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/sdsl.dat -rtd /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/cf2sw.rtd -xclbin /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xclbin_orig.xml -o /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [08:25:33] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 133430 ; free virtual = 166551
INFO: [v++ 60-1443] [08:25:33] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [08:25:35] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 135193 ; free virtual = 168319
INFO: [v++ 60-1443] [08:25:35] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u250_xdma_201830_2 --remote_ip_cache /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/.ipcache --user_ip_repo_paths /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/myproject_prj/solution1/impl/ip --output_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int --log_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/logs/link --report_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link --config /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/vplConfig.ini -k /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link --no-info --iprepo /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 --messageDb /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link/vpl.pb /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link

****** vpl v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u250_xdma_201830_2
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/hw_platform
[08:26:11] Run vpl: Step create_project: Started
Creating Vivado project.
[08:26:14] Run vpl: Step create_project: Completed
[08:26:14] Run vpl: Step create_bd: Started
[08:27:31] Run vpl: Step create_bd: RUNNING...
[08:28:10] Run vpl: Step create_bd: Completed
[08:28:10] Run vpl: Step update_bd: Started
[08:28:10] Run vpl: Step update_bd: Completed
[08:28:10] Run vpl: Step generate_target: Started
[08:29:27] Run vpl: Step generate_target: RUNNING...
[08:30:42] Run vpl: Step generate_target: RUNNING...
[08:31:30] Run vpl: Step generate_target: Completed
[08:31:30] Run vpl: Step config_hw_runs: Started
[08:31:36] Run vpl: Step config_hw_runs: Completed
[08:31:36] Run vpl: Step synth: Started
[08:32:07] Block-level synthesis in progress, 0 of 30 jobs complete, 8 jobs running.
[08:32:37] Block-level synthesis in progress, 5 of 30 jobs complete, 8 jobs running.
[08:33:07] Block-level synthesis in progress, 10 of 30 jobs complete, 8 jobs running.
[08:33:39] Block-level synthesis in progress, 15 of 30 jobs complete, 3 jobs running.
[08:34:09] Block-level synthesis in progress, 20 of 30 jobs complete, 3 jobs running.
[08:34:39] Block-level synthesis in progress, 25 of 30 jobs complete, 3 jobs running.
[08:35:09] Block-level synthesis in progress, 26 of 30 jobs complete, 3 jobs running.
[08:35:39] Block-level synthesis in progress, 26 of 30 jobs complete, 3 jobs running.
[08:36:10] Block-level synthesis in progress, 26 of 30 jobs complete, 3 jobs running.
[08:36:40] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:37:10] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:37:40] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:38:11] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:38:41] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:39:11] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:39:41] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:40:12] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:40:42] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:41:12] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:41:42] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:42:13] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:42:43] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:43:13] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:43:43] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:44:13] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:44:44] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:45:14] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:45:44] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:46:14] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:46:45] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:47:15] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[08:47:45] Block-level synthesis in progress, 28 of 30 jobs complete, 1 job running.
[08:48:15] Block-level synthesis in progress, 28 of 30 jobs complete, 2 jobs running.
[08:48:46] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[08:49:16] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[08:49:46] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[08:50:16] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[08:50:47] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[08:51:17] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[08:51:47] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[08:52:17] Block-level synthesis in progress, 30 of 30 jobs complete, 0 jobs running.
[08:52:47] Top-level synthesis in progress.
[08:53:18] Top-level synthesis in progress.
[08:53:48] Top-level synthesis in progress.
[08:54:18] Top-level synthesis in progress.
[08:54:49] Top-level synthesis in progress.
[08:55:19] Top-level synthesis in progress.
[08:55:49] Top-level synthesis in progress.
[08:56:19] Top-level synthesis in progress.
[08:56:50] Top-level synthesis in progress.
[08:57:19] Run vpl: Step synth: Completed
[08:57:19] Run vpl: Step impl: Started
[09:27:01] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 01m 23s 

[09:27:01] Starting logic optimization..
[09:28:02] Phase 1 Generate And Synthesize MIG Cores
[09:32:04] Phase 2 Generate And Synthesize Debug Cores
[09:35:06] Phase 3 Retarget
[09:35:36] Phase 4 Constant propagation
[09:35:36] Phase 5 Sweep
[09:36:37] Phase 6 BUFG optimization
[09:36:37] Phase 7 Shift Register Optimization
[09:37:07] Phase 8 Post Processing Netlist
[09:38:38] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 11m 36s 

[09:38:38] Starting logic placement..
[09:39:38] Phase 1 Placer Initialization
[09:39:38] Phase 1.1 Placer Initialization Netlist Sorting
[09:43:41] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[09:45:12] Phase 1.3 Build Placer Netlist Model
[09:47:43] Phase 1.4 Constrain Clocks/Macros
[09:48:14] Phase 2 Global Placement
[09:48:14] Phase 2.1 Floorplanning
[09:49:14] Phase 2.1.1 Partition Driven Placement
[09:49:14] Phase 2.1.1.1 PBP: Partition Driven Placement
[09:49:45] Phase 2.1.1.2 PBP: Clock Region Placement
[09:51:16] Phase 2.1.1.3 PBP: Compute Congestion
[09:51:16] Phase 2.1.1.4 PBP: UpdateTiming
[09:51:46] Phase 2.1.1.5 PBP: Add part constraints
[09:52:17] Phase 2.2 Global Placement Core
[10:00:23] Phase 2.2.1 Physical Synthesis In Placer
[10:03:25] Phase 3 Detail Placement
[10:03:25] Phase 3.1 Commit Multi Column Macros
[10:03:56] Phase 3.2 Commit Most Macros & LUTRAMs
[10:04:26] Phase 3.3 Area Swap Optimization
[10:04:56] Phase 3.4 Pipeline Register Optimization
[10:04:56] Phase 3.5 IO Cut Optimizer
[10:04:56] Phase 3.6 Fast Optimization
[10:05:27] Phase 3.7 Small Shape DP
[10:05:27] Phase 3.7.1 Small Shape Clustering
[10:06:27] Phase 3.7.2 Flow Legalize Slice Clusters
[10:06:27] Phase 3.7.3 Slice Area Swap
[10:07:59] Phase 3.8 Place Remaining
[10:08:29] Phase 3.9 Re-assign LUT pins
[10:08:59] Phase 3.10 Pipeline Register Optimization
[10:08:59] Phase 3.11 Fast Optimization
[10:10:00] Phase 4 Post Placement Optimization and Clean-Up
[10:10:00] Phase 4.1 Post Commit Optimization
[10:11:31] Phase 4.1.1 Post Placement Optimization
[10:11:31] Phase 4.1.1.1 BUFG Insertion
[10:11:31] Phase 1 Physical Synthesis Initialization
[10:12:32] Phase 4.1.1.2 BUFG Replication
[10:15:34] Phase 4.1.1.3 Replication
[10:16:05] Phase 4.2 Post Placement Cleanup
[10:17:05] Phase 4.3 Placer Reporting
[10:17:36] Phase 4.4 Final Placement Cleanup
[10:27:13] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 48m 34s 

[10:27:13] Starting logic routing..
[10:28:13] Phase 1 Build RT Design
[10:29:45] Phase 2 Router Initialization
[10:29:45] Phase 2.1 Create Timer
[10:30:15] Phase 2.2 Fix Topology Constraints
[10:30:15] Phase 2.3 Pre Route Cleanup
[10:30:45] Phase 2.4 Global Clock Net Routing
[10:31:16] Phase 2.5 Update Timing
[10:34:18] Phase 2.6 Update Timing for Bus Skew
[10:34:18] Phase 2.6.1 Update Timing
[10:35:49] Phase 3 Initial Routing
[10:35:49] Phase 3.1 Global Routing
[10:35:49] Phase 3.2 Global Routing
[10:37:20] Phase 4 Rip-up And Reroute
[10:37:20] Phase 4.1 Global Iteration 0
[10:43:55] Phase 4.2 Global Iteration 1
[10:47:28] Phase 4.3 Global Iteration 2
[10:50:30] Phase 4.4 Global Iteration 3
[10:54:03] Phase 4.5 Global Iteration 4
[10:57:35] Phase 4.6 Global Iteration 5
[11:00:07] Phase 4.7 Global Iteration 6
[11:02:09] Phase 5 Delay and Skew Optimization
[11:02:09] Phase 5.1 Delay CleanUp
[11:02:09] Phase 5.1.1 Update Timing
[11:03:09] Phase 5.1.2 Update Timing
[11:04:10] Phase 5.2 Clock Skew Optimization
[11:04:40] Phase 6 Post Hold Fix
[11:04:40] Phase 6.1 Hold Fix Iter
[11:04:40] Phase 6.1.1 Update Timing
[11:06:12] Phase 7 Leaf Clock Prog Delay Opt
[11:08:13] Phase 7.1 Delay CleanUp
[11:08:13] Phase 7.1.1 Update Timing
[11:09:14] Phase 7.1.2 Update Timing
[11:10:15] Phase 7.2 Hold Fix Iter
[11:10:15] Phase 7.2.1 Update Timing
[11:12:16] Phase 7.3 Global Iteration for Hold
[11:12:16] Phase 7.3.1 Update Timing
[11:14:48] Phase 8 Route finalize
[11:14:48] Phase 9 Verifying routed nets
[11:15:18] Phase 10 Depositing Routes
[11:16:19] Phase 11 Post Router Timing
[11:16:49] Phase 12 Physical Synthesis in Router
[11:16:49] Phase 12.1 Physical Synthesis Initialization
[11:18:20] Phase 12.2 Critical Path Optimization
[11:19:21] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 52m 08s 

[11:19:21] Starting bitstream generation..
[11:30:29] Creating bitmap...
[11:39:36] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[11:39:36] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 20m 14s 
[11:39:56] Run vpl: Step impl: Completed
[11:39:57] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [11:39:58] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:42 ; elapsed = 03:14:23 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 135555 ; free virtual = 169891
INFO: [v++ 60-1443] [11:39:58] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 284, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/address_map.xml -sdsl /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/sdsl.dat -xclbin /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.rtd -o /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [11:40:00] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 135556 ; free virtual = 169893
INFO: [v++ 60-1443] [11:40:00] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 17:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 58162699 bytes
Format : RAW
File   : '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3078 bytes
Format : JSON
File   : '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3140 bytes
Format : RAW
File   : '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 7046 bytes
Format : RAW
File   : '/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (58187167 bytes) to the output file: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [11:40:00] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 135501 ; free virtual = 169892
INFO: [v++ 60-1443] [11:40:00] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin.info --input /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [11:40:01] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 135500 ; free virtual = 169891
INFO: [v++ 60-1443] [11:40:01] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link
INFO: [v++ 60-1441] [11:40:01] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1438.891 ; gain = 0.000 ; free physical = 135500 ; free virtual = 169891
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt
INFO: [v++ 60-586] Created /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.ltx
INFO: [v++ 60-586] Created myproject_kernel.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html
	Timing Report: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link/imp/xilinx_u250_xdma_201830_2_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/logs/link/vivado.log
	Steps Log File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 15m 10s
INFO: [v++ 60-1653] Closing dispatch client.
