From 0f73c6a91dc4c48bacf6a250f16af614613ad710 Mon Sep 17 00:00:00 2001
From: Jose Martins <josemartins90@gmail.com>
Date: Sat, 1 Apr 2023 21:23:31 +0100
Subject: [PATCH 1/2] enable shared caches for cortex-r

Signed-off-by: Jose Martins <josemartins90@gmail.com>
---
 arch/arm/core/aarch32/mpu/arm_mpu.c              | 2 +-
 arch/arm64/core/cortex_r/arm_mpu.c               | 2 +-
 include/zephyr/arch/arm/aarch32/mpu/arm_mpu_v8.h | 8 ++++----
 include/zephyr/arch/arm64/cortex_r/arm_mpu.h     | 6 +++---
 4 files changed, 9 insertions(+), 9 deletions(-)

diff --git a/arch/arm/core/aarch32/mpu/arm_mpu.c b/arch/arm/core/aarch32/mpu/arm_mpu.c
index f41f497e..b9469375 100644
--- a/arch/arm/core/aarch32/mpu/arm_mpu.c
+++ b/arch/arm/core/aarch32/mpu/arm_mpu.c
@@ -147,7 +147,7 @@ void arm_core_mpu_enable(void)
 	uint32_t val;
 
 	val = __get_SCTLR();
-	val |= SCTLR_MPU_ENABLE;
+	val |= SCTLR_MPU_ENABLE | SCTLR_C_BIT | SCTLR_I_BIT;
 	__set_SCTLR(val);
 
 	/* Make sure that all the registers are set before proceeding */
diff --git a/arch/arm64/core/cortex_r/arm_mpu.c b/arch/arm64/core/cortex_r/arm_mpu.c
index 58b7dcd1..7371e804 100644
--- a/arch/arm64/core/cortex_r/arm_mpu.c
+++ b/arch/arm64/core/cortex_r/arm_mpu.c
@@ -73,7 +73,7 @@ void arm_core_mpu_enable(void)
 	uint64_t val;
 
 	val = read_sctlr_el1();
-	val |= SCTLR_M_BIT;
+	val |= SCTLR_M_BIT | SCTLR_C_BIT | SCTLR_I_BIT;
 	write_sctlr_el1(val);
 	dsb();
 	isb();
diff --git a/include/zephyr/arch/arm/aarch32/mpu/arm_mpu_v8.h b/include/zephyr/arch/arm/aarch32/mpu/arm_mpu_v8.h
index 67a5a365..59ebf4fc 100644
--- a/include/zephyr/arch/arm/aarch32/mpu/arm_mpu_v8.h
+++ b/include/zephyr/arch/arm/aarch32/mpu/arm_mpu_v8.h
@@ -191,7 +191,7 @@
 #define REGION_RAM_ATTR(limit)						    \
 	{								    \
 		.rbar = NOT_EXEC |					    \
-			P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
+			P_RW_U_NA_Msk | INNER_SHAREABLE_Msk, /* AP, XN, SH */ \
 		/* Cache-ability */					    \
 		.mair_idx = MPU_MAIR_INDEX_SRAM,			    \
 		.r_limit = limit - 1,  /* Region Limit */		    \
@@ -199,7 +199,7 @@
 
 #define REGION_RAM_TEXT_ATTR(limit)					    \
 	{								    \
-		.rbar = P_RO_U_RO_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
+		.rbar = P_RO_U_RO_Msk | INNER_SHAREABLE_Msk, /* AP, XN, SH */ \
 		/* Cache-ability */					    \
 		.mair_idx = MPU_MAIR_INDEX_SRAM,			    \
 		.r_limit = limit - 1,  /* Region Limit */		    \
@@ -208,7 +208,7 @@
 #define REGION_RAM_RO_ATTR(limit)					    \
 	{								    \
 		.rbar = NOT_EXEC |					    \
-			P_RO_U_RO_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
+			P_RO_U_RO_Msk | INNER_SHAREABLE_Msk, /* AP, XN, SH */ \
 		/* Cache-ability */					    \
 		.mair_idx = MPU_MAIR_INDEX_SRAM,			    \
 		.r_limit = limit - 1,  /* Region Limit */		    \
@@ -248,7 +248,7 @@
 #define REGION_RAM_ATTR(base, size) \
 	{\
 		.rbar = NOT_EXEC | \
-			P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
+			P_RW_U_NA_Msk | INNER_SHAREABLE_Msk, /* AP, XN, SH */ \
 		/* Cache-ability */ \
 		.mair_idx = MPU_MAIR_INDEX_SRAM, \
 		.r_limit = REGION_LIMIT_ADDR(base, size),  /* Region Limit */ \
diff --git a/include/zephyr/arch/arm64/cortex_r/arm_mpu.h b/include/zephyr/arch/arm64/cortex_r/arm_mpu.h
index e3944a77..63b37871 100644
--- a/include/zephyr/arch/arm64/cortex_r/arm_mpu.h
+++ b/include/zephyr/arch/arm64/cortex_r/arm_mpu.h
@@ -143,7 +143,7 @@
 #define REGION_RAM_ATTR						      \
 	{							      \
 		/* AP, XN, SH */				      \
-		.rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
+		.rbar = NOT_EXEC | P_RW_U_NA_Msk | INNER_SHAREABLE_Msk, \
 		/* Cache-ability */				      \
 		.mair_idx = MPU_MAIR_INDEX_SRAM,		      \
 	}
@@ -151,7 +151,7 @@
 #define REGION_RAM_TEXT_ATTR				   \
 	{						   \
 		/* AP, XN, SH */			   \
-		.rbar = P_RO_U_RO_Msk | NON_SHAREABLE_Msk, \
+		.rbar = P_RO_U_RO_Msk | INNER_SHAREABLE_Msk, \
 		/* Cache-ability */			   \
 		.mair_idx = MPU_MAIR_INDEX_SRAM,	   \
 	}
@@ -159,7 +159,7 @@
 #define REGION_RAM_RO_ATTR					      \
 	{							      \
 		/* AP, XN, SH */				      \
-		.rbar = NOT_EXEC | P_RO_U_RO_Msk | NON_SHAREABLE_Msk, \
+		.rbar = NOT_EXEC | P_RO_U_RO_Msk | INNER_SHAREABLE_Msk  , \
 		/* Cache-ability */				      \
 		.mair_idx = MPU_MAIR_INDEX_SRAM,		      \
 	}
-- 
2.34.1

