Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Jan 14 20:45:50 2024
| Host         : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file hdl_16_1_1_2/utilization_hier.post_pr.txt
| Design       : fullSysGen
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------+----------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|               Instance               |           Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------+----------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| fullSysGen                           |                      (top) |      22842 |      20846 |    1996 |    0 | 21785 |    112 |     16 |    0 |          0 |
|   (fullSysGen)                       |                      (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|   continuationAllocationSide         | continuationAllocationSide |       1617 |        921 |     696 |    0 |  3520 |      0 |      0 |    0 |          0 |
|     continuationNetwork              |                contNetwork |        817 |        177 |     640 |    0 |  2275 |      0 |      0 |    0 |          0 |
|       casServers_0                   |             contAddrServer |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_1                   |         contAddrServer_151 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_10                  |         contAddrServer_152 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_11                  |         contAddrServer_153 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_12                  |         contAddrServer_154 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_13                  |         contAddrServer_155 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_14                  |         contAddrServer_156 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_15                  |         contAddrServer_157 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_2                   |         contAddrServer_158 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_3                   |         contAddrServer_159 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_4                   |         contAddrServer_160 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_5                   |         contAddrServer_161 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_6                   |         contAddrServer_162 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_7                   |         contAddrServer_163 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_8                   |         contAddrServer_164 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_9                   |         contAddrServer_165 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       networkUnits_0                 |            contAddrNtwUnit |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_1                 |        contAddrNtwUnit_166 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_10                |        contAddrNtwUnit_167 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_11                |        contAddrNtwUnit_168 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_12                |        contAddrNtwUnit_169 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_13                |        contAddrNtwUnit_170 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_14                |        contAddrNtwUnit_171 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_15                |        contAddrNtwUnit_172 |          1 |          1 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       networkUnits_2                 |        contAddrNtwUnit_173 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_3                 |        contAddrNtwUnit_174 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_4                 |        contAddrNtwUnit_175 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_5                 |        contAddrNtwUnit_176 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_6                 |        contAddrNtwUnit_177 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_7                 |        contAddrNtwUnit_178 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_8                 |        contAddrNtwUnit_179 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_9                 |        contAddrNtwUnit_180 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       queues_0                       |                  contQueue |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_210 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_1                       |              contQueue_181 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_209 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_10                      |              contQueue_182 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_208 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_11                      |              contQueue_183 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_207 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_12                      |              contQueue_184 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_206 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_13                      |              contQueue_185 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_205 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_14                      |              contQueue_186 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_204 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_15                      |              contQueue_187 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_203 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_2                       |              contQueue_188 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_202 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_3                       |              contQueue_189 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_201 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_4                       |              contQueue_190 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_200 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_5                       |              contQueue_191 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_199 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_6                       |              contQueue_192 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_198 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_7                       |              contQueue_193 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_197 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_8                       |              contQueue_194 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_196 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_9                       |              contQueue_195 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                    Queue_4 |         47 |          7 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       vcasNetworkUnits_0             |         contAddrNtwUnitCAS |          6 |          6 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|     vcas_0                           |         virtContAddrServer |        800 |        744 |      56 |    0 |  1245 |      0 |      0 |    0 |          0 |
|       (vcas_0)                       |         virtContAddrServer |        515 |        515 |       0 |    0 |  1230 |      0 |      0 |    0 |          0 |
|       rdReq__deq                     |                  Queue_148 |         75 |         71 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|       wrReqData__deq                 |                Queue_2_149 |        126 |         78 |      48 |    0 |     5 |      0 |      0 |    0 |          0 |
|       wrReq__deq                     |                  Queue_150 |         84 |         80 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|   stealSide                          |                  stealSide |      18020 |      17816 |     204 |    0 | 15294 |    112 |     16 |    0 |          0 |
|     stealNW_TQ                       |                 stealNW_TQ |      16078 |      16078 |       0 |    0 | 14737 |    112 |     16 |    0 |          0 |
|       (stealNW_TQ)                   |                 stealNW_TQ |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       stealNet                       |               stealNetwork |       2001 |       2001 |       0 |    0 |  4966 |      0 |      0 |    0 |          0 |
|         ctrlunits_0                  |       stealNetworkCtrlUnit |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_1                  |   stealNetworkCtrlUnit_112 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_10                 |   stealNetworkCtrlUnit_113 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_11                 |   stealNetworkCtrlUnit_114 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_12                 |   stealNetworkCtrlUnit_115 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_13                 |   stealNetworkCtrlUnit_116 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_14                 |   stealNetworkCtrlUnit_117 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_15                 |   stealNetworkCtrlUnit_118 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_16                 |   stealNetworkCtrlUnit_119 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_17                 |   stealNetworkCtrlUnit_120 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_18                 |   stealNetworkCtrlUnit_121 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_2                  |   stealNetworkCtrlUnit_122 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_3                  |   stealNetworkCtrlUnit_123 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_4                  |   stealNetworkCtrlUnit_124 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_5                  |   stealNetworkCtrlUnit_125 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_6                  |   stealNetworkCtrlUnit_126 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_7                  |   stealNetworkCtrlUnit_127 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_8                  |   stealNetworkCtrlUnit_128 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_9                  |   stealNetworkCtrlUnit_129 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         dataUnits_0                  |       stealNetworkDataUnit |         64 |         64 |       0 |    0 |   258 |      0 |      0 |    0 |          0 |
|         dataUnits_1                  |   stealNetworkDataUnit_130 |          0 |          0 |       0 |    0 |   259 |      0 |      0 |    0 |          0 |
|         dataUnits_10                 |   stealNetworkDataUnit_131 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_11                 |   stealNetworkDataUnit_132 |        129 |        129 |       0 |    0 |   262 |      0 |      0 |    0 |          0 |
|         dataUnits_12                 |   stealNetworkDataUnit_133 |        129 |        129 |       0 |    0 |   262 |      0 |      0 |    0 |          0 |
|         dataUnits_13                 |   stealNetworkDataUnit_134 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_14                 |   stealNetworkDataUnit_135 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_15                 |   stealNetworkDataUnit_136 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_16                 |   stealNetworkDataUnit_137 |          1 |          1 |       0 |    0 |   259 |      0 |      0 |    0 |          0 |
|         dataUnits_17                 |   stealNetworkDataUnit_138 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_18                 |   stealNetworkDataUnit_139 |        257 |        257 |       0 |    0 |   257 |      0 |      0 |    0 |          0 |
|         dataUnits_2                  |   stealNetworkDataUnit_140 |        129 |        129 |       0 |    0 |   262 |      0 |      0 |    0 |          0 |
|         dataUnits_3                  |   stealNetworkDataUnit_141 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_4                  |   stealNetworkDataUnit_142 |        129 |        129 |       0 |    0 |   262 |      0 |      0 |    0 |          0 |
|         dataUnits_5                  |   stealNetworkDataUnit_143 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_6                  |   stealNetworkDataUnit_144 |          1 |          1 |       0 |    0 |   259 |      0 |      0 |    0 |          0 |
|         dataUnits_7                  |   stealNetworkDataUnit_145 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_8                  |   stealNetworkDataUnit_146 |        129 |        129 |       0 |    0 |   260 |      0 |      0 |    0 |          0 |
|         dataUnits_9                  |   stealNetworkDataUnit_147 |          1 |          1 |       0 |    0 |   259 |      0 |      0 |    0 |          0 |
|       stealServers_0                 |                stealServer |        660 |        660 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_1                 |             stealServer_52 |        660 |        660 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_10                |             stealServer_53 |        656 |        656 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       stealServers_11                |             stealServer_54 |        656 |        656 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       stealServers_12                |             stealServer_55 |        656 |        656 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       stealServers_13                |             stealServer_56 |        654 |        654 |       0 |    0 |   587 |      0 |      0 |    0 |          0 |
|       stealServers_14                |             stealServer_57 |        660 |        660 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_15                |             stealServer_58 |        654 |        654 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       stealServers_2                 |             stealServer_59 |        659 |        659 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_3                 |             stealServer_60 |        657 |        657 |       0 |    0 |   589 |      0 |      0 |    0 |          0 |
|       stealServers_4                 |             stealServer_61 |        659 |        659 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       stealServers_5                 |             stealServer_62 |        656 |        656 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       stealServers_6                 |             stealServer_63 |        656 |        656 |       0 |    0 |   587 |      0 |      0 |    0 |          0 |
|       stealServers_7                 |             stealServer_64 |        660 |        660 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_8                 |             stealServer_65 |        659 |        659 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_9                 |             stealServer_66 |        657 |        657 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       taskQueues_0                   |                   hw_deque |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_0)               |                   hw_deque |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |           DualPortBRAM_110 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |      xpm_memory_tdpram_111 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |      xpm_memory_tdpram_111 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |        xpm_memory_base__14 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_1                   |                hw_deque_67 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_1)               |                hw_deque_67 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |           DualPortBRAM_108 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |      xpm_memory_tdpram_109 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |      xpm_memory_tdpram_109 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |        xpm_memory_base__13 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_10                  |                hw_deque_68 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_10)              |                hw_deque_68 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |           DualPortBRAM_106 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |      xpm_memory_tdpram_107 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |      xpm_memory_tdpram_107 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__7 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_11                  |                hw_deque_69 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_11)              |                hw_deque_69 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |           DualPortBRAM_104 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |      xpm_memory_tdpram_105 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |      xpm_memory_tdpram_105 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__6 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_12                  |                hw_deque_70 |        221 |        221 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_12)              |                hw_deque_70 |         76 |         76 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |           DualPortBRAM_102 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |      xpm_memory_tdpram_103 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |      xpm_memory_tdpram_103 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |        xpm_memory_base__15 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_13                  |                hw_deque_71 |        221 |        221 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_13)              |                hw_deque_71 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |           DualPortBRAM_100 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |      xpm_memory_tdpram_101 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |      xpm_memory_tdpram_101 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |        xpm_memory_base__12 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_14                  |                hw_deque_72 |        221 |        221 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_14)              |                hw_deque_72 |         76 |         76 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_98 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_99 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_99 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__1 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_15                  |                hw_deque_73 |        223 |        223 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_15)              |                hw_deque_73 |         78 |         78 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_96 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_97 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_97 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |            xpm_memory_base |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_2                   |                hw_deque_74 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_2)               |                hw_deque_74 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_94 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_95 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_95 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__5 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_3                   |                hw_deque_75 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_3)               |                hw_deque_75 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_92 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_93 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_93 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__4 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_4                   |                hw_deque_76 |        220 |        220 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_4)               |                hw_deque_76 |         75 |         75 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_90 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_91 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_91 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__3 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_5                   |                hw_deque_77 |        221 |        221 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_5)               |                hw_deque_77 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_88 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_89 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_89 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |        xpm_memory_base__10 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_6                   |                hw_deque_78 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_6)               |                hw_deque_78 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_86 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_87 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_87 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |        xpm_memory_base__11 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_7                   |                hw_deque_79 |        220 |        220 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_7)               |                hw_deque_79 |         75 |         75 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_84 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_85 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_85 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__2 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_8                   |                hw_deque_80 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_8)               |                hw_deque_80 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_82 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_83 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_83 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__9 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_9                   |                hw_deque_81 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_9)               |                hw_deque_81 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |               DualPortBRAM |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |          xpm_memory_tdpram |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |          xpm_memory_tdpram |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__8 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|     virtualStealServers_0            |         virtualStealServer |       1944 |       1740 |     204 |    0 |   556 |      0 |      0 |    0 |          0 |
|       (virtualStealServers_0)        |         virtualStealServer |       1075 |       1075 |       0 |    0 |   532 |      0 |      0 |    0 |          0 |
|       rdReq__deq                     |                      Queue |        138 |        134 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|       taskQueueBuffer                |                 Queue_3_50 |        442 |        294 |     148 |    0 |     9 |      0 |      0 |    0 |          0 |
|       wrReqData__deq                 |                    Queue_2 |        266 |        218 |      48 |    0 |     5 |      0 |      0 |    0 |          0 |
|       wrReq__deq                     |                   Queue_51 |         26 |         22 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|     vssRvm_0                         |              readyValidMem |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|   syncSide                           |                   syncSide |       3205 |       2109 |    1096 |    0 |  2971 |      0 |      0 |    0 |          0 |
|     argRouteRvm_0                    |            readyValidMem_2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     argRouteRvm_1                    |          readyValidMem_2_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     argRouteServers_0                |       argRouteVirtServerV2 |        681 |        453 |     228 |    0 |   801 |      0 |      0 |    0 |          0 |
|       (argRouteServers_0)            |       argRouteVirtServerV2 |        422 |        422 |       0 |    0 |   774 |      0 |      0 |    0 |          0 |
|       addrNtwInQueue                 |                Queue_39_47 |         51 |         11 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       addressesOfReadyTasks          |                Queue_40_48 |         51 |         11 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       readyTasksQueue                |                 Queue_3_49 |        159 |         11 |     148 |    0 |     9 |      0 |      0 |    0 |          0 |
|     argRouteServers_1                |     argRouteVirtServerV2_1 |        683 |        455 |     228 |    0 |   801 |      0 |      0 |    0 |          0 |
|       (argRouteServers_1)            |     argRouteVirtServerV2_1 |        424 |        424 |       0 |    0 |   774 |      0 |      0 |    0 |          0 |
|       addrNtwInQueue                 |                   Queue_39 |         50 |         10 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       addressesOfReadyTasks          |                   Queue_40 |         51 |         11 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       readyTasksQueue                |                    Queue_3 |        159 |         11 |     148 |    0 |     9 |      0 |      0 |    0 |          0 |
|     argSide                          |            argRouteNetwork |       1839 |       1199 |     640 |    0 |  1365 |      0 |      0 |    0 |          0 |
|       networkUnits_0                 |            argRouteNtwUnit |          2 |          2 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_1                 |          argRouteNtwUnit_2 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_10                |          argRouteNtwUnit_3 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_11                |          argRouteNtwUnit_4 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_12                |          argRouteNtwUnit_5 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_13                |          argRouteNtwUnit_6 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_14                |          argRouteNtwUnit_7 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_15                |          argRouteNtwUnit_8 |         65 |         65 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       networkUnits_2                 |          argRouteNtwUnit_9 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_3                 |         argRouteNtwUnit_10 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_4                 |         argRouteNtwUnit_11 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_5                 |         argRouteNtwUnit_12 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_6                 |         argRouteNtwUnit_13 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_7                 |         argRouteNtwUnit_14 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_8                 |         argRouteNtwUnit_15 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_9                 |         argRouteNtwUnit_16 |         66 |         66 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       queues_0                       |               contQueue_16 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_46 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_1                       |            contQueue_16_17 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_45 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_10                      |            contQueue_16_18 |         54 |         14 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_44 |         54 |         14 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_11                      |            contQueue_16_19 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_43 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_12                      |            contQueue_16_20 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_42 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_13                      |            contQueue_16_21 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_41 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_14                      |            contQueue_16_22 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_40 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_15                      |            contQueue_16_23 |         51 |         11 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_39 |         51 |         11 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_2                       |            contQueue_16_24 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_38 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_3                       |            contQueue_16_25 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_37 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_4                       |            contQueue_16_26 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_36 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_5                       |            contQueue_16_27 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_35 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_6                       |            contQueue_16_28 |         54 |         14 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_34 |         54 |         14 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_7                       |            contQueue_16_29 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_33 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_8                       |            contQueue_16_30 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_23_32 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_9                       |            contQueue_16_31 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                   Queue_23 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       virtNetworkUnits_0             |        argRouteNtwVirtUnit |          3 |          3 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|       virtNetworkUnits_1             |      argRouteNtwVirtUnit_1 |          5 |          5 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
+--------------------------------------+----------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


