================================================================================ 
Commit: 6fdedf5bd10a4332a0f94036ed7d0ec4bd983b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:58:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 3425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3d5fc01b5a1c173685d0365cf1998fdef0228570 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:34:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3425_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 16 14:16:03 2020 -0700
Change-Id: I1dee5ff20755d0ea1e7015de246014adb422f412
Original commit hash: 47d0b3b4458424ef4035340ab4968be32225fa9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2fa2f221bfc512b79054178858feb9d243da148f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:34:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Oct 16 14:11:17 2020 -0700
Change-Id: Ic9172e3b2f4263c7a7e4bec3fa06edd999ca8c1c
Original commit hash: 862fef1e90e558075a77761c9aac8ec35855d7c2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d7f8f5049894166053c4b2a318e19bb90ce804a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:34:11 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x46

Hsd-es-id: 22011540944
Original commit date: Fri Oct 16 10:25:07 2020 -0700
Change-Id: I415a6ae3d6ea760f0250a2759bdebe49ef9ba9a4
Original commit hash: 734fa39304d0e1d762d51b1cc9796634e2703f55

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 079c8bffb2eb4819bcfeb29c392e0237c540a337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:34:05 2020 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]: Dcgeisma bit for pch pcie for TGL is not being set correctly

DCGEISMA bit was incorrectly programmed fixed the programming so that it set even for disabled root ports.

Hsd-es-id: 1508435051
Original commit date: Tue Oct 13 10:31:18 2020 -0700
Change-Id: If6224c882b00a60d2b434e503da87fbab6b65d96
Original commit hash: 175f1fcdcbc379a1b7ca02843a76e3ec99c71e8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 181d98dd6a3929466ab357b3665e1f83061ad937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] EE_Turbo feature default value

Change TGL-H 81 (45W and 65W)  56s Tau with EE_Turbo to disabled

Hsd-es-id: 16011827647
Original commit date: Mon Sep 28 15:18:02 2020 +0800
Change-Id: I1d314d425f85196ea1e7a47af6cf67c80c0b7430
Original commit hash: 9171b6593e8d2c0c29d1734afd5cddeacd9cda46

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 78a8d88dcdb3c367af9ad787a2e4adfba091b41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] PcdMouseEnable unexpectedly got changed (Disable -> Enable) during min-platform refactoring

Setting PcdMouseEnable to FALSE since UEFI does not support PS2 Mouse.

Impacted: All TGL platforms.

Hsd-es-id: 1508389150
Original commit date: Tue Oct 13 16:20:38 2020 +0800
Change-Id: If78554df90fc6400907c5b7ee0053d4fae2d519c
Original commit hash: 1bdf4792c6c3ec26aa18d7e3148eb6d04b8baab3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc

================================================================================ 
Commit: ff837da39ce6809e13ede20fa86430177b2d6698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 16 02:02:36 2020 +0000
Original commit date: Fri Oct 16 02:02:36 2020 +0000
Original commit hash: c922e66d5fd71a23f3d22b172b9f4238ff2c05cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69d1d6368e44ac2917fb7c35f30c327c0971beca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL-C0][MRC][LP5] Bug fixes for Type3 RVP support

Fixes in swizzle table
Lp5CccConfig is a per channel input, therefore it needs to indicate all channels follow descending CA pin mapping
Added missing board-specific GPIO configuration

Hsd-es-id: 14012322065
Original commit date: Fri Oct 9 11:05:45 2020 -0700
Change-Id: Id660748ca971db752ea96e176c042e5f2e9bafc6
Original commit hash: 1511bf295b405fc02d55bd0ab638eee8146c4ca9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: a3c0547565b08b5477fa838767351c2b4115e170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGLHU35] When L1SS is disabled, CPG bits are not programed correctly

Hsd-es-id: 22011506879
Original commit date: Fri Oct 9 15:12:09 2020 +0530
Change-Id: Ib606a99386fc188bf121b8550664a947b32e9b82
Original commit hash: dc8c7580ecbe2e32ab5b908380dbf352cba184de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 52da26407c9a47c76e99ce335ea9e146bdb5b343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:26 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/VTd Fix WINRESUME.EFI fails S4 resume with STATUS_HIBERNATION_FAILURE

Add variable in BIOS menu to configure the reserved memory size.
The reserved memory is used to keep enough free memory after End of DXE.

Hsd-es-id: 22011424994
Original commit date: Fri Sep 25 12:07:19 2020 +0800
Change-Id: Icdf7f202a2af51916b1dd4eddb184a4bc079d11b
Original commit hash: ef839f7817fd93f5ccd5db7f3f3d7867f8c30452

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 640a86a4294ae4cc7ce9ed4c39c06ee10925dae3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3423_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 14 12:56:58 2020 -0700
Change-Id: I392289e64bbc0f7697a0bb52a588fec614bdea13
Original commit hash: e58528bd767be4a4cf7938cbf21296205d0145f6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f58d5465e480ed0a1d5077ad979bb86d55ada7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Oct 14 12:56:38 2020 -0700
Change-Id: Ie08dbc5f099ca7c8e8fdd1d1c17aa1bf2e1bac97
Original commit hash: 2b9fbe0c605adcbca8ad47611166202e57050857

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c04eec020b899b9d43b95c21c1a46be72c132009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:08 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: IPC command 0xB0 to disable ModPhy SUS PG

Lanes that can have a USB3 device connected to it should not have modPHY SUS PG enabled

Hsd-es-id: 14012386586
Original commit date: Tue Sep 1 16:43:21 2020 -0700
Change-Id: I2c1c6749f20f807e94e818acc91901b437271f68
Original commit hash: 65d3cddcd6ea09f7b13f0c875c07cbd42f45d91a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 9770dd32bf6257dcefce09441c7045903ab32764 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:33:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fixing Klockwork PCIe DMI Issues

Hsd-es-id: 22011533891
Original commit date: Wed Oct 14 12:05:50 2020 +0530
Change-Id: Id89a836e394a711b793945709f7291c6d4a77a82
Original commit hash: 0d2868da04fd5d6b6d1293b7c84371992696f7b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: fde9b0d768a9de5727372b297bc4196d0d30f877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DMI] BIOS to implement CPU DMI register based on latest BWG 1.4
   -- DMI Gen3 new Link Training Flow

Hsd-es-id: 16011863510
Original commit date: Fri Oct 9 01:43:30 2020 +0530
Change-Id: Ia49cca148bead6050f5b4070374b880fec2a1f2d
Original commit hash: 39f5ffa82475efc6817bd0e37e4ae8af997a2b76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 581b57da1726cca3bced0b9f2545230a2bafc9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:49 2020 -0700 
-------------------------------------------------------------------------------- 
MeExtMeasurement: [TGL] Fixed mismatch of LeafHashAlgorithm and LeafCertFingerprint in Heci files

Fixed - Bios Issue - bios is not reading the LeafHashAlgorithm
and LeafCertFingerprint from HECI file correctly.

Hsd-es-id: 1308064697
Original commit date: Wed Oct 14 13:55:24 2020 +0530
Change-Id: I789ff43659d926bddd24fc35e7b4a7f534cef1c6
Original commit hash: 9df00dce813fd4864c0038145f1c9fcb90fbba76

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h

================================================================================ 
Commit: 82b65a6dd9426104651ac2337a8a5351c34ed60b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3422_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 13 15:02:25 2020 -0700
Change-Id: I34cafee86818283ac55bcdb262fb83f41de303d8
Original commit hash: c387828c60bb4b99fcd2fc33d2114816cc4b41c3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15b6970be2dca397722c638c8fd49b6e1f9c1df5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Oct 13 15:02:00 2020 -0700
Change-Id: I7a9c32292f93ee2258e36ad86410098dbde44bd5
Original commit hash: 1f5fb34f78ebcfe149f3959aebe0f6e149a21345

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: baac5667045a99d049cc2c9040699d127a89cc0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TXT] Disable TXT in case S-ACM reports TXT failed

Any error reported by S-ACM regarding TXT failure (including TPM not provisioned), BIOS will disable TXT setting txt_mode=0 in PEI
and based on that in DXE phase LOCK-CONFIG (aka SCHECK) will not be run;
this will prevent continuous reset.

Hsd-es-id: 14012708213
Original commit date: Mon Oct 12 14:12:07 2020 -0700
Change-Id: I8902c3bf42fda6fbb43400c7d316b490cfc5d4d8
Original commit hash: d16c1c6f2969793e206ce9a07b7f5c705735f060

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Txt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 89540ff809710ce20a0d584bc0d10424887172b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:20 2020 -0700 
-------------------------------------------------------------------------------- 
TGL SH P0 only - Need update to Chipset Init for Right functionality in X8 DMI
 --- Updated Dekel Recipe for DMI

Hsd-es-id: 16011932973
Original commit date: Fri Oct 9 14:02:33 2020 +0530
Change-Id: Ic8ad40e2d08a80df8c4106e82b2da363353d7e88
Original commit hash: d2b9ed2cad13f8e8b905ffe922a2455bc70d6d06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c

================================================================================ 
Commit: 5b12e7946e6fe6fb5fd3031b40bc9582a1b7ff9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CVF] Resources for Flash device

Virtual GPIO 3 is exposed for flash device

Hsd-es-id: 14012677161
Original commit date: Tue Oct 6 14:06:29 2020 +0530
Change-Id: Ia0f951018f536665eeb908df6a54a20976463dc4
Original commit hash: a80f0817dbfa2afe79cec7632bedde95dea06e46

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: c1e6133d2e5d261eeedac1a16ef4a117b0587b9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] BIOS to change the CNV_MFUART_2_TXD pin configuration

Change GPP_J7 to GPI when CNVi is not present.

Hsd-es-id: 14012557955
Original commit date: Fri Sep 25 16:04:03 2020 +0800
Change-Id: I311514851341de0157a752f6c1b917cfe4fb82d7
Original commit hash: 0c15fdec36dbf6a924aae418b998b3567dc1a25c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 22d828a3bb4e4f67e066dafc2377fc085d69fede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:32:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3421_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 12 12:26:14 2020 -0700
Change-Id: Ib30a432b9c6feaf6a3ea653ce9c1dc3ca328c61b
Original commit hash: 324690b3f6c63d096de799de4d57a28aab7f2346

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5780a820be345746a4e7ffa4c0e42b0149b78cd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Oct 12 12:25:44 2020 -0700
Change-Id: I6605901c99081f504f319c5716f7d43e25596853
Original commit hash: bc645fce97856aa16f70793c8a5abd369f880f56

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 80b4ab1fac557917b3c8a0f3d86cabb02ab7f4d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3417_00

Hsd-es-id: no sighting
Original commit date: Sun Oct 11 13:25:20 2020 -0700
Change-Id: I03f4d79b1f9e131d6fdf63cf56fdab442ad04a2a
Original commit hash: 360ac19f60c051879917d1f39ee2fbd6325a18d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 652bde7e023cc54e74d0de79024970fa744a635d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Oct 11 13:24:53 2020 -0700
Change-Id: If617bf6e0b26f8d362bccae5223db3eda48ca3e0
Original commit hash: e0a5c090fa776d405bd87ee2c99977aad930f244

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 692f4a7bb34b5f333e3ac43698d67ddc12ea341e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3416_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 10 12:58:11 2020 -0700
Change-Id: I10de93612ba413a7911d904dfcf6f33e7b600c6d
Original commit hash: 434651fe198f58aef0d47ef84c63159b9ef6812f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ab63d2df8f71d83e197f58c6df079c8deb9d8473 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Oct 10 12:58:01 2020 -0700
Change-Id: I6c0ab38db7e11ef0acff3a5949afb5934766d2dc
Original commit hash: b418b7efc3cc3cefd1fdd56e8df352682238288a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2a159ee80e5a6dea33dca98e6058cb03bea6d201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3415_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 9 15:23:24 2020 -0700
Change-Id: I48839deb016938644829c7b8b4d619b2fb16caa8
Original commit hash: ed9148e03d06bcd329d0a5b4999016311b915f43

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: acc0f490e9d57b42218e66eec73791b954ae95f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Oct 9 10:47:43 2020 -0700
Change-Id: If38851e1c8bc90655704ec03578514b35d027ea1
Original commit hash: f71ff0e74c9b082d78f6063552a2a42ebe74b9be

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ea67d238fb0e0e24819f43f0ec8835daae0ec5b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:31:01 2020 -0700 
-------------------------------------------------------------------------------- 
Overclocking: BCLK for TGL H

- Support CPU BCLK Overclocking

Hsd-es-id: 1508289640
Original commit date: Sun Aug 16 17:49:28 2020 +0800
Change-Id: I7d1822c45169a82e0dbeb835bc2895c64326fe03
Original commit hash: c5526490c59f843dfc992449be0b5ae49a6290fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/IccSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 49f5538f0e3552f42e5a6b0a16ac40d7aaeea4e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:30:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3414_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 8 15:54:55 2020 -0700
Change-Id: Iaead710575e67578b99800843c498e921a7f1cc4
Original commit hash: 7c7f0fa83333d4caf225c8b29a5ae5405fe0e9d7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 08f9940eaec7cc73abb3b49360bde1404c6c9258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:30:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Oct 8 10:39:20 2020 -0700
Change-Id: I9cd8bb8d8665720db10fc5bc38fa89d2dfdf8d22
Original commit hash: e841809806f317bdc31a6946a639d57f8d7bfae9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c2d36bdd1b88b700cfa98f3a0b9336a7c26c45f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:30:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PmcLib: Fix incorrect bit setting in TcoSecondToHappened() function

- Correcting "and" field for read of second TO status bit

Hsd-es-id: 16011596962
Original commit date: Fri Aug 21 09:06:51 2020 -0700
Change-Id: I5ef71449404922ce9d4d5704a869e0e67b576844
Original commit hash: 58844c8411f29103f0cb219b456523e851015cf1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 729bff4346c54ac3f69772d62b653a45596ba5e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:30:29 2020 -0700 
-------------------------------------------------------------------------------- 
[Tool/BpmGen] Add latest version of BpmGen2 tool

Hsd-es-id: 14012289756
Original commit date: Mon Sep 28 13:41:58 2020 -0700
Change-Id: I5118f1ca25604cd29f1f3d2911655fdba77340b7
Original commit hash: bfebbee4bfa44d4515e9131ccf56921175fbcc3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/BpmGen2/BpmGen2 User Guide.pdf
ClientCommonPkg/Tools/BpmGen2/BpmGen2.exe
ClientCommonPkg/Tools/BpmGen2/BpmGen2GUI User Guide.pdf
ClientCommonPkg/Tools/BpmGen2/ippcp.dll
ClientCommonPkg/Tools/BpmGen2/ippcpg9.dll
ClientCommonPkg/Tools/BpmGen2/ippcph9.dll
ClientCommonPkg/Tools/BpmGen2/ippcpp8.dll
ClientCommonPkg/Tools/BpmGen2/ippcps8.dll
ClientCommonPkg/Tools/BpmGen2/ippcpw7.dll

================================================================================ 
Commit: d34201487c502794050a5b7e8194bf532c5132f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:30:19 2020 -0700 
-------------------------------------------------------------------------------- 
[ASUS][GU603HR] There is no audio codec attach NV VAG Card on CRB

Hsd-es-id: 1508386224
Original commit date: Tue Sep 29 11:23:52 2020 +0530
Change-Id: I93ba47d73f7102c07bdeab29469fae7bde14bca3
Original commit hash: 2d2e7578c3eb79886162fda3f93aac3a04437327

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: a17227bb3df95daed76b7c71bc14b157af94fbc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:30:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][P0][Cons][BIOS][REGRESSION]:PCI Express Root port options are greyed out in BIOS

Hsd-es-id: 16011845683
Original commit date: Wed Sep 30 19:12:51 2020 +0530
Change-Id: I6fedd41c239e5da49f32ca16d9c613deab818b11
Original commit hash: fc7871bc6d7d40038b01610d3ede614322800659

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 02e5038d24570a22cf4a8ea05d72a5d6022369c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:30:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][TGL-H] BIOS set DmiMaxLinkSpeed to Gen3, but the DMI only runs at Gen1
   Enabling DMI Gen3 for external BIOS by moving code out of Restricted.

Hsd-es-id: 1508371873
Original commit date: Wed Sep 23 12:35:49 2020 +0530
Change-Id: I2e8d4888aa36669f494da244e85e90e0378af005
Original commit hash: 81404df12f96c2172c7456c06561738cd2090e02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 367a9de4820e2005d9072227b9faea8ded9b813b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:29:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3413_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 7 13:30:44 2020 -0700
Change-Id: If07aeb42b7027deb22af29f4b42d025ecdf5aeae
Original commit hash: c19b86b25804af03e24896933e19b8060de46dde

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d62bea0cc35e39fdd41f7008615b6274fa67ff0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 23 00:29:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Oct 7 13:30:18 2020 -0700
Change-Id: I526d206abdb194f01b1f2aa71176cd225deb4358
Original commit hash: 1f38cab220484655436d763c8d390bb5f98b4161

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec
