
*** Running vivado
    with args -log lab6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov  3 22:54:00 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab6.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 509.191 ; gain = 200.844
Command: synth_design -top lab6 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104048
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1360.453 ; gain = 448.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab6' [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:24]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/DLab/lab6_for_student/lab6.srcs/sources_1/new/uart.v:31]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/DLab/lab6_for_student/lab6.srcs/sources_1/new/uart.v:31]
INFO: [Synth 8-6157] synthesizing module 'sram' [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/sram.v:30]
INFO: [Synth 8-3876] $readmem data file 'matrices.mem' is read successfully [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/sram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/sram.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:258]
INFO: [Synth 8-226] default block is never used [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:387]
INFO: [Synth 8-6155] done synthesizing module 'lab6' (0#1) [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:24]
WARNING: [Synth 8-6014] Unused sequential element i_A_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:274]
WARNING: [Synth 8-6014] Unused sequential element j_A_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:275]
WARNING: [Synth 8-6014] Unused sequential element window_row_A_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:276]
WARNING: [Synth 8-6014] Unused sequential element window_col_A_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:277]
WARNING: [Synth 8-6014] Unused sequential element i_B_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:300]
WARNING: [Synth 8-6014] Unused sequential element j_B_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:301]
WARNING: [Synth 8-6014] Unused sequential element window_row_B_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:302]
WARNING: [Synth 8-6014] Unused sequential element window_col_B_reg was removed.  [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:303]
WARNING: [Synth 8-3848] Net usr_led in module/entity lab6 does not have driver. [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:29]
WARNING: [Synth 8-7129] Port addr[10] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[3] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[2] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[1] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[0] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[2] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[1] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[0] in module lab6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.727 ; gain = 616.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.727 ; gain = 616.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.727 ; gain = 616.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1528.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc]
WARNING: [Vivado 12-584] No ports matched 'LCD_E'. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RW'. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_RS'. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_D[3]'. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_D[2]'. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_D[1]'. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LCD_D[0]'. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DLab/lab_7_for_students/lab_7.srcs/constrs_1/lab7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1630.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1630.426 ; gain = 718.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1630.426 ; gain = 718.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1630.426 ; gain = 718.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mult_current_reg' in module 'lab6'
INFO: [Synth 8-802] inferred FSM for state register 'Q_reg' in module 'lab6'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_mult_next_reg' [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:389]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_mult_next_reg' [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:389]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MULT_IDLE |                         00000001 |                              000
               MULT_INIT |                         00000010 |                              001
               MULT_CALC |                         00000100 |                              010
               MULT_WAIT |                         00001000 |                              011
                MULT_ADD |                         00010000 |                              100
              MULT_STORE |                         00100000 |                              101
               MULT_NEXT |                         01000000 |                              110
               MULT_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mult_current_reg' using encoding 'one-hot' in module 'lab6'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_mult_next_reg' [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:389]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_UART_IDLE |                               00 |                               00
             S_UART_WAIT |                               01 |                               01
             S_UART_SEND |                               10 |                               10
             S_UART_INCR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Q_reg' using encoding 'sequential' in module 'lab6'
WARNING: [Synth 8-327] inferring latch for variable 'P_next_reg' [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1630.426 ; gain = 718.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 100   
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 25    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 104   
	                7 Bit    Registers := 100   
	                6 Bit    Registers := 27    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 2     
+---Muxes : 
	   8 Input   20 Bit        Muxes := 1     
	  11 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   8 Input   11 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	  11 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 200   
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 54    
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  11 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 126   
	   8 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 59    
	  19 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'address_B_reg' and it is trimmed from '12' to '10' bits. [D:/DLab/lab_7_for_students/lab_7.srcs/sources_1/lab7.v:102]
WARNING: [Synth 8-7129] Port usr_led[3] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[2] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[1] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[0] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[2] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[1] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[0] in module lab6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1630.426 ; gain = 718.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab6        | ramB/RAM_reg | 1024 x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|lab6        | ramA/RAM_reg | 1024 x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1630.426 ; gain = 718.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1648.410 ; gain = 736.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab6        | ramB/RAM_reg | 1024 x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|lab6        | ramA/RAM_reg | 1024 x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ramB/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ramA/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    17|
|3     |LUT1     |     1|
|4     |LUT2     |    96|
|5     |LUT3     |    44|
|6     |LUT4     |   401|
|7     |LUT5     |   519|
|8     |LUT6     |   503|
|9     |MUXF7    |    51|
|10    |MUXF8    |     6|
|11    |RAMB18E1 |     2|
|12    |FDRE     |  1907|
|13    |FDSE     |     1|
|14    |LD       |    13|
|15    |IBUF     |     3|
|16    |OBUF     |     1|
|17    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 1666.473 ; gain = 652.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1666.473 ; gain = 754.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1666.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab6' is not ideal for floorplanning, since the cellview 'lab6' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1670.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

Synth Design complete | Checksum: f6596eaf
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 38 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1670.191 ; gain = 1161.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1670.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DLab/lab_7_for_students/lab_7.runs/synth_1/lab6.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab6_utilization_synth.rpt -pb lab6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 22:54:56 2024...
