
---------- Begin Simulation Statistics ----------
final_tick                                41456638500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   157310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1197.49                       # Real time elapsed on the host
host_tick_rate                               34619539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041457                       # Number of seconds simulated
sim_ticks                                 41456638500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120291906                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58329274                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.829133                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.829133                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5533969                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3141185                       # number of floating regfile writes
system.cpu.idleCycles                           87354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               507786                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22205226                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.371985                       # Inst execution rate
system.cpu.iew.exec_refs                     39561557                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15938839                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5371822                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23995633                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 70                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7421                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16314887                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           201916961                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23622718                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1185366                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             196669040                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  36713                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3413446                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 399934                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3490267                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1257                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       383602                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         124184                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 220361759                       # num instructions consuming a value
system.cpu.iew.wb_count                     196161552                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620410                       # average fanout of values written-back
system.cpu.iew.wb_producers                 136714590                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.365864                       # insts written-back per cycle
system.cpu.iew.wb_sent                      196357888                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                299767490                       # number of integer regfile reads
system.cpu.int_regfile_writes               156000481                       # number of integer regfile writes
system.cpu.ipc                               1.206079                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.206079                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1752794      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             152184162     76.92%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               763971      0.39%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                854038      0.43%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              477106      0.24%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  471      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193770      0.10%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               394049      0.20%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1256682      0.64%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                331      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22724296     11.49%     91.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14479119      7.32%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1164729      0.59%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1608835      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197854411                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5543262                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10932838                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5037340                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7363956                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2955653                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014939                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2468782     83.53%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     21      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     83.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  10486      0.35%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    14      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 227059      7.68%     91.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102000      3.45%     95.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24372      0.82%     95.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           122917      4.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              193514008                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          470643520                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    191124212                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         208093807                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  201916791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 197854411                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 170                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13539570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             85964                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19731587                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82825924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.388798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.467584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31894409     38.51%     38.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6939701      8.38%     46.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8187125      9.88%     56.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9029184     10.90%     67.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7840841      9.47%     77.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5965743      7.20%     84.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6879090      8.31%     92.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3732359      4.51%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2357472      2.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82825924                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.386281                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            666899                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           169023                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23995633                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16314887                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83828849                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82913278                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809354                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            878                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24180705                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19948277                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            491932                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10196046                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9495567                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.129896                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1098529                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          509813                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             494732                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15081                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          461                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        13499816                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            395475                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80950107                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.327080                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.812203                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34781625     42.97%     42.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10288365     12.71%     55.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5281229      6.52%     62.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9348116     11.55%     73.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2607717      3.22%     76.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3807658      4.70%     81.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3343626      4.13%     85.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1982897      2.45%     88.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9508874     11.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80950107                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9508874                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34796239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34796239                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34796239                       # number of overall hits
system.cpu.dcache.overall_hits::total        34796239                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       349237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349237                       # number of overall misses
system.cpu.dcache.overall_misses::total        349237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22445583992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22445583992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22445583992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22445583992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35145476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35145476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35145476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35145476                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009937                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64270.349339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64270.349339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64270.349339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64270.349339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23489                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               811                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.963009                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243089                       # number of writebacks
system.cpu.dcache.writebacks::total            243089                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        89944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        89944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        89944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        89944                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259293                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259293                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18146705492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18146705492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18146705492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18146705492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69985.327379                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69985.327379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69985.327379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69985.327379                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258779                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19411684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19411684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       156207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        156207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8105056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8105056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19567891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19567891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51886.637603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51886.637603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4243924000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4243924000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54069.613964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54069.613964                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14340527992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14340527992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74291.705911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74291.705911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13902781492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13902781492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76894.639425                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76894.639425                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.650680                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35055533                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.197647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.650680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70550243                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70550243                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19921487                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29432364                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  31016628                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2055511                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 399934                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9282556                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96690                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              207000691                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                534579                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23647091                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15938845                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23544                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109821                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21138477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      111987046                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24180705                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11088828                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61188544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  993216                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  255                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2012                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17342367                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                171580                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82825924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.569656                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.375289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47357245     57.18%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1493858      1.80%     58.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3876168      4.68%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3152836      3.81%     67.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1973591      2.38%     69.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2274550      2.75%     72.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2415301      2.92%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1888459      2.28%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18393916     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82825924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.291639                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.350653                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17195712                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17195712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17195712                       # number of overall hits
system.cpu.icache.overall_hits::total        17195712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146655                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146655                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146655                       # number of overall misses
system.cpu.icache.overall_misses::total        146655                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2010630500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2010630500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2010630500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2010630500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17342367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17342367                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17342367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17342367                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008456                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008456                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008456                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008456                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13709.934881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13709.934881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13709.934881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13709.934881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          283                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145386                       # number of writebacks
system.cpu.icache.writebacks::total            145386                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          759                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          759                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          759                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          759                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145896                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145896                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145896                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145896                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1836798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1836798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1836798500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1836798500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008413                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008413                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008413                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008413                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12589.779706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12589.779706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12589.779706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12589.779706                       # average overall mshr miss latency
system.cpu.icache.replacements                 145386                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17195712                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17195712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146655                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146655                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2010630500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2010630500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17342367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17342367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008456                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008456                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13709.934881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13709.934881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1836798500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1836798500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12589.779706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12589.779706                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.610859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17341608                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145896                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.862806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.610859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34830630                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34830630                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17342672                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           441                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4030521                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1536371                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                33239                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1257                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 737301                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48033                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    452                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41456638500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 399934                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21041995                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9984269                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2728                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31887636                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              19509362                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              205321155                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                123863                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 812485                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1418                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               18339425                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              31                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           228980894                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   537240639                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                315628010                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7022151                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 20648101                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11756793                       # count of insts added to the skid buffer
system.cpu.rob.reads                        273275414                       # The number of ROB reads
system.cpu.rob.writes                       405634770                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50147                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194676                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144529                       # number of overall hits
system.l2.overall_hits::.cpu.data               50147                       # number of overall hits
system.l2.overall_hits::total                  194676                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1365                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209144                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210509                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1365                       # number of overall misses
system.l2.overall_misses::.cpu.data            209144                       # number of overall misses
system.l2.overall_misses::total                210509                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17219213000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17315074500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95861500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17219213000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17315074500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           259291                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405185                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          259291                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405185                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.806600                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519538                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.806600                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519538                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70228.205128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82331.852695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82253.369215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70228.205128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82331.852695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82253.369215                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198755                       # number of writebacks
system.l2.writebacks::total                    198755                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210508                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81872000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15091999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15173871000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81872000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15091999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15173871000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.806600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.806600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519536                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60023.460411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72160.803083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72082.158398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60023.460411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72160.803083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72082.158398                       # average overall mshr miss latency
system.l2.replacements                         202636                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243089                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145386                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145386                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145386                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145386                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19747                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161071                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13416689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13416689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83296.741810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83296.741810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11778895500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11778895500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73128.592360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73128.592360                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95861500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95861500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70228.205128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70228.205128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81872000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81872000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60023.460411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60023.460411                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3802523500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3802523500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.612606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.612606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79098.943274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79098.943274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3313103500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3313103500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.612606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.612606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68918.176523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68918.176523                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8124.045220                       # Cycle average of tags in use
system.l2.tags.total_refs                      809243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.838404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.610975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.416239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8070.018006                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991705                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6684988                       # Number of tag accesses
system.l2.tags.data_accesses                  6684988                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000697807500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210508                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.710475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.844423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.160747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11880     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.720825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.686561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.093865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8090     68.07%     68.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.14%     68.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2930     24.65%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              704      5.92%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              142      1.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11885                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13472512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    324.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41456380500                       # Total gap between requests
system.mem_ctrls.avgGap                     101295.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13384832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2105718.243412330747                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 322863417.881794750690                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 306791106.567890226841                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209144                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36860000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8190228750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 989689751000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27023.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39160.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4979445.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13385216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13472512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209144                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210508                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2105718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    322872681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        324978399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2105718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2105718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    306834332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       306834332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    306834332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2105718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    322872681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       631812731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210502                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198727                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12466                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4280176250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8227088750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20333.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39083.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78007                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91397                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.208118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.764832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.770867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173811     72.48%     72.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45298     18.89%     91.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9634      4.02%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5216      2.17%     97.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3444      1.44%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1287      0.54%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          633      0.26%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          213      0.09%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          285      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13472128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              324.969136                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              306.791107                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       857271240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455639085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751549260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518272920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3272343360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17928019620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    822069600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24605165085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.515682                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1986251500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1384240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38086147000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855079260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454481610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751435020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519082020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3272343360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17922332730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    826858560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24601612560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.429990                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1997742500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1384240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38074656000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49437                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198755                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3031                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161071                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49437                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26192832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26192832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26192832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210508                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210508    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210508                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301828500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263135000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            224369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145386                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19571                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145896                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437176                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       777365                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1214541                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18641920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32152320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50794240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202638                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607825                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001630                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040751                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606844     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    971      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607825                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41456638500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          793152000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218848491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388937999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
