Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue Jan 29 16:32:11 2019
| Host             : WIN-F03HPCLQGPQ running 64-bit major release  (build 9200)
| Command          : 
| Design           : design_ps_wrapper
| Device           : xc7z020clg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.009 |
| Dynamic (W)              | 1.838 |
| Device Static (W)        | 0.172 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.8  |
| Junction Temperature (C) | 48.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.067 |        9 |       --- |             --- |
| Slice Logic              |     0.020 |    30656 |       --- |             --- |
|   LUT as Logic           |     0.016 |     8562 |     53200 |           16.09 |
|   LUT as Shift Register  |     0.002 |     1514 |     17400 |            8.70 |
|   Register               |     0.002 |    15011 |    106400 |           14.11 |
|   CARRY4                 |    <0.001 |      442 |     13300 |            3.32 |
|   LUT as Distributed RAM |    <0.001 |       40 |     17400 |            0.23 |
|   F7/F8 Muxes            |    <0.001 |      119 |     53200 |            0.22 |
|   Others                 |     0.000 |     2129 |       --- |             --- |
| Signals                  |     0.031 |    23419 |       --- |             --- |
| Block RAM                |     0.026 |     36.5 |       140 |           26.07 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.051 |       51 |       220 |           23.18 |
| I/O                      |     0.003 |       58 |       200 |           29.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.172 |          |           |                 |
| Total                    |     2.009 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.213 |       0.194 |      0.019 |
| Vccaux    |       1.800 |     0.081 |       0.060 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.756 |       0.722 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                       | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------------------------+-----------------+
| clk_fpga_0                                                          | design_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_ps_clk_wiz_0_0                                      | design_ps_i/clk_wiz_0/inst/clk_out1_design_ps_clk_wiz_0_0    |            10.0 |
| clk_p                                                               | clk_p                                                        |            10.0 |
| clkfbout_design_ps_clk_wiz_0_0                                      | design_ps_i/clk_wiz_0/inst/clkfbout_design_ps_clk_wiz_0_0    |            10.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                     |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                   |            60.0 |
+---------------------------------------------------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                          | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------------+-----------+
| design_ps_wrapper                                                                                                             |     1.838 |
|   dbg_hub                                                                                                                     |     0.003 |
|     inst                                                                                                                      |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                                                    |     0.003 |
|         U_ICON_INTERFACE                                                                                                      |     0.002 |
|           U_CMD1                                                                                                              |    <0.001 |
|           U_CMD2                                                                                                              |    <0.001 |
|           U_CMD3                                                                                                              |    <0.001 |
|           U_CMD4                                                                                                              |    <0.001 |
|           U_CMD5                                                                                                              |    <0.001 |
|           U_CMD6_RD                                                                                                           |    <0.001 |
|             U_RD_FIFO                                                                                                         |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst                                                                           |    <0.001 |
|                 inst_fifo_gen                                                                                                 |    <0.001 |
|                   gconvfifo.rf                                                                                                |    <0.001 |
|                     grf.rf                                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                              |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                            |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                            |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                            |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                |    <0.001 |
|                         gr1.rfwft                                                                                             |    <0.001 |
|                         gras.rsts                                                                                             |    <0.001 |
|                         rpntr                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                |    <0.001 |
|                         gwas.wsts                                                                                             |    <0.001 |
|                         wpntr                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                   |    <0.001 |
|                         gdm.dm                                                                                                |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                    |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                  |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                   |    <0.001 |
|                       rstblk                                                                                                  |    <0.001 |
|           U_CMD6_WR                                                                                                           |    <0.001 |
|             U_WR_FIFO                                                                                                         |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst                                                                           |    <0.001 |
|                 inst_fifo_gen                                                                                                 |    <0.001 |
|                   gconvfifo.rf                                                                                                |    <0.001 |
|                     grf.rf                                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                              |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                            |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                            |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                            |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                |    <0.001 |
|                         gras.rsts                                                                                             |    <0.001 |
|                         rpntr                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                |    <0.001 |
|                         gwas.wsts                                                                                             |    <0.001 |
|                         wpntr                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                   |    <0.001 |
|                         gdm.dm                                                                                                |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                    |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                  |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                   |    <0.001 |
|                       rstblk                                                                                                  |    <0.001 |
|           U_CMD7_CTL                                                                                                          |    <0.001 |
|           U_CMD7_STAT                                                                                                         |    <0.001 |
|           U_STATIC_STATUS                                                                                                     |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                             |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                        |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                 |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                     |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                       |    <0.001 |
|           U_TIMER                                                                                                             |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                         |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                                                    |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                                        |    <0.001 |
|         U_CMD                                                                                                                 |    <0.001 |
|         U_STAT                                                                                                                |    <0.001 |
|         U_SYNC                                                                                                                |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                                                  |    <0.001 |
|   design_ps_i                                                                                                                 |     1.783 |
|     DataGen_3ch_0                                                                                                             |     0.102 |
|       inst                                                                                                                    |     0.102 |
|         hf_sig_ch1                                                                                                            |     0.031 |
|           fir_lowpass                                                                                                         |     0.025 |
|             U0                                                                                                                |     0.025 |
|               i_synth                                                                                                         |     0.025 |
|                 g_single_rate.i_single_rate                                                                                   |     0.025 |
|                   g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                  |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[9].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.i_cntrl_src                                                                                      |    <0.001 |
|                   g_parallel.i_data_in                                                                                        |    <0.001 |
|                   g_parallel.i_latch_op                                                                                       |    <0.001 |
|                   g_s_data_chan_fifo.i_s_data_chan_fifo                                                                       |    <0.001 |
|                     fifo0                                                                                                     |    <0.001 |
|           mfifo                                                                                                               |     0.002 |
|             U0                                                                                                                |     0.002 |
|               inst_fifo_gen                                                                                                   |     0.002 |
|                 gconvfifo.rf                                                                                                  |     0.002 |
|                   grf.rf                                                                                                      |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                       gr1.rfwft                                                                                               |    <0.001 |
|                       gras.rsts                                                                                               |    <0.001 |
|                         c0                                                                                                    |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                       rpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                       gwas.wsts                                                                                               |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                         c2                                                                                                    |    <0.001 |
|                       wpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                |    <0.001 |
|                         inst_blk_mem_gen                                                                                      |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                                       |    <0.001 |
|                             valid.cstr                                                                                        |    <0.001 |
|                               ramloop[0].ram.r                                                                                |    <0.001 |
|                                 prim_noinit.ram                                                                               |    <0.001 |
|           prefifo                                                                                                             |     0.001 |
|             U0                                                                                                                |     0.001 |
|               inst_fifo_gen                                                                                                   |     0.001 |
|                 gconvfifo.rf                                                                                                  |     0.001 |
|                   grf.rf                                                                                                      |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                       gr1.rfwft                                                                                               |    <0.001 |
|                       grss.rsts                                                                                               |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                         c2                                                                                                    |    <0.001 |
|                       rpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                       gwss.wsts                                                                                               |    <0.001 |
|                         c0                                                                                                    |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                       wpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                |    <0.001 |
|                         inst_blk_mem_gen                                                                                      |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                                       |    <0.001 |
|                             valid.cstr                                                                                        |    <0.001 |
|                               ramloop[0].ram.r                                                                                |    <0.001 |
|                                 prim_noinit.ram                                                                               |    <0.001 |
|         hf_sig_ch2                                                                                                            |     0.030 |
|           fir_lowpass                                                                                                         |     0.025 |
|             U0                                                                                                                |     0.025 |
|               i_synth                                                                                                         |     0.025 |
|                 g_single_rate.i_single_rate                                                                                   |     0.025 |
|                   g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                  |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[9].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.i_cntrl_src                                                                                      |    <0.001 |
|                   g_parallel.i_data_in                                                                                        |    <0.001 |
|                   g_parallel.i_latch_op                                                                                       |    <0.001 |
|                   g_s_data_chan_fifo.i_s_data_chan_fifo                                                                       |    <0.001 |
|                     fifo0                                                                                                     |    <0.001 |
|           mfifo                                                                                                               |     0.002 |
|             U0                                                                                                                |     0.002 |
|               inst_fifo_gen                                                                                                   |     0.002 |
|                 gconvfifo.rf                                                                                                  |     0.002 |
|                   grf.rf                                                                                                      |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                       gr1.rfwft                                                                                               |    <0.001 |
|                       gras.rsts                                                                                               |    <0.001 |
|                         c0                                                                                                    |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                       rpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                       gwas.wsts                                                                                               |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                         c2                                                                                                    |    <0.001 |
|                       wpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                |    <0.001 |
|                         inst_blk_mem_gen                                                                                      |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                                       |    <0.001 |
|                             valid.cstr                                                                                        |    <0.001 |
|                               ramloop[0].ram.r                                                                                |    <0.001 |
|                                 prim_noinit.ram                                                                               |    <0.001 |
|           prefifo                                                                                                             |     0.001 |
|             U0                                                                                                                |     0.001 |
|               inst_fifo_gen                                                                                                   |     0.001 |
|                 gconvfifo.rf                                                                                                  |     0.001 |
|                   grf.rf                                                                                                      |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                       gr1.rfwft                                                                                               |    <0.001 |
|                       grss.rsts                                                                                               |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                         c2                                                                                                    |    <0.001 |
|                       rpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                       gwss.wsts                                                                                               |    <0.001 |
|                         c0                                                                                                    |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                       wpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                |    <0.001 |
|                         inst_blk_mem_gen                                                                                      |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                                       |    <0.001 |
|                             valid.cstr                                                                                        |    <0.001 |
|                               ramloop[0].ram.r                                                                                |    <0.001 |
|                                 prim_noinit.ram                                                                               |    <0.001 |
|         hf_sig_ch3                                                                                                            |     0.031 |
|           fir_lowpass                                                                                                         |     0.026 |
|             U0                                                                                                                |     0.026 |
|               i_synth                                                                                                         |     0.026 |
|                 g_single_rate.i_single_rate                                                                                   |     0.026 |
|                   g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                  |     0.000 |
|                     g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                  |     0.000 |
|                     g_individual.i_mem_a                                                                                      |     0.000 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf                            |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly                                   |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf                             |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly                                    |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|                     g_buff.i_buff                                                                                             |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd                                                 |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd                                                 |    <0.001 |
|                     i_addsub_mult_add                                                                                         |    <0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[9].i_madd                                                  |     0.001 |
|                     i_addsub_mult_add                                                                                         |     0.001 |
|                   g_parallel.i_cntrl_src                                                                                      |    <0.001 |
|                   g_parallel.i_data_in                                                                                        |    <0.001 |
|                   g_parallel.i_latch_op                                                                                       |    <0.001 |
|                   g_s_data_chan_fifo.i_s_data_chan_fifo                                                                       |    <0.001 |
|                     fifo0                                                                                                     |    <0.001 |
|           mfifo                                                                                                               |     0.002 |
|             U0                                                                                                                |     0.002 |
|               inst_fifo_gen                                                                                                   |     0.002 |
|                 gconvfifo.rf                                                                                                  |     0.002 |
|                   grf.rf                                                                                                      |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                              |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                       gr1.rfwft                                                                                               |    <0.001 |
|                       gras.rsts                                                                                               |    <0.001 |
|                         c0                                                                                                    |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                       rpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                       gwas.wsts                                                                                               |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                         c2                                                                                                    |    <0.001 |
|                       wpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                |    <0.001 |
|                         inst_blk_mem_gen                                                                                      |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                                       |    <0.001 |
|                             valid.cstr                                                                                        |    <0.001 |
|                               ramloop[0].ram.r                                                                                |    <0.001 |
|                                 prim_noinit.ram                                                                               |    <0.001 |
|           prefifo                                                                                                             |     0.001 |
|             U0                                                                                                                |     0.001 |
|               inst_fifo_gen                                                                                                   |     0.001 |
|                 gconvfifo.rf                                                                                                  |     0.001 |
|                   grf.rf                                                                                                      |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                       gr1.rfwft                                                                                               |    <0.001 |
|                       grss.rsts                                                                                               |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                         c2                                                                                                    |    <0.001 |
|                       rpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                       gwss.wsts                                                                                               |    <0.001 |
|                         c0                                                                                                    |    <0.001 |
|                         c1                                                                                                    |    <0.001 |
|                       wpntr                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                |    <0.001 |
|                         inst_blk_mem_gen                                                                                      |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                                       |    <0.001 |
|                             valid.cstr                                                                                        |    <0.001 |
|                               ramloop[0].ram.r                                                                                |    <0.001 |
|                                 prim_noinit.ram                                                                               |    <0.001 |
|         mdds                                                                                                                  |     0.007 |
|           U0                                                                                                                  |     0.007 |
|             i_synth                                                                                                           |     0.007 |
|               i_dds                                                                                                           |     0.007 |
|                 I_PHASEGEN.i_conventional_accum.i_accum                                                                       |    <0.001 |
|                   i_fabric.i_common.i_phase_acc                                                                               |    <0.001 |
|                   i_fabric.i_one_channel.i_accum                                                                              |    <0.001 |
|                 I_PHASEGEN.i_conventional_accum.i_dither.i_dither                                                             |    <0.001 |
|                 I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add                                            |    <0.001 |
|                 I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe                                                        |    <0.001 |
|                 I_SINCOS.i_std_rom.i_rom                                                                                      |     0.005 |
|                   i_rtl.i_quarter_table.i_addr_reg_c                                                                          |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                                         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                                         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                                         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                                         |    <0.001 |
|                   i_rtl.i_quarter_table.i_rom_reg_a                                                                           |    <0.001 |
|     Timer_10us_m_0                                                                                                            |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|     axi_dma_0                                                                                                                 |     0.009 |
|       U0                                                                                                                      |     0.009 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                                  |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                       |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                     |     0.007 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                   |     0.007 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                             |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                               |     0.002 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                           |    <0.001 |
|               I_DATA_FIFO                                                                                                     |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                   |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                           |    <0.001 |
|                     inst_fifo_gen                                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                                            |    <0.001 |
|                         grf.rf                                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                            |    <0.001 |
|                             gr1.rfwft                                                                                         |    <0.001 |
|                             grss.rsts                                                                                         |    <0.001 |
|                             rpntr                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                            |    <0.001 |
|                             gwss.wsts                                                                                         |    <0.001 |
|                             wpntr                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                               |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                          |    <0.001 |
|                               inst_blk_mem_gen                                                                                |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                                                                 |    <0.001 |
|                                   valid.cstr                                                                                  |    <0.001 |
|                                     ramloop[0].ram.r                                                                          |    <0.001 |
|                                       prim_noinit.ram                                                                         |    <0.001 |
|               I_XD_FIFO                                                                                                       |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                               |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                           |    <0.001 |
|                     inst_fifo_gen                                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                                            |    <0.001 |
|                         grf.rf                                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                            |    <0.001 |
|                             grhf.rhf                                                                                          |    <0.001 |
|                             grss.gdc.dc                                                                                       |    <0.001 |
|                               gsym_dc.dc                                                                                      |    <0.001 |
|                             grss.rsts                                                                                         |    <0.001 |
|                             rpntr                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                            |    <0.001 |
|                             gwss.wsts                                                                                         |    <0.001 |
|                             wpntr                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                               |    <0.001 |
|                             gdm.dm                                                                                            |    <0.001 |
|                               RAM_reg_0_7_0_5                                                                                 |    <0.001 |
|                               RAM_reg_0_7_6_8                                                                                 |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                             |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                            |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                              |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                                              |    <0.001 |
|                 I_TSTRB_FIFO                                                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                                            |    <0.001 |
|                 SLICE_INSERTION                                                                                               |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                              |    <0.001 |
|             I_ADDR_CNTL                                                                                                       |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                              |    <0.001 |
|             I_CMD_STATUS                                                                                                      |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                              |    <0.001 |
|               I_CMD_FIFO                                                                                                      |    <0.001 |
|             I_RESET                                                                                                           |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                              |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                    |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                              |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                 |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                              |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                              |    <0.001 |
|         I_RST_MODULE                                                                                                          |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                          |    <0.001 |
|           REG_HRD_RST                                                                                                         |    <0.001 |
|           REG_HRD_RST_OUT                                                                                                     |    <0.001 |
|     axi_gpio_0                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                         |    <0.001 |
|     axi_gpio_1                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_10                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_11                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_12                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_13                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_14                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_15                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_16                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_17                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_18                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_19                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_2                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_20                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_21                                                                                                               |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_3                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_4                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_5                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_6                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_7                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_8                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_gpio_9                                                                                                                |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         gpio_core_1                                                                                                           |    <0.001 |
|     axi_mem_intercon                                                                                                          |     0.004 |
|       m00_couplers                                                                                                            |     0.002 |
|         auto_pc                                                                                                               |     0.002 |
|           inst                                                                                                                |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                      |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                             |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                                       |    <0.001 |
|                   inst                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                          |    <0.001 |
|                           grf.rf                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                               gr1.rfwft                                                                                       |    <0.001 |
|                               grss.rsts                                                                                       |    <0.001 |
|                               rpntr                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                               gwss.wsts                                                                                       |    <0.001 |
|                               wpntr                                                                                           |    <0.001 |
|                             rstblk                                                                                            |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                       |     0.001 |
|                 USE_BURSTS.cmd_queue                                                                                          |    <0.001 |
|                   inst                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                          |    <0.001 |
|                           grf.rf                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                               gr1.rfwft                                                                                       |    <0.001 |
|                               grss.rsts                                                                                       |    <0.001 |
|                               rpntr                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                               gwss.wsts                                                                                       |    <0.001 |
|                               wpntr                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                               gdm.dm                                                                                          |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                              |    <0.001 |
|                             rstblk                                                                                            |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                     |    <0.001 |
|                   inst                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                          |    <0.001 |
|                           grf.rf                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                               gr1.rfwft                                                                                       |    <0.001 |
|                               grss.rsts                                                                                       |    <0.001 |
|                               rpntr                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                               gwss.wsts                                                                                       |    <0.001 |
|                               wpntr                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                               gdm.dm                                                                                          |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                              |    <0.001 |
|                             rstblk                                                                                            |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                       |    <0.001 |
|       s00_couplers                                                                                                            |     0.001 |
|         auto_us                                                                                                               |     0.001 |
|           inst                                                                                                                |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                     |     0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                                       |    <0.001 |
|               si_register_slice_inst                                                                                          |    <0.001 |
|                 aw_pipe                                                                                                       |    <0.001 |
|       xbar                                                                                                                    |    <0.001 |
|         inst                                                                                                                  |    <0.001 |
|           gen_samd.crossbar_samd                                                                                              |    <0.001 |
|             addr_arbiter_ar                                                                                                   |    <0.001 |
|             addr_arbiter_aw                                                                                                   |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                                |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                                  |    <0.001 |
|               b_pipe                                                                                                          |    <0.001 |
|               r_pipe                                                                                                          |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                                  |    <0.001 |
|               b_pipe                                                                                                          |    <0.001 |
|               r_pipe                                                                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                                    |     0.000 |
|               wrouter_aw_fifo                                                                                                 |     0.000 |
|             splitter_aw_mi                                                                                                    |    <0.001 |
|     axi_uartlite_0                                                                                                            |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         UARTLITE_CORE_I                                                                                                       |    <0.001 |
|           BAUD_RATE_I                                                                                                         |    <0.001 |
|           UARTLITE_RX_I                                                                                                       |    <0.001 |
|             DELAY_16_I                                                                                                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                                |    <0.001 |
|             SRL_FIFO_I                                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                                  |    <0.001 |
|           UARTLITE_TX_I                                                                                                       |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                                             |    <0.001 |
|             SRL_FIFO_I                                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                                  |    <0.001 |
|     axis_data_fifo_0                                                                                                          |     0.004 |
|       inst                                                                                                                    |     0.004 |
|         gen_fifo_generator.fifo_generator_inst                                                                                |     0.004 |
|           inst_fifo_gen                                                                                                       |     0.004 |
|             gaxis_fifo.gaxisf.axisf                                                                                           |     0.004 |
|               grf.rf                                                                                                          |     0.004 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                    |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                   gr1.rfwft                                                                                                   |    <0.001 |
|                   gras.rsts                                                                                                   |    <0.001 |
|                     c0                                                                                                        |    <0.001 |
|                     c1                                                                                                        |    <0.001 |
|                   rpntr                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                   gwas.wsts                                                                                                   |    <0.001 |
|                     c1                                                                                                        |    <0.001 |
|                     c2                                                                                                        |    <0.001 |
|                   wpntr                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                         |     0.003 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                    |     0.003 |
|                     inst_blk_mem_gen                                                                                          |     0.003 |
|                       gnativebmg.native_blk_mem_gen                                                                           |     0.003 |
|                         valid.cstr                                                                                            |     0.003 |
|                           ramloop[0].ram.r                                                                                    |    <0.001 |
|                             prim_noinit.ram                                                                                   |    <0.001 |
|                           ramloop[1].ram.r                                                                                    |     0.001 |
|                             prim_noinit.ram                                                                                   |     0.001 |
|                           ramloop[2].ram.r                                                                                    |     0.001 |
|                             prim_noinit.ram                                                                                   |     0.001 |
|                 rstblk                                                                                                        |    <0.001 |
|     clk_wiz_0                                                                                                                 |     0.109 |
|       inst                                                                                                                    |     0.109 |
|     processing_system7_0                                                                                                      |     1.534 |
|       inst                                                                                                                    |     1.534 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                                                                       |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                                                                       |     0.000 |
|     processing_system7_0_axi_periph                                                                                           |     0.008 |
|       s00_couplers                                                                                                            |     0.004 |
|         auto_pc                                                                                                               |     0.004 |
|           inst                                                                                                                |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                              |     0.004 |
|               RD.ar_channel_0                                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                                            |    <0.001 |
|               SI_REG                                                                                                          |     0.002 |
|                 ar_pipe                                                                                                       |    <0.001 |
|                 aw_pipe                                                                                                       |    <0.001 |
|                 b_pipe                                                                                                        |    <0.001 |
|                 r_pipe                                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                                  |    <0.001 |
|       tier2_xbar_0                                                                                                            |    <0.001 |
|         inst                                                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                            |    <0.001 |
|             addr_arbiter_inst                                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                      |    <0.001 |
|             reg_slice_r                                                                                                       |    <0.001 |
|             splitter_ar                                                                                                       |    <0.001 |
|             splitter_aw                                                                                                       |    <0.001 |
|       tier2_xbar_1                                                                                                            |    <0.001 |
|         inst                                                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                            |    <0.001 |
|             addr_arbiter_inst                                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                      |    <0.001 |
|             reg_slice_r                                                                                                       |    <0.001 |
|             splitter_ar                                                                                                       |    <0.001 |
|             splitter_aw                                                                                                       |    <0.001 |
|       tier2_xbar_2                                                                                                            |    <0.001 |
|         inst                                                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                            |    <0.001 |
|             addr_arbiter_inst                                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                      |    <0.001 |
|             reg_slice_r                                                                                                       |    <0.001 |
|             splitter_ar                                                                                                       |    <0.001 |
|             splitter_aw                                                                                                       |    <0.001 |
|       tier2_xbar_3                                                                                                            |    <0.001 |
|         inst                                                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                            |    <0.001 |
|             addr_arbiter_inst                                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                      |    <0.001 |
|             reg_slice_r                                                                                                       |    <0.001 |
|             splitter_ar                                                                                                       |    <0.001 |
|             splitter_aw                                                                                                       |    <0.001 |
|       xbar                                                                                                                    |    <0.001 |
|         inst                                                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                            |    <0.001 |
|             addr_arbiter_inst                                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                      |    <0.001 |
|             reg_slice_r                                                                                                       |    <0.001 |
|             splitter_ar                                                                                                       |    <0.001 |
|             splitter_aw                                                                                                       |    <0.001 |
|     rst_processing_system7_0_100M                                                                                             |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                           |    <0.001 |
|         SEQ                                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                                         |    <0.001 |
|     xadc_wiz_0                                                                                                                |     0.003 |
|       U0                                                                                                                      |     0.003 |
|         AXI_LITE_IPIF_I                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                         |    <0.001 |
|         AXI_XADC_CORE_I                                                                                                       |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                                  |    <0.001 |
|         SOFT_RESET_I                                                                                                          |    <0.001 |
|   u_ila_0_0                                                                                                                   |     0.010 |
|     inst                                                                                                                      |     0.010 |
|       ila_core_inst                                                                                                           |     0.010 |
|         ila_trace_memory_inst                                                                                                 |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                            |     0.003 |
|             inst_blk_mem_gen                                                                                                  |     0.003 |
|               gnativebmg.native_blk_mem_gen                                                                                   |     0.003 |
|                 valid.cstr                                                                                                    |     0.003 |
|                   ramloop[0].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[1].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[2].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[3].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|         u_ila_cap_ctrl                                                                                                        |    <0.001 |
|           U_CDONE                                                                                                             |    <0.001 |
|           U_NS0                                                                                                               |    <0.001 |
|           U_NS1                                                                                                               |    <0.001 |
|           u_cap_addrgen                                                                                                       |    <0.001 |
|             U_CMPRESET                                                                                                        |    <0.001 |
|             u_cap_sample_counter                                                                                              |    <0.001 |
|               U_SCE                                                                                                           |    <0.001 |
|               U_SCMPCE                                                                                                        |    <0.001 |
|               U_SCRST                                                                                                         |    <0.001 |
|               u_scnt_cmp                                                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|             u_cap_window_counter                                                                                              |    <0.001 |
|               U_WCE                                                                                                           |    <0.001 |
|               U_WHCMPCE                                                                                                       |    <0.001 |
|               U_WLCMPCE                                                                                                       |    <0.001 |
|               u_wcnt_hcmp                                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|               u_wcnt_lcmp                                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|         u_ila_regs                                                                                                            |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                                                                |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                                |    <0.001 |
|           U_XSDB_SLAVE                                                                                                        |     0.001 |
|           reg_15                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_16                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_17                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_18                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_19                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_1a                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_6                                                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_7                                                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_8                                                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_80                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_81                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_82                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_83                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_84                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_85                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_887                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_88d                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_890                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_9                                                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_srl_fff                                                                                                         |    <0.001 |
|           reg_stream_ffd                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_stream_ffe                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|         u_ila_reset_ctrl                                                                                                      |    <0.001 |
|           arm_detection_inst                                                                                                  |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                         |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                         |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                        |    <0.001 |
|           halt_detection_inst                                                                                                 |    <0.001 |
|         u_trig                                                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                           |    <0.001 |
|               DUT                                                                                                             |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                   u_srlA                                                                                                      |    <0.001 |
|                   u_srlB                                                                                                      |    <0.001 |
|                   u_srlC                                                                                                      |    <0.001 |
|                   u_srlD                                                                                                      |    <0.001 |
|           U_TM                                                                                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|         xsdb_memory_read_inst                                                                                                 |    <0.001 |
|   u_ila_1_0                                                                                                                   |     0.023 |
|     inst                                                                                                                      |     0.023 |
|       ila_core_inst                                                                                                           |     0.023 |
|         ila_trace_memory_inst                                                                                                 |     0.004 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                            |     0.004 |
|             inst_blk_mem_gen                                                                                                  |     0.004 |
|               gnativebmg.native_blk_mem_gen                                                                                   |     0.004 |
|                 valid.cstr                                                                                                    |     0.004 |
|                   ramloop[0].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[1].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[2].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[3].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[4].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[5].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[6].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[7].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[8].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[9].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|         u_ila_cap_ctrl                                                                                                        |    <0.001 |
|           U_CDONE                                                                                                             |    <0.001 |
|           U_NS0                                                                                                               |    <0.001 |
|           U_NS1                                                                                                               |    <0.001 |
|           u_cap_addrgen                                                                                                       |    <0.001 |
|             U_CMPRESET                                                                                                        |    <0.001 |
|             u_cap_sample_counter                                                                                              |    <0.001 |
|               U_SCE                                                                                                           |    <0.001 |
|               U_SCMPCE                                                                                                        |    <0.001 |
|               U_SCRST                                                                                                         |    <0.001 |
|               u_scnt_cmp                                                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|             u_cap_window_counter                                                                                              |    <0.001 |
|               U_WCE                                                                                                           |    <0.001 |
|               U_WHCMPCE                                                                                                       |    <0.001 |
|               U_WLCMPCE                                                                                                       |    <0.001 |
|               u_wcnt_hcmp                                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|               u_wcnt_lcmp                                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|         u_ila_regs                                                                                                            |     0.013 |
|           MU_SRL[0].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                                                               |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                                                |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                                |    <0.001 |
|           U_XSDB_SLAVE                                                                                                        |     0.003 |
|           reg_15                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_16                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_17                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_18                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_19                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_1a                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_6                                                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_7                                                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_8                                                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_80                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_81                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_82                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_83                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_84                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_85                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_887                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_88d                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_890                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_9                                                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_srl_fff                                                                                                         |    <0.001 |
|           reg_stream_ffd                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_stream_ffe                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|         u_ila_reset_ctrl                                                                                                      |    <0.001 |
|           arm_detection_inst                                                                                                  |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                         |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                         |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                        |    <0.001 |
|           halt_detection_inst                                                                                                 |    <0.001 |
|         u_trig                                                                                                                |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                           |    <0.001 |
|               DUT                                                                                                             |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                   u_srlA                                                                                                      |    <0.001 |
|                   u_srlB                                                                                                      |    <0.001 |
|                   u_srlC                                                                                                      |    <0.001 |
|                   u_srlD                                                                                                      |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                   u_srlA                                                                                                      |    <0.001 |
|                   u_srlB                                                                                                      |    <0.001 |
|                   u_srlC                                                                                                      |    <0.001 |
|                   u_srlD                                                                                                      |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                   u_srlA                                                                                                      |    <0.001 |
|                   u_srlB                                                                                                      |    <0.001 |
|                   u_srlC                                                                                                      |    <0.001 |
|                   u_srlD                                                                                                      |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                   u_srlA                                                                                                      |    <0.001 |
|                   u_srlB                                                                                                      |    <0.001 |
|                   u_srlC                                                                                                      |    <0.001 |
|                   u_srlD                                                                                                      |    <0.001 |
|           U_TM                                                                                                                |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|         xsdb_memory_read_inst                                                                                                 |    <0.001 |
|   u_ila_2_0                                                                                                                   |     0.019 |
|     inst                                                                                                                      |     0.019 |
|       ila_core_inst                                                                                                           |     0.019 |
|         ila_trace_memory_inst                                                                                                 |     0.007 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                            |     0.007 |
|             inst_blk_mem_gen                                                                                                  |     0.007 |
|               gnativebmg.native_blk_mem_gen                                                                                   |     0.007 |
|                 valid.cstr                                                                                                    |     0.007 |
|                   ramloop[0].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[10].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[11].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[12].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[13].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[14].ram.r                                                                                           |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[1].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[2].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[3].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[4].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[5].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[6].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[7].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[8].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|                   ramloop[9].ram.r                                                                                            |    <0.001 |
|                     prim_noinit.ram                                                                                           |    <0.001 |
|         u_ila_cap_ctrl                                                                                                        |     0.001 |
|           U_CDONE                                                                                                             |    <0.001 |
|           U_NS0                                                                                                               |    <0.001 |
|           U_NS1                                                                                                               |    <0.001 |
|           u_cap_addrgen                                                                                                       |    <0.001 |
|             U_CMPRESET                                                                                                        |    <0.001 |
|             u_cap_sample_counter                                                                                              |    <0.001 |
|               U_SCE                                                                                                           |    <0.001 |
|               U_SCMPCE                                                                                                        |    <0.001 |
|               U_SCRST                                                                                                         |    <0.001 |
|               u_scnt_cmp                                                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|             u_cap_window_counter                                                                                              |    <0.001 |
|               U_WCE                                                                                                           |    <0.001 |
|               U_WHCMPCE                                                                                                       |    <0.001 |
|               U_WLCMPCE                                                                                                       |    <0.001 |
|               u_wcnt_hcmp                                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|               u_wcnt_lcmp                                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                       |    <0.001 |
|                   DUT                                                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                              |    <0.001 |
|                       u_srlA                                                                                                  |    <0.001 |
|                       u_srlB                                                                                                  |    <0.001 |
|                       u_srlC                                                                                                  |    <0.001 |
|                       u_srlD                                                                                                  |    <0.001 |
|         u_ila_regs                                                                                                            |     0.007 |
|           MU_SRL[0].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                                                |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                                                |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                                |    <0.001 |
|           U_XSDB_SLAVE                                                                                                        |     0.002 |
|           reg_15                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_16                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_17                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_18                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_19                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_1a                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_6                                                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_7                                                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_8                                                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_80                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_81                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_82                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_83                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_84                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_85                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_887                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_88d                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_890                                                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_9                                                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|           reg_srl_fff                                                                                                         |    <0.001 |
|           reg_stream_ffd                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                |    <0.001 |
|           reg_stream_ffe                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                              |    <0.001 |
|         u_ila_reset_ctrl                                                                                                      |    <0.001 |
|           arm_detection_inst                                                                                                  |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                         |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                         |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                        |    <0.001 |
|           halt_detection_inst                                                                                                 |    <0.001 |
|         u_trig                                                                                                                |     0.002 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                           |    <0.001 |
|               DUT                                                                                                             |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                   u_srlA                                                                                                      |    <0.001 |
|                   u_srlB                                                                                                      |    <0.001 |
|                   u_srlC                                                                                                      |    <0.001 |
|                   u_srlD                                                                                                      |    <0.001 |
|           U_TM                                                                                                                |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                         |    <0.001 |
|                 DUT                                                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                |    <0.001 |
|                     u_srlA                                                                                                    |    <0.001 |
|                     u_srlB                                                                                                    |    <0.001 |
|                     u_srlC                                                                                                    |    <0.001 |
|                     u_srlD                                                                                                    |    <0.001 |
|         xsdb_memory_read_inst                                                                                                 |    <0.001 |
+-------------------------------------------------------------------------------------------------------------------------------+-----------+


