# Verilog RTL Designs

This repository contains Verilog HDL implementations of:

## 1. Implementation of Basic Gates

## 2. Combinational Circuits

## 3. Sequential Circuits

Each module contains:
- Verilog RTL code
- Testbench
- Schematic / simulation images

Tools Used:
- Visual Studio Code
- Vivado