psSimBaseName                      	simv
psLogFileName                      	NULL
pDaiDir                            	/home/verifier/workspace/svtb_sram_ahb/verif/env/simv.daidir
destPath                           	csrc/
fSharedMaster                      	0
fHsimPCSharedLibSpecified          	0
hsMainFileCount                    	0
hsMainFileName                     	dummy
hsAuxFileName                      	dummy
hsimDlpPartitionFilename           	0
partitionName                      	6	MASTER
hsimInitRegValue                   	3
fNSParam                           	1024
hsim_noschedinl                    	0
hsim_hdbs                          	4096
eval_order_seq                     	0
simorder_light                     	0
partialelab                        	0
hsim_csdf                          	-2147483648
fHsimRuntimeElabSdf                	0
fNtcNewSolver                      	0
fHsimSdfFileOpt                    	0
fHsimTransUsingdoMpd32             	0
hsDirType                          	1
fHsimClasses                       	0
fHsimPulseMPDelay                  	1
fHsimMvsimDb                       	0
fHsimMvsimDebug                    	0
fHsimAllXmrs                       	1
fHsimTaskFuncXmrs                  	0
fHsimTaskFuncXmrsDbg               	0
fHsimAllTaskFuncXmrs               	0
fHsimDoXmrProcessing               	1
fNoMergeDelays                     	0
uGlblTimeUnit                      	16
fHsimAllMtm                        	0
fSimprofileNew                     	0
fHsimVhVlOpt                       	0
fHsimMdbVhVlInputFuseOpt           	0
fHsimMdbVhVlInoutFuseOpt           	0
fHsimMdbVhVlCcnOpt                 	0
fHsimVlVhOpt                       	0
fHsimVlVhVlOpt                     	0
fHsimVlVhBfuseOpt                  	0
xpropMergeMode                     	0
xpropUnifiedInferenceMode          	0
xpropOverride                      	0
isXpropConfigEnabled               	0
fHsimVectorConst                   	0
fHsimAllMtmPat                     	0
fHsimCertRaptMode                  	0
fNewCBSemantics                    	1
fSchedAtEnd                        	0
fSpecifyInDesign                   	0
fHsimDumpFlatData                  	1
fHsimCompressDiag                  	1
fHsimPowerOpt                      	0
fLoopReportElab                    	0
fHsimRtl                           	0
fHsimCbkOptVec                     	1
fHsimDynamicCcnHeur                	1
fHsimPvcs                          	0
fHsimPvcsCcn                       	0
fHsimOldLdr                        	0
fHsimSingleDB                      	1
uVfsGcLimit                        	50
fHsimCompatSched                   	0
fHsimCompatOrder                   	0
fHsimDynamicElabForGates           	1
fHsimDynamicElabForVectors         	0
fHsimDynamicElabForVectorsAlways   	0
fHsimDynamicElabForVectorsMinputs  	0
fHsimDeferForceSelTillReElab       	0
fHsimModByModElab                  	1
fSvNettRealResType                 	0
fHsimExprID                        	1
fHsimSequdpon                      	0
fHsimDatapinOpt                    	0
fHsimExprPrune                     	0
fHsimMimoGate                      	0
fHsimNewChangeCheckFrankch         	1
fHsimNoSched0Front                 	0
fHsimNoSched0FrontForMd            	1
fHsimScalReg                       	0
fHsimNtbVl                         	0
fHsimICTimeStamp                   	0
fHsimICDiag                        	0
fHsimNewCSDF                       	1
vcselabIncrMode                    	2
fHsimMPPackDelay                   	0
fHsimMultDriver                    	0
fHsimPart                          	0
fHsimPrlComp                       	0
fHsimPartTest                      	0
fHsimTestChangeCheck               	0
fHsimTestFlatNodeOrder             	0
fHsimTestNState                    	0
fHsimPartDebug                     	0
fHsimPartFlags                     	0
fHsimOdeSched0                     	0
fHsimNewRootSig                    	1
fHsimDisableRootSigModeOpt         	0
fHsimTestRootSigModeOpt            	0
fHsimIncrWriteOnce                 	0
fHsimUnifInterfaceStrId            	1
fHsimUnifInterfaceFlow             	1
fHsimUnifInterfaceFlowDiag         	0
fHsimUnifInterfaceFlowXmrDiag      	0
fHsimUnifInterfaceMultiDrvChk      	1
fHsimXVirForGenerateScope          	0
fHsimCongruencyIntTestI            	0
fHsimCongruencySVA                 	0
fHsimCongruencySVADbg              	0
fHsimCongruencyLatchEdgeFix        	0
fHsimCongruencyFlopEdgeFix         	0
fHsimCongruencyXprop               	0
fHsimCongruencyXpropFix            	0
fHsimCongruencyXpropDbsEdge        	0
fHsimCongruencyResetRecoveryDbs    	0
fHsimCongruencyClockControlDiag    	0
fHsimCongruencySampleUpdate        	0
fHsimCongruencyFFDbsFix            	0
fHsimCongruency                    	0
fHsimCongruencySlave               	0
fHsimCongruencyCombinedLoads       	0
fHsimCongruencyFGP                 	0
fHsimDeraceClockDataUdp            	0
fHsimDeraceClockDataLERUpdate      	0
fHsimCongruencyPC                  	0
fHsimCongruencyPCInl               	0
fHsimCongruencyPCDbg               	0
fHsimCongruencyPCNoReuse           	0
fHsimCongruencyDumpHier            	0
fHsimCongruencyResolution          	0
fHsimCongruencyEveBus              	0
fHsimHcExpr                        	0
fHsCgOptModOpt                     	0
fHsCgOptSlowProp                   	0
fHsimCcnOpt                        	1
fHsimCcnOpt2                       	1
fHsimCcnOpt3                       	0
fHsimSmdMap                        	0
fHsimSmdDiag                       	0
fHsimSmdSimProf                    	0
fHsimSgdDiag                       	0
fHsimRtDiagLite                    	0
fHsimRtDiagLiteCevent              	100
fHsimRtDiag                        	0
fHsimSkRtDiag                      	0
fHsimDDBSRtdiag                    	0
fHsimDbg                           	0
fHsimCompWithGates                 	0
fHsimMdbDebugOpt                   	0
fHsimMdbDebugOptP1                 	0
fHsimMdbDebugOptP2                 	0
fHsimMdbPruneOpt                   	1
fHsimMdbMemOpt                     	0
hsimRandValue                      	0
fHsimSimMemProfile                 	0
fHsimSimTimeProfile                	0
fHsimElabMemProfile                	0
fHsimElabTimeProfile               	0
fHsimElabMemNodesProfile           	0
fHsimElabMemAllNodesProfile        	0
fHsimDisableVpdGatesProfile        	0
fHsimFileProfile                   	0
fHsimCountProfile                  	0
fHsimXmrDefault                    	1
fHsimFuseWireAndReg                	0
fHsimFuseSelfDrvLogic              	0
fHsimFuseProcess                   	0
fHsimNoStitchDump                  	0
fHsimAllExtXmrs                    	0
fHsimAllExtXmrsDiag                	0
fHsimAllExtXmrsAllowClkFusing      	0
fHsimPageArray                     	16383
fHsimPageControls                  	16383
hsDfsNodePageElems                 	0
hsNodePageElems                    	0
hsFlatNodePageElems                	0
hsGateMapPageElems                 	0
hsGateOffsetPageElems              	0
hsGateInputOffsetPageElems         	0
hsDbsOffsetPageElems               	0
hsMinPulseWidthPageElems           	0
hsNodeUpPatternPageElems           	0
hsNodeDownPatternPageElems         	0
hsNodeUpOffsetPageElems            	0
hsNodeEblkOffsetPageElems          	0
hsNodeDownOffsetPageElems          	0
hsNodeUpdateOffsetPageElems        	0
hsSdfOffsetPageElems               	0
fHsimPageAllLevelData              	0
fHsimAggrCg                        	0
fHsimViWire                        	1
fHsimPcCbOpt                       	1
fHsimAmsTunneling                  	0
fHsimAmsTunnelingDiag              	0
fHsimAmsNewDrs                     	0
fHsimScUpwardXmrNoSplit            	1
fHsimOrigNdbViewOnly               	0
fHsimVcsInterface                  	1
fHsimVcsInterfaceAlias             	1
fHsimSVTypesIntf                   	1
fUnifiedAssertCtrlDiag             	0
fHsimEnable2StateScal              	0
fHsimDisable2StateScalIbn          	0
fHsimVcsInterfaceAliasDbg          	0
fHsimVcsInterfaceDbg               	0
fHsimVcsVirtIntfDbg                	0
fHsimVcsAllIntfVarMem              	0
fHsimCheckVIDynLoadOffsets         	0
fHsimModInline                     	1
fHsimModInlineDbg                  	0
fHsimPCDrvLoadDbg                  	0
fHsimDrvChk                        	1
fHsimRtlProcessingNeeded           	0
fHsimGrpByGrpElab                  	0
fHsimGrpByGrpElabMaster            	0
fHsimNoParentSplitPC               	0
fHsimNusymMode                     	0
fHsimOneIntfPart                   	0
fHsimCompressInSingleDb            	2
fHsimCompressFlatDb                	0
fHsimNoTime0Sched                  	1
fHsimMdbVectorizeInstances         	0
fHsimMdbSplitGates                 	0
fHsimDeleteInstances               	0
fHsimUserDeleteInstances           	0
fHsimDeleteGdb                     	0
fHsimDeleteInstancesMdb            	0
fHsimShortInstMap                  	0
fHsimMdbVectorizationDump          	0
fHsimScanVectorize                 	0
fHsimParallelScanVectorize         	0
noInstsInVectorization             	0
cHsimNonReplicatedInstances        	0
fHsimScanRaptor                    	0
fHsimConfigFileCount               	0
fHsimVectorConstProp               	0
fHsimPromoteParam                  	0
fHsimNoVecInRaptor                 	0
fRaptorDumpVal                     	0
fRaptorVecNodes                    	0
fRaptorVecNodes2                   	0
fRaptorNonVecNodes                 	0
fRaptorBdrNodes                    	0
fRaptorVecGates                    	0
fRaptorNonVecGates                 	0
fRaptorTotalNodesBeforeVect        	0
fRaptorTotalGatesBeforeVect        	0
fHsimCountRaptorBits               	0
fHsimNewEvcd                       	1
fHsimNewEvcdMX                     	0
fHsimNewEvcdVecRoot                	1
fHsimNewEvcdForce                  	1
fHsimNewEvcdTest                   	0
fHsimNewEvcdObnDrv                 	1
fHsimNewEvcdW                      	1
fHsimNewEvcdWTest                  	0
fHsimEvcdDbgFlags                  	0
fHsimNewEvcdMultiDrvFmt            	1
fHsimDumpElabData                  	1
fHsimNoDeposit                     	0
fHsimDumpOffsetData                	0
fNoOfsOpt                          	0
fFlopGlitchDetect                  	0
fHsimClkGlitch                     	0
fHsimGlitchDumpOnce                	0
fHsimDynamicElab                   	1
fHsimDynamicElabDiag               	0
fHsimPrintPats                     	1
fHsimInterpreted                   	0
fHsimAggressiveCodegenForDelays    	1
fHsimAggressiveCgNtcDelays         	1
fHsimCgDelaysDiag                  	0
fHsimCodegenForVectors             	1
fHsimCgVectors2E                   	1
fHsimCgVectors2W                   	1
fHsimCgVectors2Cbk                 	1
fHsimCgVectors2Force               	0
fHsimCgVectors2Debug               	0
fHsimCgVectors2Diag                	0
fHsimHdlForceInfoDiag              	0
fHsimHdlForceInfo                  	0
fHsimCodegenForTcheck              	1
fHsimUdpsched                      	0
fHsimUdpTetramax                   	0
fHsimUdpDelta                      	0
fHsimMasterNodesOpt                	0
fHsimTransOpt                      	1
fHsimNoPortOBN                     	0
fHsimGateGroup                     	0
fHsimOldXmr                        	0
fHsimConst                         	1
fHsimOptimizeSeqUdp                	1
fHsimOptimizeNotifier              	0
fHsimPrintUdpTable                 	0
fHsimConstDelay                    	0
fHsimConstForce                    	0
fHsimCcnOpt4                       	0
fHsimCcnOptDiag                    	0
fHsimCcn                           	1
fHsimDynamicCcn                    	0
fHsimTestBoundaryConditions1       	0
fHsimTestBoundaryConditions2       	0
fHsimTestBoundaryConditions3       	0
fHsimTestElabNodeLimit             	0
fHsimInsertSched0ForLhsSelects     	1
fHsimVectors                       	1
fHsimOde                           	0
fHsimOdeDynElab                    	0
fHsimOdeDynElabDiag                	0
fHsimOdeUdp                        	0
fHsimOdeSeqUdp                     	0
fHsimOdeSeqUdpXEdge                	0
fHsimOdeSeqUdpDbg                  	0
fHsimOdeRmvSched0                  	0
fHsimOde4State                     	0
fHsimOdeDiag                       	0
fHsimOdeWithVecNew                 	0
fHsimOdeAcceptDeadGates            	0
fHsimOdeAcceptValue4Loads          	0
fHsimOdeAmdSRLatch                 	0
fHsimRmvSched0OnDataOfFlop         	0
fHsimRmvSched0OnMpd                	0
fHsimAllLevelSame                  	0
fHsimDbsList                       	0
fHsimRtlDbsList                    	0
fHsimPePort                        	0
fHsimPeXmr                         	0
fHsimPePortDiag                    	0
fHsimUdpDbs                        	0
fHsimCodeShare                     	0
fHsimRemoveDbgCaps                 	0
fFsdbGateOnepassTraverse           	0
fHsimAllowVecGateInVpd             	1
fHsimAllowAllVecGateInVpd          	0
fHsimAllowUdpInVpd                 	1
fHsimAllowAlwaysCombInVpd          	0
fHsimAllowAlwaysCombCmpDvcSimv     	0
fHsimAllowAlwaysCombDbg            	0
fHsimMakeAllP2SPrimary             	0
fHsimMakeAllSeqPrimary             	0
fHsimNoCcnDump                     	0
fHsimFsdbProfDiag                  	0
fVpdSeqGate                        	0
fVpdUseMaxBCode                    	0
fVpdHsIntVecGate                   	0
fVpdHsCmplxVecGate                 	0
fVpdHsVecGateDiags                 	0
fSeqGateCodePatch                  	0
fVpdLongFaninOpt                   	0
fVpdSeqLongFaninOpt                	0
fVpdNoLoopDetect                   	0
fVpdNoSeqLoopDetect                	0
fVpdOptAllowConstDriver            	0
fVpdAllowCellReconstruction        	0
fVpdRtlForSharedLib                	0
fRaptorProf                        	0
fHsimVpdOptGateMustDisable         	0
fHsimVpdOptGate                    	0
fHsimVpdOptDelay                   	0
fHsimVpdOptMPDelay                 	0
fHsimVpdOptDiag                    	0
fHsimVpdOptRtlIncrFix              	0
fHsimVpdOptDiagV                   	0
fHsimCbkOptVecWithVcsd             	0
fHsimCbkOptDiag                    	0
fHsimByRefIBN                      	1
fHsimWireMda                       	1
fHsimUniqifyElabDiag               	0
fHsimForceCbkVec                   	1
fHsimSplitForceCbkVec              	1
fHsimLowPower                      	0
fHsimLowPowerDumpOnly              	0
fHsimLowPowerDiag                  	0
fHsimXpropFix                      	1
fHsimXpropConfigTrace              	0
fHsimNameBasedInterface            	1
fHsimVcsInterfaceHierDiag          	0
fHsimCbSchedFix                    	0
fHsimIncrDebug                     	0
fHsimSK                            	0
fHsimSharedKernel                  	1
fHsimSKIncr                        	0
fElabModTimeProfCount              	0
fHsimChangeSharedLib               	0
fHsimNewIncr                       	1
fHsimIncrSkip                      	0
fHsimSecondCheckMdb                	0
fHsimIntraXmrNotMaster             	0
fHsimExtNodeDiag                   	0
fHsimExtIntfXmrDebug               	0
fHsimExtXmrNodeDiag                	0
fPartTopElabModName                	0
fHsimPreResolveXmr                 	1
fHsimNoIntfXmrNonMaster            	1
fHsimXmrPropDebug                  	0
fHsimXmrElabDebug                  	0
fHsimXmrNoMaster                   	1
fHsimXmrNoMasterIBIF               	1
fHsimIncrMaster                    	0
fHsimEffTest                       	0
fHsimIncrTest                      	0
fHsimIncrTesting                   	0
fHsimOnepass                       	0
fHsimPartModSplit                  	0
fHsimNoIncrMatch                   	0
fHsimMergeOnly                     	0
fHsimStitchNew                     	0
fHsimCbkOpt                        	1
fFrcRelCbk                         	1
fPulserrWarn                       	1
hsMtmSpec                          	0
fprofile                           	0
fPreserveDaidir                    	1
fHsimLevelize                      	1
fHsimSelectLevelize                	0
fHsimSelectEdgeData                	0
fHsimSelectEdgeDataDbg             	0
fHsimSelectEdgeDataSched0          	0
fHsimSelectEdgeDataSanity          	0
fHsimLevelizeFlatNodeLimit         	22
fHsimLevelizeNoSizeLimit           	1
fHsimLevelizeForce                 	0
fHsimParallelLevelize              	0
fHsimParallelLevelizeDbg           	0
fHsimLevelizeNoCgDump              	0
fHsimReuseVcs1Sem                  	0
semLevelizeVar                     	-1
fHsimLevelizeDbg                   	0
fHsimMinputsPostEval               	0
fHsimSeqUdpDbsByteArray            	0
fHsimHilRtlAny                     	0
fHsimHilRtlAll                     	0
fHsimCoLocate                      	0
fHsimNoinlSched0lq                 	0
fHsimUdpOutputOpt                  	0
fHsimSeqUdpEblkOpt                 	0
fHsimSeqUdpEblkOptDiag             	0
fHsimGateInputAndDbsOffsetsOpt     	1
fHsimRelaxSched0                   	0
fHsimLocalVar                      	0
fHsimUdpDynElab                    	0
fHsimCbDynElab                     	0
fHsimCompressData                  	4
fHsimIgnoreCaps                    	0
fHsimMdbIgnoreCaps                 	0
fHsimIgnoreZForDfuse               	1
fHsimIgnoreDifferentCaps           	0
fHsimIgnoreDifferentNStates        	0
fHandleGlitchQC                    	1
fGlitchDetectForAllRtlLoads        	0
fHsimAllowFuseOnRegWithMultDrivers 	0
fHsimFuseConstDriversOpt           	1
fHsimMdSchedTr                     	0
fHsimIgnoreReElab                  	0
fHsimFuseMultiDrivers              	0
fHsimSched0                        	0
fHsimPulseFilter                   	0
fHsimNoSched0Reg                   	0
fHsimAddSched0                     	0
fHsimLargeBc                       	0
fHsimLargePdbModule                	0
fHsimMMDebug                       	0
fHsimMMLimit                       	0
hsimMMLimit                        	0
fHsimAmsFusionEnabled              	0
fHsimAmsWrealMdrEnabled            	0
fHsimAmsWrealInitValZero           	1
fWrealForce                        	0
fHsimCgMarkers                     	0
fHsimSplitRmaCode                  	1
rmapatsPattCountThreshold          	1000
fHsimElab64                        	0
fHsimTestFnn64                     	0
fHsimTestDgn64                     	0
fHsimRtlDbs                        	0
fHsimWakeupId                      	0
fHsimPassiveIbn                    	0
fHsimInitialConst                  	0
fHsimForceRtlDbs                   	0
fHsimBcOpt                         	1
fHsimBcOptDebug                    	0
fHsimBfuseFast                     	1
fHsimParallelElab                  	0
fHsimParallelElabVcs1              	0
fpicArchive                        	1
fCsrcInTmpDir                      	0
fHsimInterconFE                    	1
fHsimMxOpt                         	1
fHsimModpathFE                     	1
fHsimPathOnCCN                     	0
fHsimOptMPDelayLoad                	0
fHsimTransMPDelay                  	1
fLargeSizeSdfTest                  	0
fAllMtm                            	0
fHsimDelayGateMbme                 	0
fHsimDelayGateMbmeOld              	0
fHsimNdb                           	1
fHsimNdbDebug                      	0
fHsimNdbTest                       	0
fHsimGrpByGrpElabIncrTest          	0
fHsimGrpByGrpElabIncrTest2         	0
fHsimTestAggrCg                    	0
fHsimOneInputGateAggrCg            	0
fHsimCertitude                     	0
fHsimCertRapAutoTest               	0
fHsimRaceDetect                    	0
fCheckTcCond                       	0
fHsimSimlearnDdce                  	0
fHsimSimlearnDdce_diag             	0
fHsimScanOpt                       	0
fHsimScanOptPartComp               	0
fHsimHsoptNoScanOpt                	0
fHsimNoScanOptDeadLogic            	1
fHsimScanOptFixForDInSIPath        	1
fHsimNoScanOptForNonScanLoad       	0
fHsimScanOptLoopFix                	1
fHsimScanOptLoopFix2               	0
fHsimScanOptRelaxDbg               	0
fHsimScanOptRelaxDbgDynamic        	0
fHsimScanOptRelaxDbgDynamicPli     	0
fHsimScanOptRelaxDbgDiag           	0
fHsimScanOptRelaxDbgDiagHi         	0
fHsimScanOptNoErrorOnPliAccess     	0
fHsimScanOptTiming                 	0
fRelaxIbnSchedCheck                	0
fHsimScanOptNoDumpCombo            	0
fHsimScanOptPrintSwitchState       	0
fHsimScanOptSelectiveSwitchOn      	0
fHsimScanOptSingleSEPliOpt         	1
fHsimScanOptDesignHasDebugAccessOnly	0
fHsimScanOptPrintPcode             	0
fHsimNettypeOneDrvPerfOpt          	0
fHsimOldNettypeResFnOffset         	0
fHsimScanoptDump                   	0
fHsimScanDbgFunc                   	0
fHsimScanDbgPerf                   	0
fHsimAutoScanSuppWarn              	0
fHsimScanOptAggr                   	0
fHsimScanOptFuse                   	1
fHsimScanMemOpt                    	1
fHsimScanChainOpt                  	0
fHsimForceChangeCheck              	0
fHsimFuseConsts                    	0
fHsimMemBusOpt                     	0
fHsimDefLevelElab                  	0
fHsimOneInstElabMods               	0
fHsimOneInstElabModsHeur           	1
fHsimOneInstElabModsAllowDbg       	0
fHsimTopElabMods                   	0
fHsimPVCS                          	0
fHsimNoStitchMap                   	0
fHsimUnifiedModName                	0
fHsimVIIntegrityCheck              	0
fHsimOrigViewType                  	0
fHsimXmrDumpFullDR                 	0
fHsimXmrDumpDebug                  	0
fHsimRTLoopDectEna                 	0
fHsimAssertInActive                	0
dGblTeE                            	1.000000
dGblTeR                            	1.000000
dGblPeE                            	1.000000
dGblPeR                            	1.000000
fNewdaidirpath                     	0
fHsimDelayMbmeCheck                	4
fHsimMdbPartInputLimit             	1
fHsimSdfData                       	0
fHsimDesignHasSdfAnnotation        	0
fHsimDesignUsesParallelVcs         	0
fHsimCMEnabled                     	0
fGblMSah                           	0
fGblMSTe                           	0
fGblIntPe                          	0
fGblTe                             	0
fGblPe                             	0
iPulseR                            	100
iPulseE                            	100
iTransR                            	100
iTransE                            	100
fPulseOpt                          	0
fGblPulseOnD                       	0
fGblPulseOnE                       	0
fVCSiFlow                          	0
fSystemVCSEnabled                  	1
fHsimForcedPort                    	0
fpicOption                         	1
fModelSave                         	0
fHsimGenObj                        	1
fHsimCbkMemOpt                     	1
fHsimCbkMemOptDebug                	0
fHsimMasterModuleOnly              	0
fHsimDumpOriginalFlatNodeNumsMap   	0
fHsimRecordPli                     	0
fHsimPlaybackPli                   	0
fHsimModByModElabForGates          	0
fHsimMdbOpts                       	0
fHsimMdbInlineNew                  	0
fHsimMdbSelUdp2Rtl                 	0
fHsimMdbUdp2Rtl                    	0
fHsimZeroDelayDelta                	1
fHsimMdbUdp2Rtl_3state             	0
fHsimMdbUdp2Rtl_noxedge            	0
fHsimMdbUdp2Rtl_dfsr               	0
fHsimMdbInsertComplexSelect        	0
fHsimMdbNoComplexSelect            	0
fHsimMdbScalarization              	0
fHsimCmplxOperScalarization        	0
fHsimMdbVectorizeInstances2        	0
fHsimMdbVectorizeInstancesCfg      	0
fHsimMdbVectorizeInstDiag          	0
fHsimMdbVectorizeInstances3        	0
fHsimMdbOptimizeSeqUdp             	0
fHsimMdbB2BLatch                   	0
fHsimMdbAggr                       	0
fHsimMdbGateGroupNew               	0
fHsimMdbUdpGroup                   	0
fHsimMdbOptimizeConstants          	0
fHsimMdbDfuse                      	0
fHsimMdbBfuse                      	0
fHsimMdbDce                        	0
fHsimMdbMpopt                      	0
fHsimMdbCondMpOpt                  	0
fHsimMdbSimplifyMpCond             	0
fHsimDceIgnorecaps                 	0
fHsimCondModPathDbs                	0
fHsimCondModPathCompact            	0
fHsimMdbCondMpMerge                	0
fHsimModPathCg                     	0
fHsimNoCondModPathCg               	0
fHsimCompactCode                   	0
fHsimCondTC                        	0
fHsimMacroTC                       	0
fHsimCondMPConst                   	0
fHsimCondTCConst                   	0
fHsimMergeDelay                    	0
fHsimDelayOpt                      	0
fRemoveDelonTrans                  	1
fHsimModPathLoadOpt                	1
fHsimMdbTranOpt                    	0
fHsimMdbTranMerge                  	0
fHsimRmapatsCsh                    	0
fHsimLrmSupply                     	0
fHsimNewMbmeFlow                   	0
fHsimBackEndInteg                  	0
fHsimBackEndIntegCapsOk            	0
fHsimBackEndIntegDiag              	0
fHsimBackEndIntegMaxIbns           	1024
fHsimBackEndIntegDeadObns          	0
fHsimTran2MosDriver                	1
fHsimDumpCcn                       	0
fHsimMdbNStateAnalysis             	0
fHsimMdbAdjustWidth                	0
fHsimMdbOptimizeSelects            	0
fHsimMdbScalarizePorts             	0
fHsimMdbOptimizeSelectsHeuristic   	1
fHsimMdbPart                       	0
fHsimMdb1006Partition              	0
fHsimVectorPgate                   	0
fHsimNoHs                          	0
fHsimXmrPartition                  	0
fHsimNewPartition                  	0
fHsimElabPart                      	0
fHsimElabPartThreshHoldDesign      	1
fHsimPMdb                          	0
fHsimParitionCellInstNum           	1000
fHsimParitionCellNodeNum           	1000
fHsimParitionCellXMRNum            	1000
fHsimNewPartCutSingleInstLimit     	268435455
fHsimElabModDistNum                	0
fHsimElabPartThreshHoldModule      	3000000
fHsimPCPortPartition               	0
fHsimPortPartition                 	0
fHsimMdbHdbsBehavior               	0
fHsimMdbHdbsBehaviorTC             	0
fHsimMdbIbnObnPartition            	0
fHsimMdbDebugOpt0                  	0
fHsimMdbClockAnalysis              	0
fHsimMdbMimo                       	0
fHsimMdbMimoLite                   	0
fHsimMdbMimoAggr                   	0
fHsimDumpMdb                       	0
fHsimDumpMdbVpd                    	0
fHsimElabDiag                      	0
fHsimElabMasterDiag                	0
fHsimElabDiagSummary               	0
fHsimElabDiagMn                    	0
fHsimElabDiagMnCount               	0
fHsimElabDiagLite                  	0
fHsimSimpCollect                   	0
fHsimPcodeDiag                     	0
fHsimDbsAlwaysBlocks               	1
fHsimPrintNodeMap                  	0
fHsimSvAggr                        	0
fHsimDynamicFlatNode               	0
fHsimSeqPrimCg                     	1
fHsimDiagPats                      	0
fHsimDdPats                        	0
fHsimPatOpt                        	3
fHsimPatInline                     	0
fHsimPatOutline                    	0
fHsimFastelab                      	0
fHsimMacroOpt                      	0
fHsimSkipOpt                       	0
fHsimSkipOptFanoutlimit            	0
fHsimSkipOptRootlimit              	0
fHsimFuseDelayChains               	0
fFusempchainsFanoutlimit           	0
fFusempchainsDiagCount             	0
fHsimCloadOpt                      	0
fHsimNoICDelayPropPwEqDelay        	0
fHsimPrintMopComment               	0
fNewRace                           	0
fHsimCgVectorGates                 	0
fHsimCgVectorGates1                	0
fHsimCgVectorGates2                	0
fHsimCgVectorGatesNoReElab         	0
fHsimCgScalarGates                 	0
fHsimCgScalarGatesExpr             	0
fHsimCgScalarGatesLut              	0
fHsimCgRtl                         	1
fHsimCgRtlFilter                   	0
fHsimCgRtlDebug                    	0
fHsimCgRtlSize                     	15
fHsimNewCg                         	0
fHsimNewCgRt                       	0
fHsimNewCgFg                       	0
fHsimNewCgMinput                   	0
fHsimNewCgUpdate                   	0
fHsimNewCgMP                       	0
fHsimNewCgMPRt                     	0
fHsimNewCgMPRetain                 	0
fHsimNewCgTC                       	0
fHsimCgRtlInfra                    	1
fHsimGlueOpt                       	0
fHsimPGatePatchOpt                 	0
fHsimCgNoPic                       	0
fHsimElabModCg                     	0
fPossibleNullChecks                	0
fHsimProcessNoSplit                	1
fHsimMdbInstDiag                   	0
fHsimMdbOptInSchedDelta            	0
fScaleTimeValue                    	0
fDebugTimeScale                    	0
fPartCompSDF                       	0
fHsimNbaGate                       	1
fDumpDtviInfoInSC                  	0
fDumpSDFBasedMod                   	1
fHsimSdfIC                         	0
fHsimSdfICOverlap                  	0
fHsimSdfICDiag                     	0
fHsimSdfICOpt                      	0
fHsimMsvSdfInout                   	0
fOptimisticNtcSolver               	0
fHsimAllMtm                        	0
fHsimAllMtmPat                     	0
fHsimSdgOptEnable                  	0
fHsimSVTypesRefPorts               	0
fHsimGrpByGrpElabIncr              	0
fHsimGrpByGrpElabIncrDiag          	0
fHsimEvcdTranSeen                  	0
fHsimMarkRefereeInVcsElab          	0
fHsimStreamOpFix                   	1
fHsimInterface                     	0
fHsimNoPruning                     	0
fHsimNoVarBidirs                   	0
fHsimMxWrapOpt                     	0
fHsimMxTopBdryOpt                  	0
fHsimAggressiveDce                 	0
fHsimDceDebug                      	1
fHsimDceDebugUseHeuristics         	1
fHsimMdbUnidirSelects              	0
fHsimMdbNewDebugOpt                	0
fHsimMdbNewDebugOptExitOnError     	1
fHsimNewDebugOptMemDiag            	0
hsGlobalVerboseLevel               	0
fHsimMdbVectorConstProp            	1
fHsimEnableSeqUdpWrite             	0
fHsimDumpMDBOnlyForSeqUdp          	0
fHsimInitRegRandom                 	0
fHsimInitRegRandomVcs              	1
fEnableNewFinalStrHash             	0
fEnableNewAssert                   	1
fRunDbgDmma                        	0
fAssrtCtrlSigChk                   	1
fCheckSigValidity                  	0
fUniqPriToAstRewrite               	0
fUniqPriToAstCtrl                  	0
fAssertcontrolUniqPriNewImpl       	0
fRTLoopDectEna                     	0
fCmplLoopDectEna                   	0
fHsimMopFlow                       	1
fUCaseLabelCtrl                    	0
fUniSolRtSvaEna                    	1
fUniSolSvaEna                      	1
fXpropRtCtrlCallerOnly             	0
fHsimRaptorPart                    	0
fHsimEnableDbsMemOpt               	1
fHsimDebugDbsMemOpt                	0
fHsimRenPart                       	0
fHsimShortElabInsts                	0
fHsimNoTcSched                     	0
fHsimSchedOpt                      	0
fHsimXmrAllWires                   	0
fHsimXmrDiag                       	0
fHsimXmrPort                       	0
fHsimFalcon                        	1
fHsimGenForProfile                 	0
fHsimDumpMdbAll                    	0
fHsimDumpMdbRaptor                 	0
fHsimDumpMdbGates                  	0
fHsimDumpMdbPrune                  	0
fHsimDumpMdbInline                 	0
fHsimDumpMdbCondTC                 	0
fHsimDumpMdbNState                 	0
fHsimDumpMdbVhVlInputFuseOpt       	0
fHsimDumpMdbVhVlInoutFuseOpt       	0
fHsimDumpMdbVhVlCcnOpt             	0
fCompressSDF                       	0
fHsimDumpMdbSchedDelta             	0
fHsimDumpMdbNoVarBidirs            	0
fHsimDumpMdbScalarize              	0
fHsimDumpMdbVecInst                	0
fHsimDumpMdbVecInst2               	0
fHsimDumpMdbDce                    	0
fHsimDumpMdbScanopt                	0
fHsimDumpMdbSelects                	0
fHsimDumpMdbAggr                   	0
fHsimDumpMdbOptConst               	0
fHsimDumpMdbVcsInterface           	0
fHsimDumpMdbDfuse                  	0
fHsimDumpMdbBfuse                  	0
fHsimDumpMdbTranOpt                	0
fHsimDumpMdbOptLoops               	0
fHsimDumpMdbSeqUdp                 	0
fHsimDumpMdbMpOpt                  	0
fHsimDumpMdbGG                     	0
fHsimDumpMdbUdpGG                  	0
fHsimDumpMdbMimo                   	0
fHsimDumpMdbUdp2rtl                	0
fHsimDumpMdbUdpDelta               	0
fHsimDumpMdbDebugOpt               	0
fHsimDumpMdbSplitGates             	0
fHsimDumpMdb1006Part               	0
fHsimDumpMdbPart                   	0
fHsimDumpMdbSimplifyMpCond         	0
fDlpSvtbExclElab                   	0
fHsimDumpMdbCondMpMerge            	0
fHsimDumpMdbCondMp                 	0
fHsimDumpMdbCondModPathDbs         	0
fHsimSdfAltRetain                  	0
fHsimDumpMdbCompress               	1
fHsimDumpMdbSummary                	0
fHsimBfuseOn                       	1
fHsimBfuseHeur                     	0
fHsimBfuseHash                     	1
fHsimSelectCell                    	0
fHsimBfuseNoRedundantFanout        	1
fHsimBFuseVectorMinputGates        	0
fHsimBFuseVectorAlways             	0
fHsimDfuseOn                       	1
fHsimDumpMdbPruneVpdGates          	0
fHsimGates1209                     	0
fHsimCgRtlNoShareSmd               	0
fHsimGenForErSum                   	0
fVpdOpt                            	0
fHsimMdbCell                       	0
fHsimCellDebug                     	0
fHsimMdbCellComplexity             	1.500000
fHsimMdbCellHeur                   	1
fHsimNoPeekInMdbCell               	0
fDebugDump                         	1
fHsimOrigNodeNames                 	0
hsimSrcList                        	filelist
fHsimCgVectors2VOnly               	0
fHsimPortCoerce                    	0
fHsimBidirOpt                      	0
fHsimCheckLoop                     	1
fHsimCheckLoopDiag                 	0
fHsimCheckLoopMore                 	0
fHsimLoop                          	1
fHsimMdbDeltaGate                  	0
fHsimMdbDeltaGateAggr              	0
fHsimMdbVecDeltaGate               	1
fHsimVpdOptVfsDB                   	1
fHsimMdbPruneVpdGates              	1
fHsimPcPe                          	0
fHsimVpdGateOnlyFlag               	1
fHsimMxConnFrc                     	0
fHsimNewForceCbkVec                	0
fHsimNewForceCbkVecDiag            	0
fHsimMdbReplaceVpdHighConn         	0
fHsimVpdHighConnReplaced           	0
fHsimVpdOptSVTypes                 	0
fHsimDlyInitFrc                    	0
fHsimCompactVpdFn                  	1
fHsimPIP                           	0
fHsimRTLoopDectOrgName             	0
fHsimVpdOptPC                      	0
fHsimFusePeXmrFo                   	0
fHsimXmrSched                      	0
fHsimNoMdg                         	0
fHsimUseBidirSelectsInVectorGates  	0
fHsimGates2                        	0
fHsimVectorGates                   	0
fHsimHilCg                         	0
fHsimHilVecAndRtl                  	0
fHsimRtlLite                       	0
fHsimMdbcgLut                      	0
fHsimMdbcgSelective                	0
fHsimVcselabGates                  	0
fHsimMdbcgUnidirSel                	0
fHsimMdbcgLhsConcat                	0
fHsimMdbcgSelectSplit              	0
fHsimMdbcgProcessSelSplit          	0
fHsimMdbcgEdgeop                   	0
fHsimMdbcgMultiDelayControl        	1
fHsimParGateEvalMode               	0
fHsimDFuseVectors                  	0
fHsimDFuseVecIgnoreFrc             	0
fHsimDFuseZero                     	0
fHsimDFuseOpt                      	1
fHsimAllPortsDiag                  	0
fHsimPruneOpt                      	0
fHsimSeqUdpPruneWithConstInputs    	0
fHsimSafeDFuse                     	0
fHsimVpdOptExpVec                  	0
fHsimVpdOptSelGate                 	1
fHsimVpdOptSkipFuncPorts           	0
fHsimVpdOptAlways                  	1
fHsimVpdOptMdbCell                 	0
fHsimVpdOptPartialMdb              	1
fHsimVpdOptPartitionGate           	1
fHsimVpdOptXmr                     	0
fHsimVpdOptConst                   	1
fHsimVpdOptMoreLevels              	1
fHsimVpdHilRtl                     	0
fHsimSWave                         	0
fHsimNoSched0InCell                	1
fHsimPartialMdb                    	0
hsimPdbLargeOffsetThreshold        	1048576
fHsimFlatCell                      	0
fHsimFlatCellLimit                 	0
fHsimRegBank                       	0
fHsimHmetisMaxPartSize             	0
fHsimHmetisGateWt                  	0
fHsimHmetisUbFactor                	0
fHsimHmetis                        	0
fHsimHmetisDiag                    	0
fHsimRenumGatesForMdbCell          	0
fHsimHmetisMinPart                 	0
fHsim2stCell                       	0
fHsim2stCellMinSize                	0
fHsimMdbcgDebug                    	0
fHsimMdbcgDebugLite                	0
fHsimMdbcgDistrib                  	0
fHsimMdbcgSepmem                   	0
fHsimMdbcgObjDiag                  	0
fHsimMdbcg2stDiag                  	0
fHsimMdbcgRttrace                  	0
fHsimMdbVectorGateGroup            	1
fHsimMdbProcDfuse                  	1
fHsimMdbHilPrune                   	0
fHsimNewConstProp                  	0
fHsimSignedOp                      	0
fHsimVarIndex                      	0
fHsimNewMdbNstate                  	0
fHsimProcessNstate                 	0
fHsimMdbModpathNstate              	0
fHsimPgateConst                    	0
fHsCgOpt                           	1
fHsCgOptUdp                        	1
fHsCgOptRtl                        	1
fHsCgOptDiag                       	0
fHsCgOptAggr                       	0
fHsCgOptNoZCheck                   	0
fHsCgOptEnableZSupport             	0
fHsCgOpt4StateInfra                	0
fHsCgOptDce                        	0
fHsCgOptUdpChkDataForWakeup        	1
fHsNBACgOpt                        	1
fHsCgOptXprop                      	0
fHsimMdbcgDiag                     	0
fHsCgMaxInputs                     	6
fHsimMemory                        	0
fHsCgOptFwdPass                    	1
fHsimHpnodes                       	0
fLightDump                         	0
fRtdbgAccess                       	0
fRtdbgOption                       	0
fHDLCosim                          	0
fHDLCosimDebug                     	0
fHDLCosimTimeCoupled               	0
fHDLCosimTimeCoupledPorts          	0
HDLCosimMaxDataPerDpi              	1
HDLCosimMaxCallsPerDpi             	2147483647
fHDLCosimCompileDUT                	0
fHDLCosimCustomCompile             	0
fHDLCosimBoundaryAnalysis          	0
fVpdBeforeScan                     	1
fHsCgOptMiSched0                   	0
fgcAddSched0                       	0
fParamClassOptRtDiag               	0
fHsRegress                         	0
fHsBenchmark                       	0
fHsimCgScalarVerilogForce          	1
fVcsElabToRoot                     	1
fHilIbnObnCallByName               	0
fHsimMdbcgCellPartition            	0
fHsimCompressVpdSig                	0
fHsimLowPowerOpt                   	0
fHsimUdpOpt                        	1
fHsVecOneld                        	0
fNativeVpdDebug                    	0
fNewDtviFuse                       	0
fHsimVcsGenTLS                     	1
fAssertSuccDebugLevelDump          	0
fHsimMinputsChangeCheck            	0
fHsimClkLayout                     	0
fHsimIslandLayout                  	0
fHsimConfigSched0                  	0
fHsimSelectFuseAfterDfuse          	0
vcsNettypeDbgOpt                   	0
fHsimFoldedCell                    	0
fHsimSimon2Mdb                     	0
fHsimSWaveEmul                     	0
fHsimSWaveDumpMDB                  	0
fHsimSWaveDumpFlatData             	0
fHsimRenumberAlias                 	0
fHsimAliasRenumbered               	0
fHilCgMode                         	115
fHsimUnionOpt                      	0
fHsimFuseSGDBoundaryNodes          	0
fHsimRemoveCapsVec                 	0
fHsimSlowNfsRmapats                	0
fHsimCertRaptScal                  	0
fHsimCertRaptMdbClock              	0
fHsCgOptMux                        	0
fHsCgOptFrc                        	0
fHsCgOpt30                         	0
fHsLpNoCapsOpt                     	0
fHsCgOpt4State                     	1
fHashTableSize                     	12
fSkipStrChangeOnDelay              	1
fHsimTcheckOpt                     	0
fHsCgOptMuxMClk                    	0
fHsCgOptMuxFrc                     	0
fHsCgOptNoPcb                      	0
fHsCgOptMin1                       	0
fHsCgOptUdpChk                     	0
fHsChkXForSlowSigProp              	1
fHsimVcsParallelDbg                	0
fHsimVcsParallelStrategy           	0
fHsimVcsParallelOpt                	0
fHsimVcsParallelSubLevel           	4
fHsimParallelEblk                  	0
fHsimByteCodeParts                 	1
fHsimByteCodePartTesting           	0
fHsimByteCodePartAssert            	0
fFgpNovlInComp                     	0
fFutEventPRL                       	0
fFgpNbaDelay                       	0
fHsimDbsFlagsByteArray             	0
fHsimDbsFlagsByteArrayTC           	0
fHsimDbsFlagsThreadArray           	0
fHsimLevelCompaction               	0
fHsimLevelCompactionThreshold      	0
fHsimGateEdgeEventSched            	0
fHsimGateEdgeEventSchedThreshold   	0
fHsimGateEdgeEventSchedSanity      	0
fHsimSelectEdgeEventSched          	0
fHsimSelectEdgeEventSchedNoTempReuse	0
fHsimSelectEdgeEventSchedThreshold 	0
fHsimMaxComboLevels                	0
fHsimEgschedDynelab                	0
fHsimUdpClkDynelab                 	0
fUdpLayoutOnClk                    	0
fHsimDiagClk                       	1
fDbsPreCheck                       	0
fHsimSched0Analysis                	0
fHsimMultiDriverSched0             	0
fHsimLargeIbnSched                 	0
fFgpHierarchical                   	0
fFgpHierAllElabModAsRoot           	0
fFgpHierPCElabModAsRoot            	0
fFgpAdjustDataLevelOfLatch         	1
fHsimUdpXedgeEval                  	0
fFgpRaceCheck                      	0
fFgpUnifyClk                       	0
fFgpSmallClkTree                   	0
fFgpSmallRtlClkTree                	4
fFgpNoRtlUnlink                    	0
fFgpNoRtlAuxLevel                  	0
fFgpNumPartitions                  	8
fFgpMultiSocketCompile             	0
fFgpMultiSocketAfterGrping         	0
fFgpMultiSocketNCuts               	1
fFgpMultiSocketDiag                	0
fFgpMultiSocketRecomputePart       	1
fFgpDataDepOn                      	0
fFgpDDIgnore                       	0
fFgpXmrDepOn                       	0
fFgpTbCbOn                         	0
fFgpTbEvOn                         	1
fFgpTbNoVSA                        	0
fFgpTbEvXmr                        	0
fFgpTbEvCgCall                     	1
fFgpDisabledLevel                  	512
fFgpSched0User                     	0
fFgpNoSdDelayedNbas                	1
fFgpTimingFlags                    	0
fFgpTcLoadThreshold                	0
fFgpSched0Level                    	0
fHsimFgpMultiClock                 	0
fFgpScanOptFix                     	0
fFgpSched0UdpData                  	0
fFgpSanityTest                     	0
fFgpSanityTest_Eng                 	1
fFgpAlternativeLevelization        	0
fFgpHighFanoutThreshold            	1024
fFgpSplitGroupLevels               	1
fFgpSplitGroupIbn                  	1
fFgpSplitGroupGateEdge             	1
fFgpSplitGroupEval                 	3
fFgpGroupingPerfDiag               	0
fFgpSplitGroupDiag                 	0
fFgpStricDepModDiag                	0
fFgpIPProtect                      	0
fFgpIPProtectStrict                	0
fFgpNoVirtualThreads               	0
fFgpLoadBalance0DiagComp           	0
fFgpLoadBalance0CompileTime        	1
fFgpDepositDiag                    	0
fFgpEvtDiag.diagOn                 	0
fFgpEvtDiag.printAllNodes          	0
fFgpMangleDiagLog                  	0
fFgpMultiExclDiag                  	0
fFgpSingleExclReason               	0
fHsDoFaninFanoutSanity             	0
fHsFgpNonDbsOva                    	1
fFgpParallelTask                   	1
fFgpIbnSched                       	0
fFgpIbnSchedOpt                    	0
fFgpIbnSchedNoLevel                	0
fFgpIbnSchedThreshold              	0
fFgpIbnSchedDyn                    	0
fFgpObnSched                       	0
fFgpMpStateByte                    	0
fFgpTcStateByte                    	0
fHsimVirtIntfDynLoadSched          	0
fHsimNetXmrDrvChk                  	0
fFgpNoRtimeFgp                     	0
fHsFgpGlSched0                     	0
fFgpExclReason                     	0
fHsimIslandByIslandElab            	0
fHsimIslandByIslandFlat            	0
fHsimIslandByIslandFlat1           	0
fHsimVpdIBIF                       	0
fHsimXmrIBIF                       	0
fHsimReportTime                    	0
fHsimElabJ                         	0
fHsimElabJ4SDF                     	0
cElabProcs                         	0
hf_fHsimElabJ                      	0
fHsimElabJOpt                      	0
fHsimElabJMMFactor                 	0
fHsimOneInstCap                    	0
fHsimSchedMinput                   	0
fHsimSchedSeqPrim                  	0
fHsimSchedRandom                   	0
fHsimSchedAll                      	0
fHsimSchedSelectFanout             	0
fHsimSchedSelectFanoutDebug        	0
fHsimSchedSelectFanoutRandom       	0
fFgpDynamicReadOn                  	0
fHsCgOptAllUc                      	0
fHsimNoReconvergenceSched0         	0
fHsimXmrRepl                       	0
fZoix                              	0
fHsimDfuseNewOpt                   	0
fHsimBfuseNewOpt                   	0
fFgpMbme                           	0
fFgpXmrSched                       	0
fHsimClearClkCaps                  	0
fFgpHideXmrNodes                   	0
fHsimDiagClkConfig                 	0
fHsimDiagClkConfigDebug            	0
fHsimDiagClkConfigDumpAll          	0
fHsDiagClkConfigPara               	0
fHsimDiagClkConfigAn               	0
fHsimCanDumpClkConfig              	0
fFgpInitRout                       	0
fFgpIgnoreExclSD                   	0
fHsimAggrTCOpt                     	0
fFgpNewAggrXmrIterFlow             	0
fFgpNoLocalReferer                 	0
fHsCgOptNoClockFusing              	0
fHsClkWheelLimit                   	50000
fHsFgpSchedCgUcLoads               	1
fHsimAdvanceUdpInfer               	0
fFgpIbnSchedIntf                   	0
fHsCgOptNewSelCheck                	1
fFgpReportUnsafeFuncs              	0
fHsCgOptUncPrlThreshold            	4
fHsimCosimGatesProp                	0
fHsSVNettypePerfOpt                	0
fHsCgOptHashFixMap                 	1
fHsimLowPowerRetAnalysisInChild    	0
fRetainWithDelayedSig              	0
fHsimChargeDecay                   	0
fHsimCongruencyConfigFile          	0
fHsimCongruencyLogFile             	0
fHsimCoverageEnabled               	0
fHsimCoverageOptions               	0
fHsimCoverageDir                   	NULL
