[{"DBLP title": "Kiwi: Synthesis of FPGA Circuits from Parallel Programs.", "DBLP authors": ["David J. Greaves", "Satnam Singh"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.46", "OA papers": [{"PaperId": "https://openalex.org/W2103798154", "PaperTitle": "Kiwi: Synthesis of FPGA Circuits from Parallel Programs", "Year": 2008, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"University of Cambridge": 1.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Deborah Greaves", "S. K. Singh"]}]}, {"DBLP title": "Hardware Scripting in Gel.", "DBLP authors": ["Jonathan Bachrach", "Dany Qumsiyeh", "Mark M. Tobenkin"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.58", "OA papers": [{"PaperId": "https://openalex.org/W2169902823", "PaperTitle": "Hardware Scripting in Gel", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"CSAIL / MIT, Cambridge, MA, USA": 3.0}, "Authors": ["Jonathan Bachrach", "D. Qumsiyeh", "M. Tobenkin"]}]}, {"DBLP title": "Performance Analysis with High-Level Languages for High-Performance Reconfigurable Computing.", "DBLP authors": ["John Curreri", "Seth Koehler", "Brian Holland", "Alan D. George"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.18", "OA papers": [{"PaperId": "https://openalex.org/W2135716617", "PaperTitle": "Performance Analysis with High-Level Languages for High-Performance Reconfigurable Computing", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Florida": 4.0}, "Authors": ["J. Curreri", "Seth Koehler", "B. Holland", "Ajax E. George"]}]}, {"DBLP title": "A SRAM-based Architecture for Trie-based IP Lookup Using FPGA.", "DBLP authors": ["Hoang Le", "Weirong Jiang", "Viktor K. Prasanna"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.9", "OA papers": [{"PaperId": "https://openalex.org/W2144700548", "PaperTitle": "A SRAM-based Architecture for Trie-based IP Lookup Using FPGA", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Hoang M. Le", "Weirong Jiang", "Viktor K. Prasanna"]}]}, {"DBLP title": "A Scalable High Throughput Firewall in FPGA.", "DBLP authors": ["Gajanan S. Jedhe", "Arun Ramamoorthy", "Kuruvilla Varghese"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.31", "OA papers": [{"PaperId": "https://openalex.org/W2115477036", "PaperTitle": "A Scalable High Throughput Firewall in FPGA", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Indian Institute of Science Bangalore": 3.0}, "Authors": ["G.S. Jedhe", "Ayyalusamy Ramamoorthy", "Koshy Varghese"]}]}, {"DBLP title": "A Memory-Efficient FPGA-based Classification Engine.", "DBLP authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.29", "OA papers": [{"PaperId": "https://openalex.org/W2109666621", "PaperTitle": "A Memory-Efficient FPGA-based Classification Engine", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Technical University of Crete": 2.0}, "Authors": ["Antonis Nikitakis", "L. Papaefstathiou"]}]}, {"DBLP title": "The Effectiveness of Configuration Merging in Point-to-Point Networks for Module-based FPGA Reconfiguration.", "DBLP authors": ["Shannon Koh", "Oliver Diessel"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.25", "OA papers": [{"PaperId": "https://openalex.org/W2106028194", "PaperTitle": "The Effectiveness of Configuration Merging in Point-to-Point Networks for Module-based FPGA Reconfiguration", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["S. Koh", "Oliver Diessel"]}]}, {"DBLP title": "Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration.", "DBLP authors": ["Matthew French", "Erik K. Anderson", "Dong-In Kang"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.55", "OA papers": [{"PaperId": "https://openalex.org/W2125196836", "PaperTitle": "Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Inf. Sci. Inst., Univ. of Southern California, Arlington, VA, USA": 3.0}, "Authors": ["Matthew French", "E. W. Anderson", "Dong-In Kang"]}]}, {"DBLP title": "Scheduling Intervals for Reconfigurable Computing.", "DBLP authors": ["Wenyin Fu", "Katherine Compton"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.48", "OA papers": [{"PaperId": "https://openalex.org/W2100319014", "PaperTitle": "Scheduling Intervals for Reconfigurable Computing", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Wenyin Fu", "Katherine Compton"]}]}, {"DBLP title": "DSPs, BRAMs and a Pinch of Logic: New Recipes for AES on FPGAs.", "DBLP authors": ["Saar Drimer", "Tim G\u00fcneysu", "Christof Paar"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.42", "OA papers": [{"PaperId": "https://openalex.org/W2101912677", "PaperTitle": "DSPs, BRAMs and a Pinch of Logic: New Recipes for AES on FPGAs", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Cambridge": 1.0, "Ruhr University Bochum": 2.0}, "Authors": ["Saar Drimer", "Tim G\u00fcneysu", "Christof Paar"]}]}, {"DBLP title": "High-Speed Elliptic Curve Cryptography Accelerator for Koblitz Curves.", "DBLP authors": ["Kimmo U. J\u00e4rvinen", "Jorma O. Skytt\u00e4"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.30", "OA papers": [{"PaperId": "https://openalex.org/W2138461374", "PaperTitle": "High-Speed Elliptic Curve Cryptography Accelerator for Koblitz Curves", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Dept. of Signal Process. & Acoust., Helsinki Univ. of Technol., Espoo, Finland": 2.0}, "Authors": ["Kimmo J\u00e4rvinen", "Jorma Skytt\u00e4"]}]}, {"DBLP title": "An FPGA Implementation of Explicit-State Model Checking.", "DBLP authors": ["Mary Ellen Fuess", "Miriam Leeser", "Tim Leonard"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.36", "OA papers": [{"PaperId": "https://openalex.org/W2141801193", "PaperTitle": "An FPGA Implementation of Explicit-State Model Checking", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Northeastern University": 2.0, "Intel (United States)": 1.0}, "Authors": ["M.E. Fuess", "Miriam Leeser", "Trevor Leonard"]}]}, {"DBLP title": "Power-Aware and Branch-Aware Word-Length Optimization.", "DBLP authors": ["William George Osborne", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Oskar Mencer"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.39", "OA papers": [{"PaperId": "https://openalex.org/W2146050915", "PaperTitle": "Power-Aware and Branch-Aware Word-Length Optimization", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["William R. A. Osborne", "Jose G. F. Coutinho", "Wayne Luk", "Oskar Mencer"]}]}, {"DBLP title": "Simultaneous Retiming and Placement for Pipelined Netlists.", "DBLP authors": ["Kenneth Eguro", "Scott Hauck"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.21", "OA papers": [{"PaperId": "https://openalex.org/W2159780011", "PaperTitle": "Simultaneous Retiming and Placement for Pipelined Netlists", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Washington": 2.0}, "Authors": ["Ken Eguro", "Scott Hauck"]}]}, {"DBLP title": "Map-reduce as a Programming Model for Custom Computing Machines.", "DBLP authors": ["Jackson H. C. Yeung", "C. C. Tsang", "Kuen Hung Tsoi", "Bill S. H. Kwan", "Chris C. C. Cheung", "Anthony P. C. Chan", "Philip Heng Wai Leong"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.19", "OA papers": [{"PaperId": "https://openalex.org/W2133797469", "PaperTitle": "Map-reduce as a Programming Model for Custom Computing Machines", "Year": 2008, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Chinese University of Hong Kong": 5.0, "Hong Kong Science and Technology Parks Corporation": 2.0}, "Authors": ["Jonathan C. Yeung", "C.F. Tsang", "KH Tsoi", "B.S.H. Kwan", "C. C. Cheung", "Henry Lik-Yuen Chan", "Philip H. W. Leong"]}]}, {"DBLP title": "FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography.", "DBLP authors": ["Jack Coyne", "David Cyganski", "R. James Duckworth"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.35", "OA papers": [{"PaperId": "https://openalex.org/W2100638775", "PaperTitle": "FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Worcester Polytechnic Institute": 3.0}, "Authors": ["J. Coyne", "David Cyganski", "R. James Duckworth"]}]}, {"DBLP title": "Real-Time Optical Flow Calculations on FPGA and GPU Architectures: A Comparison Study.", "DBLP authors": ["Jeff Chase", "Brent E. Nelson", "John Bodily", "Zhaoyi Wei", "Dah-Jye Lee"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.24", "OA papers": [{"PaperId": "https://openalex.org/W2116759740", "PaperTitle": "Real-Time Optical Flow Calculations on FPGA and GPU Architectures: A Comparison Study", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Brigham Young University": 5.0}, "Authors": ["Jeffrey S. Chase", "B.A. Nelson", "John M. Bodily", "Zhaoyi Wei", "Dah-Jye Lee"]}]}, {"DBLP title": "Multiobjective Optimization of FPGA-Based Medical Image Registration.", "DBLP authors": ["Omkar Dandekar", "William Plishker", "Shuvra S. Bhattacharyya", "Raj Shekhar"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.50", "OA papers": [{"PaperId": "https://openalex.org/W2154762785", "PaperTitle": "Multiobjective Optimization of FPGA-Based Medical Image Registration", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Maryland, College Park": 4.0}, "Authors": ["Omkar Dandekar", "William Plishker", "Shankar P. Bhattacharyya", "Raj Shekhar"]}]}, {"DBLP title": "Scaling Soft Processor Systems.", "DBLP authors": ["Martin Labrecque", "Peter Yiannacouras", "J. Gregory Steffan"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.8", "OA papers": [{"PaperId": "https://openalex.org/W2096281944", "PaperTitle": "Scaling Soft Processor Systems", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Michel Labrecque", "Peter Yiannacouras", "J.G. Steffan"]}]}, {"DBLP title": "Reconfigurable Work Farms on a Massively Parallel Processor Array.", "DBLP authors": ["Michael Butts", "Brad Budlong", "Paul Wasson", "Ed White"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.6", "OA papers": [{"PaperId": "https://openalex.org/W2152830441", "PaperTitle": "Reconfigurable Work Farms on a Massively Parallel Processor Array", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ambric, Inc., Beaverton, OR, USA": 4.0}, "Authors": ["M.B. Butts", "Brad Budlong", "P Bruce Wasson", "E. J. White"]}]}, {"DBLP title": "Titan-R: A Reconfigurable Hardware Implementation of a High-Speed Compressor.", "DBLP authors": ["Konstantinos Papadopoulos", "Ioannis Papaefstathiou"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.14", "OA papers": [{"PaperId": "https://openalex.org/W2100218313", "PaperTitle": "Titan-R: A Reconfigurable Hardware Implementation of a High-Speed Compressor", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Dept. of Electron. & Comput. Eng., Tech. Univ. of Crete, Hellas, Greece": 2.0}, "Authors": ["Konstantinos Papadopoulos", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.41", "OA papers": [{"PaperId": "https://openalex.org/W2126075236", "PaperTitle": "Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Daniel Thomas", "Wayne Luk"]}]}, {"DBLP title": "Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer.", "DBLP authors": ["David DuBois", "Andrew DuBois", "Carolyn Connor Davenport", "Steve Poole"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.53", "OA papers": [{"PaperId": "https://openalex.org/W2098513105", "PaperTitle": "Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Los Alamos National Laboratory": 3.0, "Oak Ridge National Laboratory": 1.0}, "Authors": ["Didier Dubois", "Anthony E.J. Dubois", "Carolyn Connor", "Stephen Poole"]}]}, {"DBLP title": "An Efficient O(1) Priority Queue for Large FPGA-Based Discrete Event Simulations of Molecular Dynamics.", "DBLP authors": ["Martin C. Herbordt", "Francois Kosie", "Josh Model"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.49", "OA papers": [{"PaperId": "https://openalex.org/W2140715333", "PaperTitle": "An Efficient O(1) Priority Queue for Large FPGA-Based Discrete Event Simulations of Molecular Dynamics", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Boston University": 3.0}, "Authors": ["Martin C. Herbordt", "F. Kosie", "J. Model"]}]}, {"DBLP title": "ShareStreams-V: A Virtualized QoS Packet Scheduling Accelerator.", "DBLP authors": ["Kangtao Kendall Chuang", "Sudhakar Yalamanchili", "Ada Gavrilovska", "Karsten Schwan"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.26", "OA papers": [{"PaperId": "https://openalex.org/W2121013293", "PaperTitle": "ShareStreams-V: A Virtualized QoS Packet Scheduling Accelerator", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Qualcomm (United Kingdom)": 1.0, "Georgia Institute of Technology": 3.0}, "Authors": ["K.K. Chuang", "Sudhakar Yalamanchili", "Ada Gavrilovska", "Karsten Schwan"]}]}, {"DBLP title": "Efficient Reconfigurable On-Chip Buses for FPGAs.", "DBLP authors": ["Dirk Koch", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.33", "OA papers": [{"PaperId": "https://openalex.org/W2141754382", "PaperTitle": "Efficient Reconfigurable On-Chip Buses for FPGAs", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["David G. Koch", "Christian Haubelt", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Optimization of Routing and Reconfiguration Overhead in Programmable Processor Array Architectures.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski", "J\u00fcrgen Teich", "Frank Hannig"], "year": 2008, "doi": "https://doi.org/10.1109/FCCM.2008.16", "OA papers": [{"PaperId": "https://openalex.org/W2156063026", "PaperTitle": "Optimization of Routing and Reconfiguration Overhead in Programmable Processor Array Architectures", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "University of Rennes": 0.5, "Lund University": 1.0, "University of Erlangen-Nuremberg": 2.0}, "Authors": ["Christophe Wolinski", "Krzysztof Kuchcinski", "J\u00fcrgen Teich", "Frank Hannig"]}]}]