# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 17 2024 15:43:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk               | N/A                   | Target: 16.00 MHz  | 
Clock: clk_usb           | Frequency: 76.60 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            7774        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  4254         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  4109         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  12029         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12101         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -3200       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -3179       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  9832                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9832                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 76.60 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_22_28_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/clk
Setup Constraint : 20830p
Path slack       : 7774p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11857
---------------------------------------   ----- 
End-of-path arrival time (ps)             13335
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__9564/I                             GlobalMux                               0                 0  RISE       1
I__9564/O                             GlobalMux                             227               227  RISE       1
I__9682/I                             ClkMux                                  0               227  RISE       1
I__9682/O                             ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_22_28_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_22_28_1/lcout                                                                     LogicCell40_SEQ_MODE_1010    796              1478   7774  RISE       3
I__4175/I                                                                                                  LocalMux                       0              1478   7774  RISE       1
I__4175/O                                                                                                  LocalMux                     486              1964   7774  RISE       1
I__4177/I                                                                                                  InMux                          0              1964   7774  RISE       1
I__4177/O                                                                                                  InMux                        382              2346   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_21_29_3/in1                                                               LogicCell40_SEQ_MODE_0000      0              2346   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_21_29_3/lcout                                                             LogicCell40_SEQ_MODE_0000    589              2936   7774  RISE       1
I__3530/I                                                                                                  Odrv4                          0              2936   7774  RISE       1
I__3530/O                                                                                                  Odrv4                        517              3453   7774  RISE       1
I__3531/I                                                                                                  Span4Mux_s0_v                  0              3453   7774  RISE       1
I__3531/O                                                                                                  Span4Mux_s0_v                300              3752   7774  RISE       1
I__3532/I                                                                                                  IoSpan4Mux                     0              3752   7774  RISE       1
I__3532/O                                                                                                  IoSpan4Mux                   424              4176   7774  RISE       1
I__3533/I                                                                                                  LocalMux                       0              4176   7774  RISE       1
I__3533/O                                                                                                  LocalMux                     486              4662   7774  RISE       1
I__3534/I                                                                                                  IoInMux                        0              4662   7774  RISE       1
I__3534/O                                                                                                  IoInMux                      382              5044   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                                   ICE_GB                         0              5044   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                                         ICE_GB                       910              5954   7774  RISE     102
I__8268/I                                                                                                  gio2CtrlBuf                    0              5954   7774  RISE       1
I__8268/O                                                                                                  gio2CtrlBuf                    0              5954   7774  RISE       1
I__8269/I                                                                                                  GlobalMux                      0              5954   7774  RISE       1
I__8269/O                                                                                                  GlobalMux                    227              6181   7774  RISE       1
I__8270/I                                                                                                  Glb2LocalMux                   0              6181   7774  RISE       1
I__8270/O                                                                                                  Glb2LocalMux                 662              6843   7774  RISE       1
I__8318/I                                                                                                  LocalMux                       0              6843   7774  RISE       1
I__8318/O                                                                                                  LocalMux                     486              7329   7774  RISE       1
I__8345/I                                                                                                  InMux                          0              7329   7774  RISE       1
I__8345/O                                                                                                  InMux                        382              7711   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_sqmuxa_1_0_o2_LC_24_28_0/in3                LogicCell40_SEQ_MODE_0000      0              7711   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_sqmuxa_1_0_o2_LC_24_28_0/lcout              LogicCell40_SEQ_MODE_0000    465              8177   7774  RISE       5
I__6061/I                                                                                                  Odrv4                          0              8177   7774  RISE       1
I__6061/O                                                                                                  Odrv4                        517              8693   7774  RISE       1
I__6064/I                                                                                                  LocalMux                       0              8693   7774  RISE       1
I__6064/O                                                                                                  LocalMux                     486              9179   7774  RISE       1
I__6067/I                                                                                                  InMux                          0              9179   7774  RISE       1
I__6067/O                                                                                                  InMux                        382              9562   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI35QOF_LC_23_26_4/in1                         LogicCell40_SEQ_MODE_0000      0              9562   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI35QOF_LC_23_26_4/lcout                       LogicCell40_SEQ_MODE_0000    589             10151   7774  RISE       2
I__5994/I                                                                                                  LocalMux                       0             10151   7774  RISE       1
I__5994/O                                                                                                  LocalMux                     486             10637   7774  RISE       1
I__5996/I                                                                                                  InMux                          0             10637   7774  RISE       1
I__5996/O                                                                                                  InMux                        382             11019   7774  RISE       1
I__5998/I                                                                                                  CascadeMux                     0             11019   7774  RISE       1
I__5998/O                                                                                                  CascadeMux                     0             11019   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_er_0_LC_23_27_0/in2                            LogicCell40_SEQ_MODE_1010      0             11019   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_er_0_LC_23_27_0/carryout                       LogicCell40_SEQ_MODE_1010    341             11360   7774  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_0_THRU_LUT4_0_LC_23_27_1/carryin    LogicCell40_SEQ_MODE_0000      0             11360   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_0_THRU_LUT4_0_LC_23_27_1/carryout   LogicCell40_SEQ_MODE_0000    186             11546   7774  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_1_THRU_LUT4_0_LC_23_27_2/carryin    LogicCell40_SEQ_MODE_0000      0             11546   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_1_THRU_LUT4_0_LC_23_27_2/carryout   LogicCell40_SEQ_MODE_0000    186             11732   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_0_LC_23_27_3/carryin   LogicCell40_SEQ_MODE_0000      0             11732   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_0_LC_23_27_3/carryout  LogicCell40_SEQ_MODE_0000    186             11918   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_1_LC_23_27_4/carryin   LogicCell40_SEQ_MODE_0000      0             11918   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_1_LC_23_27_4/carryout  LogicCell40_SEQ_MODE_0000    186             12105   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_2_LC_23_27_5/carryin   LogicCell40_SEQ_MODE_0000      0             12105   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_2_LC_23_27_5/carryout  LogicCell40_SEQ_MODE_0000    186             12291   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_3_LC_23_27_6/carryin   LogicCell40_SEQ_MODE_0000      0             12291   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_3_LC_23_27_6/carryout  LogicCell40_SEQ_MODE_0000    186             12477   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_4_LC_23_27_7/carryin   LogicCell40_SEQ_MODE_0000      0             12477   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_4_LC_23_27_7/carryout  LogicCell40_SEQ_MODE_0000    186             12663   7774  RISE       1
IN_MUX_bfv_23_28_0_/carryinitin                                                                            ICE_CARRY_IN_MUX               0             12663   7774  RISE       1
IN_MUX_bfv_23_28_0_/carryinitout                                                                           ICE_CARRY_IN_MUX             289             12952   7774  RISE       1
I__5167/I                                                                                                  InMux                          0             12952   7774  RISE       1
I__5167/O                                                                                                  InMux                        382             13335   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/in3                              LogicCell40_SEQ_MODE_1010      0             13335   7774  RISE       1

Capture Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__9564/I                                                                      GlobalMux                               0                 0  RISE       1
I__9564/O                                                                      GlobalMux                             227               227  RISE       1
I__9694/I                                                                      ClkMux                                  0               227  RISE       1
I__9694/O                                                                      ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_22_28_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/clk
Setup Constraint : 20830p
Path slack       : 7774p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11857
---------------------------------------   ----- 
End-of-path arrival time (ps)             13335
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__9564/I                             GlobalMux                               0                 0  RISE       1
I__9564/O                             GlobalMux                             227               227  RISE       1
I__9682/I                             ClkMux                                  0               227  RISE       1
I__9682/O                             ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_22_28_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_22_28_1/lcout                                                                     LogicCell40_SEQ_MODE_1010    796              1478   7774  RISE       3
I__4175/I                                                                                                  LocalMux                       0              1478   7774  RISE       1
I__4175/O                                                                                                  LocalMux                     486              1964   7774  RISE       1
I__4177/I                                                                                                  InMux                          0              1964   7774  RISE       1
I__4177/O                                                                                                  InMux                        382              2346   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_21_29_3/in1                                                               LogicCell40_SEQ_MODE_0000      0              2346   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_21_29_3/lcout                                                             LogicCell40_SEQ_MODE_0000    589              2936   7774  RISE       1
I__3530/I                                                                                                  Odrv4                          0              2936   7774  RISE       1
I__3530/O                                                                                                  Odrv4                        517              3453   7774  RISE       1
I__3531/I                                                                                                  Span4Mux_s0_v                  0              3453   7774  RISE       1
I__3531/O                                                                                                  Span4Mux_s0_v                300              3752   7774  RISE       1
I__3532/I                                                                                                  IoSpan4Mux                     0              3752   7774  RISE       1
I__3532/O                                                                                                  IoSpan4Mux                   424              4176   7774  RISE       1
I__3533/I                                                                                                  LocalMux                       0              4176   7774  RISE       1
I__3533/O                                                                                                  LocalMux                     486              4662   7774  RISE       1
I__3534/I                                                                                                  IoInMux                        0              4662   7774  RISE       1
I__3534/O                                                                                                  IoInMux                      382              5044   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                                   ICE_GB                         0              5044   7774  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                                         ICE_GB                       910              5954   7774  RISE     102
I__8268/I                                                                                                  gio2CtrlBuf                    0              5954   7774  RISE       1
I__8268/O                                                                                                  gio2CtrlBuf                    0              5954   7774  RISE       1
I__8269/I                                                                                                  GlobalMux                      0              5954   7774  RISE       1
I__8269/O                                                                                                  GlobalMux                    227              6181   7774  RISE       1
I__8270/I                                                                                                  Glb2LocalMux                   0              6181   7774  RISE       1
I__8270/O                                                                                                  Glb2LocalMux                 662              6843   7774  RISE       1
I__8318/I                                                                                                  LocalMux                       0              6843   7774  RISE       1
I__8318/O                                                                                                  LocalMux                     486              7329   7774  RISE       1
I__8345/I                                                                                                  InMux                          0              7329   7774  RISE       1
I__8345/O                                                                                                  InMux                        382              7711   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_sqmuxa_1_0_o2_LC_24_28_0/in3                LogicCell40_SEQ_MODE_0000      0              7711   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_1_sqmuxa_1_0_o2_LC_24_28_0/lcout              LogicCell40_SEQ_MODE_0000    465              8177   7774  RISE       5
I__6061/I                                                                                                  Odrv4                          0              8177   7774  RISE       1
I__6061/O                                                                                                  Odrv4                        517              8693   7774  RISE       1
I__6064/I                                                                                                  LocalMux                       0              8693   7774  RISE       1
I__6064/O                                                                                                  LocalMux                     486              9179   7774  RISE       1
I__6067/I                                                                                                  InMux                          0              9179   7774  RISE       1
I__6067/O                                                                                                  InMux                        382              9562   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI35QOF_LC_23_26_4/in1                         LogicCell40_SEQ_MODE_0000      0              9562   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI35QOF_LC_23_26_4/lcout                       LogicCell40_SEQ_MODE_0000    589             10151   7774  RISE       2
I__5994/I                                                                                                  LocalMux                       0             10151   7774  RISE       1
I__5994/O                                                                                                  LocalMux                     486             10637   7774  RISE       1
I__5996/I                                                                                                  InMux                          0             10637   7774  RISE       1
I__5996/O                                                                                                  InMux                        382             11019   7774  RISE       1
I__5998/I                                                                                                  CascadeMux                     0             11019   7774  RISE       1
I__5998/O                                                                                                  CascadeMux                     0             11019   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_er_0_LC_23_27_0/in2                            LogicCell40_SEQ_MODE_1010      0             11019   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_er_0_LC_23_27_0/carryout                       LogicCell40_SEQ_MODE_1010    341             11360   7774  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_0_THRU_LUT4_0_LC_23_27_1/carryin    LogicCell40_SEQ_MODE_0000      0             11360   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_0_THRU_LUT4_0_LC_23_27_1/carryout   LogicCell40_SEQ_MODE_0000    186             11546   7774  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_1_THRU_LUT4_0_LC_23_27_2/carryin    LogicCell40_SEQ_MODE_0000      0             11546   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_1_THRU_LUT4_0_LC_23_27_2/carryout   LogicCell40_SEQ_MODE_0000    186             11732   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_0_LC_23_27_3/carryin   LogicCell40_SEQ_MODE_0000      0             11732   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_0_LC_23_27_3/carryout  LogicCell40_SEQ_MODE_0000    186             11918   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_1_LC_23_27_4/carryin   LogicCell40_SEQ_MODE_0000      0             11918   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_1_LC_23_27_4/carryout  LogicCell40_SEQ_MODE_0000    186             12105   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_2_LC_23_27_5/carryin   LogicCell40_SEQ_MODE_0000      0             12105   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_2_LC_23_27_5/carryout  LogicCell40_SEQ_MODE_0000    186             12291   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_3_LC_23_27_6/carryin   LogicCell40_SEQ_MODE_0000      0             12291   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_3_LC_23_27_6/carryout  LogicCell40_SEQ_MODE_0000    186             12477   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_4_LC_23_27_7/carryin   LogicCell40_SEQ_MODE_0000      0             12477   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.un1_out_last_qq_1_cry_2_c_THRU_CRY_4_LC_23_27_7/carryout  LogicCell40_SEQ_MODE_0000    186             12663   7774  RISE       1
IN_MUX_bfv_23_28_0_/carryinitin                                                                            ICE_CARRY_IN_MUX               0             12663   7774  RISE       1
IN_MUX_bfv_23_28_0_/carryinitout                                                                           ICE_CARRY_IN_MUX             289             12952   7774  RISE       1
I__5167/I                                                                                                  InMux                          0             12952   7774  RISE       1
I__5167/O                                                                                                  InMux                        382             13335   7774  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/in3                              LogicCell40_SEQ_MODE_1010      0             13335   7774  RISE       1

Capture Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__9564/I                                                                      GlobalMux                               0                 0  RISE       1
I__9564/O                                                                      GlobalMux                             227               227  RISE       1
I__9694/I                                                                      ClkMux                                  0               227  RISE       1
I__9694/O                                                                      ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_23_28_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4254


Data Path Delay                4347
+ Setup Time                    589
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4254

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2295/I                                       Odrv4                      0      1670               RISE  1       
I__2295/O                                       Odrv4                      517    2186               RISE  1       
I__2296/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__2296/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__2297/I                                       IoSpan4Mux                 0      2610               RISE  1       
I__2297/O                                       IoSpan4Mux                 424    3034               RISE  1       
I__2298/I                                       Span4Mux_h                 0      3034               RISE  1       
I__2298/O                                       Span4Mux_h                 444    3479               RISE  1       
I__2299/I                                       LocalMux                   0      3479               RISE  1       
I__2299/O                                       LocalMux                   486    3964               RISE  1       
I__2300/I                                       InMux                      0      3964               RISE  1       
I__2300/O                                       InMux                      382    4347               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_19_32_1/in1  LogicCell40_SEQ_MODE_1010  0      4347               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                       GlobalMux                           0      0                  RISE  1       
I__9564/O                                       GlobalMux                           227    227                RISE  1       
I__9690/I                                       ClkMux                              0      227                RISE  1       
I__9690/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_19_32_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4109


Data Path Delay                4388
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4109

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2301/I                                       Odrv4                      0      1670               RISE  1       
I__2301/O                                       Odrv4                      517    2186               RISE  1       
I__2302/I                                       Span4Mux_h                 0      2186               RISE  1       
I__2302/O                                       Span4Mux_h                 444    2631               RISE  1       
I__2303/I                                       Span4Mux_h                 0      2631               RISE  1       
I__2303/O                                       Span4Mux_h                 444    3075               RISE  1       
I__2304/I                                       Span4Mux_h                 0      3075               RISE  1       
I__2304/O                                       Span4Mux_h                 444    3520               RISE  1       
I__2305/I                                       LocalMux                   0      3520               RISE  1       
I__2305/O                                       LocalMux                   486    4006               RISE  1       
I__2306/I                                       InMux                      0      4006               RISE  1       
I__2306/O                                       InMux                      382    4388               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_19_32_0/in3  LogicCell40_SEQ_MODE_1010  0      4388               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                       GlobalMux                           0      0                  RISE  1       
I__9564/O                                       GlobalMux                           227    227                RISE  1       
I__9690/I                                       ClkMux                              0      227                RISE  1       
I__9690/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_19_32_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12029


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10551
---------------------------- ------
Clock To Out Delay            12029

Launch Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                       GlobalMux                           0      0                  RISE  1       
I__9564/O                                       GlobalMux                           227    227                RISE  1       
I__9645/I                                       ClkMux                              0      227                RISE  1       
I__9645/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_19_28_2/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_19_28_2/lcout             LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__2182/I                                                    Odrv4                      0      1478               RISE  1       
I__2182/O                                                    Odrv4                      517    1995               RISE  1       
I__2184/I                                                    Span4Mux_v                 0      1995               RISE  1       
I__2184/O                                                    Span4Mux_v                 517    2512               RISE  1       
I__2186/I                                                    LocalMux                   0      2512               RISE  1       
I__2186/O                                                    LocalMux                   486    2998               RISE  1       
I__2188/I                                                    InMux                      0      2998               RISE  1       
I__2188/O                                                    InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_16_30_0/in0    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_16_30_0/lcout  LogicCell40_SEQ_MODE_0000  662    4042               RISE  1       
I__1335/I                                                    Odrv4                      0      4042               RISE  1       
I__1335/O                                                    Odrv4                      517    4559               RISE  1       
I__1336/I                                                    Span4Mux_h                 0      4559               RISE  1       
I__1336/O                                                    Span4Mux_h                 444    5003               RISE  1       
I__1337/I                                                    Span4Mux_s2_v              0      5003               RISE  1       
I__1337/O                                                    Span4Mux_s2_v              372    5375               RISE  1       
I__1338/I                                                    LocalMux                   0      5375               RISE  1       
I__1338/O                                                    LocalMux                   486    5861               RISE  1       
I__1339/I                                                    IoInMux                    0      5861               RISE  1       
I__1339/O                                                    IoInMux                    382    6244               RISE  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      6244               RISE  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     3297   9541               FALL  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      9541               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2488   12029              FALL  1       
usb_n:out                                                    loopback                   0      12029              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12101


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10623
---------------------------- ------
Clock To Out Delay            12101

Launch Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                       GlobalMux                           0      0                  RISE  1       
I__9564/O                                       GlobalMux                           227    227                RISE  1       
I__9645/I                                       ClkMux                              0      227                RISE  1       
I__9645/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_19_28_2/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_19_28_2/lcout           LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__2182/I                                                  Odrv4                      0      1478               RISE  1       
I__2182/O                                                  Odrv4                      517    1995               RISE  1       
I__2184/I                                                  Span4Mux_v                 0      1995               RISE  1       
I__2184/O                                                  Span4Mux_v                 517    2512               RISE  1       
I__2185/I                                                  LocalMux                   0      2512               RISE  1       
I__2185/O                                                  LocalMux                   486    2998               RISE  1       
I__2187/I                                                  InMux                      0      2998               RISE  1       
I__2187/O                                                  InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_29_5/in0    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_29_5/lcout  LogicCell40_SEQ_MODE_0000  662    4042               RISE  1       
I__1343/I                                                  Odrv4                      0      4042               RISE  1       
I__1343/O                                                  Odrv4                      517    4559               RISE  1       
I__1344/I                                                  Span4Mux_s3_v              0      4559               RISE  1       
I__1344/O                                                  Span4Mux_s3_v              465    5024               RISE  1       
I__1345/I                                                  IoSpan4Mux                 0      5024               RISE  1       
I__1345/O                                                  IoSpan4Mux                 424    5448               RISE  1       
I__1346/I                                                  LocalMux                   0      5448               RISE  1       
I__1346/O                                                  LocalMux                   486    5933               RISE  1       
I__1347/I                                                  IoInMux                    0      5933               RISE  1       
I__1347/O                                                  IoInMux                    382    6316               RISE  1       
u_usb_p_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6316               RISE  1       
u_usb_p_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   9613               FALL  1       
u_usb_p_iopad/DIN                                          IO_PAD                     0      9613               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                               IO_PAD                     2488   12101              FALL  1       
usb_p:out                                                  loopback                   0      12101              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3200


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3882
---------------------------- ------
Hold Time                     -3200

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2295/I                                       Odrv4                      0      1142               FALL  1       
I__2295/O                                       Odrv4                      548    1690               FALL  1       
I__2296/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__2296/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__2297/I                                       IoSpan4Mux                 0      2166               FALL  1       
I__2297/O                                       IoSpan4Mux                 475    2641               FALL  1       
I__2298/I                                       Span4Mux_h                 0      2641               FALL  1       
I__2298/O                                       Span4Mux_h                 465    3106               FALL  1       
I__2299/I                                       LocalMux                   0      3106               FALL  1       
I__2299/O                                       LocalMux                   455    3561               FALL  1       
I__2300/I                                       InMux                      0      3561               FALL  1       
I__2300/O                                       InMux                      320    3882               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_19_32_1/in1  LogicCell40_SEQ_MODE_1010  0      3882               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                       GlobalMux                           0      0                  RISE  1       
I__9564/O                                       GlobalMux                           227    227                RISE  1       
I__9690/I                                       ClkMux                              0      227                RISE  1       
I__9690/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_19_32_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3179


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3861
---------------------------- ------
Hold Time                     -3179

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2301/I                                       Odrv4                      0      1142               FALL  1       
I__2301/O                                       Odrv4                      548    1690               FALL  1       
I__2302/I                                       Span4Mux_h                 0      1690               FALL  1       
I__2302/O                                       Span4Mux_h                 465    2155               FALL  1       
I__2303/I                                       Span4Mux_h                 0      2155               FALL  1       
I__2303/O                                       Span4Mux_h                 465    2620               FALL  1       
I__2304/I                                       Span4Mux_h                 0      2620               FALL  1       
I__2304/O                                       Span4Mux_h                 465    3086               FALL  1       
I__2305/I                                       LocalMux                   0      3086               FALL  1       
I__2305/O                                       LocalMux                   455    3540               FALL  1       
I__2306/I                                       InMux                      0      3540               FALL  1       
I__2306/O                                       InMux                      320    3861               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_19_32_0/in3  LogicCell40_SEQ_MODE_1010  0      3861               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                       GlobalMux                           0      0                  RISE  1       
I__9564/O                                       GlobalMux                           227    227                RISE  1       
I__9690/I                                       ClkMux                              0      227                RISE  1       
I__9690/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_19_32_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9832


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8354
---------------------------- ------
Clock To Out Delay             9832

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                             GlobalMux                           0      0                  RISE  1       
I__9564/O                                             GlobalMux                           227    227                RISE  1       
I__9603/I                                             ClkMux                              0      227                RISE  1       
I__9603/O                                             ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_17_26_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_17_26_3/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  12      
I__2784/I                                                         LocalMux                   0      1478               FALL  1       
I__2784/O                                                         LocalMux                   455    1933               FALL  1       
I__2791/I                                                         InMux                      0      1933               FALL  1       
I__2791/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_17_26_1/in3      LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_17_26_1/lcout    LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__3688/I                                                         Odrv4                      0      2677               FALL  1       
I__3688/O                                                         Odrv4                      548    3225               FALL  1       
I__3692/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__3692/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__3695/I                                                         Span4Mux_h                 0      3773               FALL  1       
I__3695/O                                                         Span4Mux_h                 465    4238               FALL  1       
I__3698/I                                                         LocalMux                   0      4238               FALL  1       
I__3698/O                                                         LocalMux                   455    4693               FALL  1       
I__3700/I                                                         InMux                      0      4693               FALL  1       
I__3700/O                                                         InMux                      320    5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_32_0/in0    LogicCell40_SEQ_MODE_0000  0      5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_32_0/lcout  LogicCell40_SEQ_MODE_0000  569    5582               FALL  2       
I__1197/I                                                         Odrv4                      0      5582               FALL  1       
I__1197/O                                                         Odrv4                      548    6130               FALL  1       
I__1198/I                                                         Span4Mux_s0_v              0      6130               FALL  1       
I__1198/O                                                         Span4Mux_s0_v              279    6409               FALL  1       
I__1199/I                                                         IoSpan4Mux                 0      6409               FALL  1       
I__1199/O                                                         IoSpan4Mux                 475    6884               FALL  1       
I__1200/I                                                         LocalMux                   0      6884               FALL  1       
I__1200/O                                                         LocalMux                   455    7339               FALL  1       
I__1202/I                                                         IoInMux                    0      7339               FALL  1       
I__1202/O                                                         IoInMux                    320    7660               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7660               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7918               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7918               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9832               RISE  1       
usb_n:out                                                         loopback                   0      9832               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9832


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8354
---------------------------- ------
Clock To Out Delay             9832

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__9564/I                                             GlobalMux                           0      0                  RISE  1       
I__9564/O                                             GlobalMux                           227    227                RISE  1       
I__9603/I                                             ClkMux                              0      227                RISE  1       
I__9603/O                                             ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_17_26_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_17_26_3/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  12      
I__2784/I                                                         LocalMux                   0      1478               FALL  1       
I__2784/O                                                         LocalMux                   455    1933               FALL  1       
I__2791/I                                                         InMux                      0      1933               FALL  1       
I__2791/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_17_26_1/in3      LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_17_26_1/lcout    LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__3688/I                                                         Odrv4                      0      2677               FALL  1       
I__3688/O                                                         Odrv4                      548    3225               FALL  1       
I__3692/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__3692/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__3695/I                                                         Span4Mux_h                 0      3773               FALL  1       
I__3695/O                                                         Span4Mux_h                 465    4238               FALL  1       
I__3698/I                                                         LocalMux                   0      4238               FALL  1       
I__3698/O                                                         LocalMux                   455    4693               FALL  1       
I__3700/I                                                         InMux                      0      4693               FALL  1       
I__3700/O                                                         InMux                      320    5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_32_0/in0    LogicCell40_SEQ_MODE_0000  0      5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_32_0/lcout  LogicCell40_SEQ_MODE_0000  569    5582               FALL  2       
I__1197/I                                                         Odrv4                      0      5582               FALL  1       
I__1197/O                                                         Odrv4                      548    6130               FALL  1       
I__1198/I                                                         Span4Mux_s0_v              0      6130               FALL  1       
I__1198/O                                                         Span4Mux_s0_v              279    6409               FALL  1       
I__1199/I                                                         IoSpan4Mux                 0      6409               FALL  1       
I__1199/O                                                         IoSpan4Mux                 475    6884               FALL  1       
I__1201/I                                                         LocalMux                   0      6884               FALL  1       
I__1201/O                                                         LocalMux                   455    7339               FALL  1       
I__1203/I                                                         IoInMux                    0      7339               FALL  1       
I__1203/O                                                         IoInMux                    320    7660               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7660               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7918               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7918               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9832               RISE  1       
usb_p:out                                                         loopback                   0      9832               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

