/*
* Created by Francois-Frederic Ozog.
 *
 * SPDX-License-Identifier: Mozilla Public License 2.0
 *
 * Copyright Â© 2023 Shokubai.tech. All rights reserved.
 */

#ifndef AARCH64_SYS_REG
#define AARCH64_SYS_REG

/* Auto-generated from https://github.com/fozog/asrs2h */
/* based on https://developer.arm.com/downloads/-/exploration-tools */

#define __ARM64_SYSREG_OP0_MASK	0x000000000000c000
#define __ARM64_SYSREG_OP0_SHIFT	14
#define __ARM64_SYSREG_OP1_MASK	0x0000000000003800
#define __ARM64_SYSREG_OP1_SHIFT	11
#define __ARM64_SYSREG_CRN_MASK	0x0000000000000780
#define __ARM64_SYSREG_CRN_SHIFT	7
#define __ARM64_SYSREG_CRM_MASK	0x0000000000000078
#define __ARM64_SYSREG_CRM_SHIFT	3
#define __ARM64_SYSREG_OP2_MASK	0x0000000000000007
#define __ARM64_SYSREG_OP2_SHIFT	0

#define __ARM64_SYS_REG_SHIFT_MASK(x,n) \
	(((x) << __ARM64_SYSREG_ ## n ## _SHIFT) & \
	__ARM64_SYSREG_ ## n ## _MASK)

#define __AARCH64_SYS_REG(op0,op1,crn,crm,op2) \
	__ARM64_SYS_REG_SHIFT_MASK(op0, OP0) | \
	__ARM64_SYS_REG_SHIFT_MASK(op1, OP1) | \
	__ARM64_SYS_REG_SHIFT_MASK(crn, CRN) | \
	__ARM64_SYS_REG_SHIFT_MASK(crm, CRM) | \
	__ARM64_SYS_REG_SHIFT_MASK(op2, OP2)



#define AARCH64_ACCDATA_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1101, 0b0000, 0b101)
#define AARCH64_ACCDATA_EL1_NAME		"ACCDATA_EL1"
#define AARCH64_ACCDATA_EL1_DESC		"Accelerator Data"

#define AARCH64_ACTLR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0000, 0b001)
#define AARCH64_ACTLR_EL1_NAME			"ACTLR_EL1"
#define AARCH64_ACTLR_EL1_DESC			"Auxiliary Control Register (EL1)"

#define AARCH64_ACTLR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0000, 0b001)
#define AARCH64_ACTLR_EL2_NAME			"ACTLR_EL2"
#define AARCH64_ACTLR_EL2_DESC			"Auxiliary Control Register (EL2)"

#define AARCH64_ACTLR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0000, 0b001)
#define AARCH64_ACTLR_EL3_NAME			"ACTLR_EL3"
#define AARCH64_ACTLR_EL3_DESC			"Auxiliary Control Register (EL3)"

#define AARCH64_AFSR0_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0101, 0b0001, 0b000)
#define AARCH64_AFSR0_EL12_NAME			"AFSR0_EL12"
#define AARCH64_AFSR0_EL12_DESC			"Auxiliary Fault Status Register 0 (EL1)"

#define AARCH64_AFSR0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0101, 0b0001, 0b000)
#define AARCH64_AFSR0_EL2_NAME			"AFSR0_EL2"
#define AARCH64_AFSR0_EL2_DESC			"Auxiliary Fault Status Register 0 (EL2)"

#define AARCH64_AFSR0_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0101, 0b0001, 0b000)
#define AARCH64_AFSR0_EL3_NAME			"AFSR0_EL3"
#define AARCH64_AFSR0_EL3_DESC			"Auxiliary Fault Status Register 0 (EL3)"

#define AARCH64_AFSR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0001, 0b001)
#define AARCH64_AFSR1_EL1_NAME			"AFSR1_EL1"
#define AARCH64_AFSR1_EL1_DESC			"Auxiliary Fault Status Register 1 (EL1)"

#define AARCH64_AFSR1_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0101, 0b0001, 0b001)
#define AARCH64_AFSR1_EL12_NAME			"AFSR1_EL12"
#define AARCH64_AFSR1_EL12_DESC			"Auxiliary Fault Status Register 1 (EL1)"

#define AARCH64_AFSR1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0101, 0b0001, 0b001)
#define AARCH64_AFSR1_EL2_NAME			"AFSR1_EL2"
#define AARCH64_AFSR1_EL2_DESC			"Auxiliary Fault Status Register 1 (EL2)"

#define AARCH64_AFSR1_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0101, 0b0001, 0b001)
#define AARCH64_AFSR1_EL3_NAME			"AFSR1_EL3"
#define AARCH64_AFSR1_EL3_DESC			"Auxiliary Fault Status Register 1 (EL3)"

#define AARCH64_AIDR_EL1		__AARCH64_SYS_REG(0b11, 0b001, 0b0000, 0b0000, 0b111)
#define AARCH64_AIDR_EL1_NAME			"AIDR_EL1"
#define AARCH64_AIDR_EL1_DESC			"Auxiliary ID Register"

#define AARCH64_ALLINT			__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0011, 0b000)
#define AARCH64_ALLINT_NAME			"ALLINT"
#define AARCH64_ALLINT_DESC			"All Interrupt Mask Bit"

#define AARCH64_AMAIR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0011, 0b001)
#define AARCH64_AMAIR2_EL1_NAME			"AMAIR2_EL1"
#define AARCH64_AMAIR2_EL1_DESC			"Extended Auxiliary Memory Attribute Indirection Register (EL1)"

#define AARCH64_AMAIR2_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0011, 0b001)
#define AARCH64_AMAIR2_EL12_NAME		"AMAIR2_EL12"
#define AARCH64_AMAIR2_EL12_DESC		"Extended Auxiliary Memory Attribute Indirection Register (EL1)"

#define AARCH64_AMAIR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0011, 0b001)
#define AARCH64_AMAIR2_EL2_NAME			"AMAIR2_EL2"
#define AARCH64_AMAIR2_EL2_DESC			"Extended Auxiliary Memory Attribute Indirection Register (EL2)"

#define AARCH64_AMAIR2_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b0011, 0b001)
#define AARCH64_AMAIR2_EL3_NAME			"AMAIR2_EL3"
#define AARCH64_AMAIR2_EL3_DESC			"Extended Auxiliary Memory Attribute Indirection Register (EL3)"

#define AARCH64_AMAIR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0011, 0b000)
#define AARCH64_AMAIR_EL1_NAME			"AMAIR_EL1"
#define AARCH64_AMAIR_EL1_DESC			"Auxiliary Memory Attribute Indirection Register (EL1)"

#define AARCH64_AMAIR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0011, 0b000)
#define AARCH64_AMAIR_EL12_NAME			"AMAIR_EL12"
#define AARCH64_AMAIR_EL12_DESC			"Auxiliary Memory Attribute Indirection Register (EL1)"

#define AARCH64_AMAIR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0011, 0b000)
#define AARCH64_AMAIR_EL2_NAME			"AMAIR_EL2"
#define AARCH64_AMAIR_EL2_DESC			"Auxiliary Memory Attribute Indirection Register (EL2)"

#define AARCH64_AMAIR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b0011, 0b000)
#define AARCH64_AMAIR_EL3_NAME			"AMAIR_EL3"
#define AARCH64_AMAIR_EL3_DESC			"Auxiliary Memory Attribute Indirection Register (EL3)"

#define AARCH64_AMCFGR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0010, 0b001)
#define AARCH64_AMCFGR_EL0_NAME			"AMCFGR_EL0"
#define AARCH64_AMCFGR_EL0_DESC			"Activity Monitors Configuration Register"

#define AARCH64_AMCG1IDR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0010, 0b110)
#define AARCH64_AMCG1IDR_EL0_NAME		"AMCG1IDR_EL0"
#define AARCH64_AMCG1IDR_EL0_DESC		"Activity Monitors Counter Group 1 Identification Register"

#define AARCH64_AMCGCR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0010, 0b010)
#define AARCH64_AMCGCR_EL0_NAME			"AMCGCR_EL0"
#define AARCH64_AMCGCR_EL0_DESC			"Activity Monitors Counter Group Configuration Register"

#define AARCH64_AMCNTENCLR0_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0010, 0b100)
#define AARCH64_AMCNTENCLR0_EL0_NAME		"AMCNTENCLR0_EL0"
#define AARCH64_AMCNTENCLR0_EL0_DESC		"Activity Monitors Count Enable Clear Register 0"

#define AARCH64_AMCNTENCLR1_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0011, 0b000)
#define AARCH64_AMCNTENCLR1_EL0_NAME		"AMCNTENCLR1_EL0"
#define AARCH64_AMCNTENCLR1_EL0_DESC		"Activity Monitors Count Enable Clear Register 1"

#define AARCH64_AMCNTENSET0_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0010, 0b101)
#define AARCH64_AMCNTENSET0_EL0_NAME		"AMCNTENSET0_EL0"
#define AARCH64_AMCNTENSET0_EL0_DESC		"Activity Monitors Count Enable Set Register 0"

#define AARCH64_AMCNTENSET1_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0011, 0b001)
#define AARCH64_AMCNTENSET1_EL0_NAME		"AMCNTENSET1_EL0"
#define AARCH64_AMCNTENSET1_EL0_DESC		"Activity Monitors Count Enable Set Register 1"

#define AARCH64_AMCR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0010, 0b000)
#define AARCH64_AMCR_EL0_NAME			"AMCR_EL0"
#define AARCH64_AMCR_EL0_DESC			"Activity Monitors Control Register"

#define AARCH64_AMEVCNTR0_0_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0100, 0b000)
#define AARCH64_AMEVCNTR0_0_EL0_NAME		"AMEVCNTR0_0_EL0"
#define AARCH64_AMEVCNTR0_0_EL0_DESC		"Activity Monitors Event Counter Registers 0 - 0"
#define AARCH64_AMEVCNTR0_1_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0100, 0b001)
#define AARCH64_AMEVCNTR0_1_EL0_NAME		"AMEVCNTR0_1_EL0"
#define AARCH64_AMEVCNTR0_1_EL0_DESC		"Activity Monitors Event Counter Registers 0 - 1"
#define AARCH64_AMEVCNTR0_2_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0100, 0b010)
#define AARCH64_AMEVCNTR0_2_EL0_NAME		"AMEVCNTR0_2_EL0"
#define AARCH64_AMEVCNTR0_2_EL0_DESC		"Activity Monitors Event Counter Registers 0 - 2"
#define AARCH64_AMEVCNTR0_3_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0100, 0b011)
#define AARCH64_AMEVCNTR0_3_EL0_NAME		"AMEVCNTR0_3_EL0"
#define AARCH64_AMEVCNTR0_3_EL0_DESC		"Activity Monitors Event Counter Registers 0 - 3"

#define AARCH64_AMEVCNTR1_0_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b000)
#define AARCH64_AMEVCNTR1_0_EL0_NAME		"AMEVCNTR1_0_EL0"
#define AARCH64_AMEVCNTR1_0_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 0"
#define AARCH64_AMEVCNTR1_1_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b001)
#define AARCH64_AMEVCNTR1_1_EL0_NAME		"AMEVCNTR1_1_EL0"
#define AARCH64_AMEVCNTR1_1_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 1"
#define AARCH64_AMEVCNTR1_2_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b010)
#define AARCH64_AMEVCNTR1_2_EL0_NAME		"AMEVCNTR1_2_EL0"
#define AARCH64_AMEVCNTR1_2_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 2"
#define AARCH64_AMEVCNTR1_3_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b011)
#define AARCH64_AMEVCNTR1_3_EL0_NAME		"AMEVCNTR1_3_EL0"
#define AARCH64_AMEVCNTR1_3_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 3"
#define AARCH64_AMEVCNTR1_4_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b100)
#define AARCH64_AMEVCNTR1_4_EL0_NAME		"AMEVCNTR1_4_EL0"
#define AARCH64_AMEVCNTR1_4_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 4"
#define AARCH64_AMEVCNTR1_5_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b101)
#define AARCH64_AMEVCNTR1_5_EL0_NAME		"AMEVCNTR1_5_EL0"
#define AARCH64_AMEVCNTR1_5_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 5"
#define AARCH64_AMEVCNTR1_6_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b110)
#define AARCH64_AMEVCNTR1_6_EL0_NAME		"AMEVCNTR1_6_EL0"
#define AARCH64_AMEVCNTR1_6_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 6"
#define AARCH64_AMEVCNTR1_7_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1100, 0b111)
#define AARCH64_AMEVCNTR1_7_EL0_NAME		"AMEVCNTR1_7_EL0"
#define AARCH64_AMEVCNTR1_7_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 7"
#define AARCH64_AMEVCNTR1_8_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b000)
#define AARCH64_AMEVCNTR1_8_EL0_NAME		"AMEVCNTR1_8_EL0"
#define AARCH64_AMEVCNTR1_8_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 8"
#define AARCH64_AMEVCNTR1_9_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b001)
#define AARCH64_AMEVCNTR1_9_EL0_NAME		"AMEVCNTR1_9_EL0"
#define AARCH64_AMEVCNTR1_9_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 9"
#define AARCH64_AMEVCNTR1_10_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b010)
#define AARCH64_AMEVCNTR1_10_EL0_NAME		"AMEVCNTR1_10_EL0"
#define AARCH64_AMEVCNTR1_10_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 10"
#define AARCH64_AMEVCNTR1_11_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b011)
#define AARCH64_AMEVCNTR1_11_EL0_NAME		"AMEVCNTR1_11_EL0"
#define AARCH64_AMEVCNTR1_11_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 11"
#define AARCH64_AMEVCNTR1_12_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b100)
#define AARCH64_AMEVCNTR1_12_EL0_NAME		"AMEVCNTR1_12_EL0"
#define AARCH64_AMEVCNTR1_12_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 12"
#define AARCH64_AMEVCNTR1_13_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b101)
#define AARCH64_AMEVCNTR1_13_EL0_NAME		"AMEVCNTR1_13_EL0"
#define AARCH64_AMEVCNTR1_13_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 13"
#define AARCH64_AMEVCNTR1_14_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b110)
#define AARCH64_AMEVCNTR1_14_EL0_NAME		"AMEVCNTR1_14_EL0"
#define AARCH64_AMEVCNTR1_14_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 14"
#define AARCH64_AMEVCNTR1_15_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1101, 0b111)
#define AARCH64_AMEVCNTR1_15_EL0_NAME		"AMEVCNTR1_15_EL0"
#define AARCH64_AMEVCNTR1_15_EL0_DESC		"Activity Monitors Event Counter Registers 1 - 15"

#define AARCH64_AMEVCNTVOFF0_0_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b000)
#define AARCH64_AMEVCNTVOFF0_0_EL2_NAME		"AMEVCNTVOFF0_0_EL2"
#define AARCH64_AMEVCNTVOFF0_0_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 0"
#define AARCH64_AMEVCNTVOFF0_1_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b001)
#define AARCH64_AMEVCNTVOFF0_1_EL2_NAME		"AMEVCNTVOFF0_1_EL2"
#define AARCH64_AMEVCNTVOFF0_1_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 1"
#define AARCH64_AMEVCNTVOFF0_2_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b010)
#define AARCH64_AMEVCNTVOFF0_2_EL2_NAME		"AMEVCNTVOFF0_2_EL2"
#define AARCH64_AMEVCNTVOFF0_2_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 2"
#define AARCH64_AMEVCNTVOFF0_3_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b011)
#define AARCH64_AMEVCNTVOFF0_3_EL2_NAME		"AMEVCNTVOFF0_3_EL2"
#define AARCH64_AMEVCNTVOFF0_3_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 3"
#define AARCH64_AMEVCNTVOFF0_4_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b100)
#define AARCH64_AMEVCNTVOFF0_4_EL2_NAME		"AMEVCNTVOFF0_4_EL2"
#define AARCH64_AMEVCNTVOFF0_4_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 4"
#define AARCH64_AMEVCNTVOFF0_5_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b101)
#define AARCH64_AMEVCNTVOFF0_5_EL2_NAME		"AMEVCNTVOFF0_5_EL2"
#define AARCH64_AMEVCNTVOFF0_5_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 5"
#define AARCH64_AMEVCNTVOFF0_6_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b110)
#define AARCH64_AMEVCNTVOFF0_6_EL2_NAME		"AMEVCNTVOFF0_6_EL2"
#define AARCH64_AMEVCNTVOFF0_6_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 6"
#define AARCH64_AMEVCNTVOFF0_7_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1000, 0b111)
#define AARCH64_AMEVCNTVOFF0_7_EL2_NAME		"AMEVCNTVOFF0_7_EL2"
#define AARCH64_AMEVCNTVOFF0_7_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 7"
#define AARCH64_AMEVCNTVOFF0_8_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b000)
#define AARCH64_AMEVCNTVOFF0_8_EL2_NAME		"AMEVCNTVOFF0_8_EL2"
#define AARCH64_AMEVCNTVOFF0_8_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 8"
#define AARCH64_AMEVCNTVOFF0_9_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b001)
#define AARCH64_AMEVCNTVOFF0_9_EL2_NAME		"AMEVCNTVOFF0_9_EL2"
#define AARCH64_AMEVCNTVOFF0_9_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 0 - 9"
#define AARCH64_AMEVCNTVOFF0_10_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b010)
#define AARCH64_AMEVCNTVOFF0_10_EL2_NAME	"AMEVCNTVOFF0_10_EL2"
#define AARCH64_AMEVCNTVOFF0_10_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 0 - 10"
#define AARCH64_AMEVCNTVOFF0_11_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b011)
#define AARCH64_AMEVCNTVOFF0_11_EL2_NAME	"AMEVCNTVOFF0_11_EL2"
#define AARCH64_AMEVCNTVOFF0_11_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 0 - 11"
#define AARCH64_AMEVCNTVOFF0_12_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b100)
#define AARCH64_AMEVCNTVOFF0_12_EL2_NAME	"AMEVCNTVOFF0_12_EL2"
#define AARCH64_AMEVCNTVOFF0_12_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 0 - 12"
#define AARCH64_AMEVCNTVOFF0_13_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b101)
#define AARCH64_AMEVCNTVOFF0_13_EL2_NAME	"AMEVCNTVOFF0_13_EL2"
#define AARCH64_AMEVCNTVOFF0_13_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 0 - 13"
#define AARCH64_AMEVCNTVOFF0_14_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b110)
#define AARCH64_AMEVCNTVOFF0_14_EL2_NAME	"AMEVCNTVOFF0_14_EL2"
#define AARCH64_AMEVCNTVOFF0_14_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 0 - 14"
#define AARCH64_AMEVCNTVOFF0_15_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1001, 0b111)
#define AARCH64_AMEVCNTVOFF0_15_EL2_NAME	"AMEVCNTVOFF0_15_EL2"
#define AARCH64_AMEVCNTVOFF0_15_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 0 - 15"

#define AARCH64_AMEVCNTVOFF1_0_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b000)
#define AARCH64_AMEVCNTVOFF1_0_EL2_NAME		"AMEVCNTVOFF1_0_EL2"
#define AARCH64_AMEVCNTVOFF1_0_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 0"
#define AARCH64_AMEVCNTVOFF1_1_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b001)
#define AARCH64_AMEVCNTVOFF1_1_EL2_NAME		"AMEVCNTVOFF1_1_EL2"
#define AARCH64_AMEVCNTVOFF1_1_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 1"
#define AARCH64_AMEVCNTVOFF1_2_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b010)
#define AARCH64_AMEVCNTVOFF1_2_EL2_NAME		"AMEVCNTVOFF1_2_EL2"
#define AARCH64_AMEVCNTVOFF1_2_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 2"
#define AARCH64_AMEVCNTVOFF1_3_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b011)
#define AARCH64_AMEVCNTVOFF1_3_EL2_NAME		"AMEVCNTVOFF1_3_EL2"
#define AARCH64_AMEVCNTVOFF1_3_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 3"
#define AARCH64_AMEVCNTVOFF1_4_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b100)
#define AARCH64_AMEVCNTVOFF1_4_EL2_NAME		"AMEVCNTVOFF1_4_EL2"
#define AARCH64_AMEVCNTVOFF1_4_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 4"
#define AARCH64_AMEVCNTVOFF1_5_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b101)
#define AARCH64_AMEVCNTVOFF1_5_EL2_NAME		"AMEVCNTVOFF1_5_EL2"
#define AARCH64_AMEVCNTVOFF1_5_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 5"
#define AARCH64_AMEVCNTVOFF1_6_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b110)
#define AARCH64_AMEVCNTVOFF1_6_EL2_NAME		"AMEVCNTVOFF1_6_EL2"
#define AARCH64_AMEVCNTVOFF1_6_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 6"
#define AARCH64_AMEVCNTVOFF1_7_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1010, 0b111)
#define AARCH64_AMEVCNTVOFF1_7_EL2_NAME		"AMEVCNTVOFF1_7_EL2"
#define AARCH64_AMEVCNTVOFF1_7_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 7"
#define AARCH64_AMEVCNTVOFF1_8_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b000)
#define AARCH64_AMEVCNTVOFF1_8_EL2_NAME		"AMEVCNTVOFF1_8_EL2"
#define AARCH64_AMEVCNTVOFF1_8_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 8"
#define AARCH64_AMEVCNTVOFF1_9_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b001)
#define AARCH64_AMEVCNTVOFF1_9_EL2_NAME		"AMEVCNTVOFF1_9_EL2"
#define AARCH64_AMEVCNTVOFF1_9_EL2_DESC		"Activity Monitors Event Counter Virtual Offset Registers 1 - 9"
#define AARCH64_AMEVCNTVOFF1_10_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b010)
#define AARCH64_AMEVCNTVOFF1_10_EL2_NAME	"AMEVCNTVOFF1_10_EL2"
#define AARCH64_AMEVCNTVOFF1_10_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 1 - 10"
#define AARCH64_AMEVCNTVOFF1_11_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b011)
#define AARCH64_AMEVCNTVOFF1_11_EL2_NAME	"AMEVCNTVOFF1_11_EL2"
#define AARCH64_AMEVCNTVOFF1_11_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 1 - 11"
#define AARCH64_AMEVCNTVOFF1_12_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b100)
#define AARCH64_AMEVCNTVOFF1_12_EL2_NAME	"AMEVCNTVOFF1_12_EL2"
#define AARCH64_AMEVCNTVOFF1_12_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 1 - 12"
#define AARCH64_AMEVCNTVOFF1_13_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b101)
#define AARCH64_AMEVCNTVOFF1_13_EL2_NAME	"AMEVCNTVOFF1_13_EL2"
#define AARCH64_AMEVCNTVOFF1_13_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 1 - 13"
#define AARCH64_AMEVCNTVOFF1_14_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b110)
#define AARCH64_AMEVCNTVOFF1_14_EL2_NAME	"AMEVCNTVOFF1_14_EL2"
#define AARCH64_AMEVCNTVOFF1_14_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 1 - 14"
#define AARCH64_AMEVCNTVOFF1_15_EL2	__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b1011, 0b111)
#define AARCH64_AMEVCNTVOFF1_15_EL2_NAME	"AMEVCNTVOFF1_15_EL2"
#define AARCH64_AMEVCNTVOFF1_15_EL2_DESC	"Activity Monitors Event Counter Virtual Offset Registers 1 - 15"

#define AARCH64_AMEVTYPER0_0_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0110, 0b000)
#define AARCH64_AMEVTYPER0_0_EL0_NAME		"AMEVTYPER0_0_EL0"
#define AARCH64_AMEVTYPER0_0_EL0_DESC		"Activity Monitors Event Type Registers 0 - 0"
#define AARCH64_AMEVTYPER0_1_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0110, 0b001)
#define AARCH64_AMEVTYPER0_1_EL0_NAME		"AMEVTYPER0_1_EL0"
#define AARCH64_AMEVTYPER0_1_EL0_DESC		"Activity Monitors Event Type Registers 0 - 1"
#define AARCH64_AMEVTYPER0_2_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0110, 0b010)
#define AARCH64_AMEVTYPER0_2_EL0_NAME		"AMEVTYPER0_2_EL0"
#define AARCH64_AMEVTYPER0_2_EL0_DESC		"Activity Monitors Event Type Registers 0 - 2"
#define AARCH64_AMEVTYPER0_3_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0110, 0b011)
#define AARCH64_AMEVTYPER0_3_EL0_NAME		"AMEVTYPER0_3_EL0"
#define AARCH64_AMEVTYPER0_3_EL0_DESC		"Activity Monitors Event Type Registers 0 - 3"

#define AARCH64_AMEVTYPER1_0_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b000)
#define AARCH64_AMEVTYPER1_0_EL0_NAME		"AMEVTYPER1_0_EL0"
#define AARCH64_AMEVTYPER1_0_EL0_DESC		"Activity Monitors Event Type Registers 1 - 0"
#define AARCH64_AMEVTYPER1_1_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b001)
#define AARCH64_AMEVTYPER1_1_EL0_NAME		"AMEVTYPER1_1_EL0"
#define AARCH64_AMEVTYPER1_1_EL0_DESC		"Activity Monitors Event Type Registers 1 - 1"
#define AARCH64_AMEVTYPER1_2_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b010)
#define AARCH64_AMEVTYPER1_2_EL0_NAME		"AMEVTYPER1_2_EL0"
#define AARCH64_AMEVTYPER1_2_EL0_DESC		"Activity Monitors Event Type Registers 1 - 2"
#define AARCH64_AMEVTYPER1_3_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b011)
#define AARCH64_AMEVTYPER1_3_EL0_NAME		"AMEVTYPER1_3_EL0"
#define AARCH64_AMEVTYPER1_3_EL0_DESC		"Activity Monitors Event Type Registers 1 - 3"
#define AARCH64_AMEVTYPER1_4_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b100)
#define AARCH64_AMEVTYPER1_4_EL0_NAME		"AMEVTYPER1_4_EL0"
#define AARCH64_AMEVTYPER1_4_EL0_DESC		"Activity Monitors Event Type Registers 1 - 4"
#define AARCH64_AMEVTYPER1_5_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b101)
#define AARCH64_AMEVTYPER1_5_EL0_NAME		"AMEVTYPER1_5_EL0"
#define AARCH64_AMEVTYPER1_5_EL0_DESC		"Activity Monitors Event Type Registers 1 - 5"
#define AARCH64_AMEVTYPER1_6_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b110)
#define AARCH64_AMEVTYPER1_6_EL0_NAME		"AMEVTYPER1_6_EL0"
#define AARCH64_AMEVTYPER1_6_EL0_DESC		"Activity Monitors Event Type Registers 1 - 6"
#define AARCH64_AMEVTYPER1_7_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1110, 0b111)
#define AARCH64_AMEVTYPER1_7_EL0_NAME		"AMEVTYPER1_7_EL0"
#define AARCH64_AMEVTYPER1_7_EL0_DESC		"Activity Monitors Event Type Registers 1 - 7"
#define AARCH64_AMEVTYPER1_8_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b000)
#define AARCH64_AMEVTYPER1_8_EL0_NAME		"AMEVTYPER1_8_EL0"
#define AARCH64_AMEVTYPER1_8_EL0_DESC		"Activity Monitors Event Type Registers 1 - 8"
#define AARCH64_AMEVTYPER1_9_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b001)
#define AARCH64_AMEVTYPER1_9_EL0_NAME		"AMEVTYPER1_9_EL0"
#define AARCH64_AMEVTYPER1_9_EL0_DESC		"Activity Monitors Event Type Registers 1 - 9"
#define AARCH64_AMEVTYPER1_10_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b010)
#define AARCH64_AMEVTYPER1_10_EL0_NAME		"AMEVTYPER1_10_EL0"
#define AARCH64_AMEVTYPER1_10_EL0_DESC		"Activity Monitors Event Type Registers 1 - 10"
#define AARCH64_AMEVTYPER1_11_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b011)
#define AARCH64_AMEVTYPER1_11_EL0_NAME		"AMEVTYPER1_11_EL0"
#define AARCH64_AMEVTYPER1_11_EL0_DESC		"Activity Monitors Event Type Registers 1 - 11"
#define AARCH64_AMEVTYPER1_12_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b100)
#define AARCH64_AMEVTYPER1_12_EL0_NAME		"AMEVTYPER1_12_EL0"
#define AARCH64_AMEVTYPER1_12_EL0_DESC		"Activity Monitors Event Type Registers 1 - 12"
#define AARCH64_AMEVTYPER1_13_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b101)
#define AARCH64_AMEVTYPER1_13_EL0_NAME		"AMEVTYPER1_13_EL0"
#define AARCH64_AMEVTYPER1_13_EL0_DESC		"Activity Monitors Event Type Registers 1 - 13"
#define AARCH64_AMEVTYPER1_14_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b110)
#define AARCH64_AMEVTYPER1_14_EL0_NAME		"AMEVTYPER1_14_EL0"
#define AARCH64_AMEVTYPER1_14_EL0_DESC		"Activity Monitors Event Type Registers 1 - 14"
#define AARCH64_AMEVTYPER1_15_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b1111, 0b111)
#define AARCH64_AMEVTYPER1_15_EL0_NAME		"AMEVTYPER1_15_EL0"
#define AARCH64_AMEVTYPER1_15_EL0_DESC		"Activity Monitors Event Type Registers 1 - 15"

#define AARCH64_AMUSERENR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0010, 0b011)
#define AARCH64_AMUSERENR_EL0_NAME		"AMUSERENR_EL0"
#define AARCH64_AMUSERENR_EL0_DESC		"Activity Monitors User Enable Register"

#define AARCH64_APDAKeyHi_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0010, 0b001)
#define AARCH64_APDAKeyHi_EL1_NAME		"APDAKeyHi_EL1"
#define AARCH64_APDAKeyHi_EL1_DESC		"Pointer Authentication Key A for Data (bits[127:64]) "

#define AARCH64_APDAKeyLo_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0010, 0b000)
#define AARCH64_APDAKeyLo_EL1_NAME		"APDAKeyLo_EL1"
#define AARCH64_APDAKeyLo_EL1_DESC		"Pointer Authentication Key A for Data (bits[63:0]) "

#define AARCH64_APDBKeyHi_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0010, 0b011)
#define AARCH64_APDBKeyHi_EL1_NAME		"APDBKeyHi_EL1"
#define AARCH64_APDBKeyHi_EL1_DESC		"Pointer Authentication Key B for Data (bits[127:64]) "

#define AARCH64_APDBKeyLo_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0010, 0b010)
#define AARCH64_APDBKeyLo_EL1_NAME		"APDBKeyLo_EL1"
#define AARCH64_APDBKeyLo_EL1_DESC		"Pointer Authentication Key B for Data (bits[63:0]) "

#define AARCH64_APGAKeyHi_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0011, 0b001)
#define AARCH64_APGAKeyHi_EL1_NAME		"APGAKeyHi_EL1"
#define AARCH64_APGAKeyHi_EL1_DESC		"Pointer Authentication Key A for Code (bits[127:64]) "

#define AARCH64_APGAKeyLo_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0011, 0b000)
#define AARCH64_APGAKeyLo_EL1_NAME		"APGAKeyLo_EL1"
#define AARCH64_APGAKeyLo_EL1_DESC		"Pointer Authentication Key A for Code (bits[63:0]) "

#define AARCH64_APIAKeyHi_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0001, 0b001)
#define AARCH64_APIAKeyHi_EL1_NAME		"APIAKeyHi_EL1"
#define AARCH64_APIAKeyHi_EL1_DESC		"Pointer Authentication Key A for Instruction (bits[127:64]) "

#define AARCH64_APIAKeyLo_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0001, 0b000)
#define AARCH64_APIAKeyLo_EL1_NAME		"APIAKeyLo_EL1"
#define AARCH64_APIAKeyLo_EL1_DESC		"Pointer Authentication Key A for Instruction (bits[63:0]) "

#define AARCH64_APIBKeyHi_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0001, 0b011)
#define AARCH64_APIBKeyHi_EL1_NAME		"APIBKeyHi_EL1"
#define AARCH64_APIBKeyHi_EL1_DESC		"Pointer Authentication Key B for Instruction (bits[127:64]) "

#define AARCH64_APIBKeyLo_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0001, 0b010)
#define AARCH64_APIBKeyLo_EL1_NAME		"APIBKeyLo_EL1"
#define AARCH64_APIBKeyLo_EL1_DESC		"Pointer Authentication Key B for Instruction (bits[63:0]) "

#define AARCH64_BRBCR_EL12		__AARCH64_SYS_REG(0b10, 0b101, 0b1001, 0b0000, 0b000)
#define AARCH64_BRBCR_EL12_NAME			"BRBCR_EL12"
#define AARCH64_BRBCR_EL12_DESC			"Branch Record Buffer Control Register (EL1)"

#define AARCH64_BRBCR_EL2		__AARCH64_SYS_REG(0b10, 0b100, 0b1001, 0b0000, 0b000)
#define AARCH64_BRBCR_EL2_NAME			"BRBCR_EL2"
#define AARCH64_BRBCR_EL2_DESC			"Branch Record Buffer Control Register (EL2)"

#define AARCH64_BRBFCR_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1001, 0b0000, 0b001)
#define AARCH64_BRBFCR_EL1_NAME			"BRBFCR_EL1"
#define AARCH64_BRBFCR_EL1_DESC			"Branch Record Buffer Function Control Register"

#define AARCH64_BRBIDR0_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1001, 0b0010, 0b000)
#define AARCH64_BRBIDR0_EL1_NAME		"BRBIDR0_EL1"
#define AARCH64_BRBIDR0_EL1_DESC		"Branch Record Buffer ID0 Register"

#define AARCH64_BRBINFINJ_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1001, 0b0001, 0b000)
#define AARCH64_BRBINFINJ_EL1_NAME		"BRBINFINJ_EL1"
#define AARCH64_BRBINFINJ_EL1_DESC		"Branch Record Buffer Information Injection Register"

#define AARCH64_BRBINF_0_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0000, 0b000)
#define AARCH64_BRBINF_0_EL1_NAME		"BRBINF_0_EL1"
#define AARCH64_BRBINF_0_EL1_DESC		"Branch Record Buffer Information Register <n> - 0"
#define AARCH64_BRBINF_1_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0001, 0b000)
#define AARCH64_BRBINF_1_EL1_NAME		"BRBINF_1_EL1"
#define AARCH64_BRBINF_1_EL1_DESC		"Branch Record Buffer Information Register <n> - 1"
#define AARCH64_BRBINF_2_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0010, 0b000)
#define AARCH64_BRBINF_2_EL1_NAME		"BRBINF_2_EL1"
#define AARCH64_BRBINF_2_EL1_DESC		"Branch Record Buffer Information Register <n> - 2"
#define AARCH64_BRBINF_3_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0011, 0b000)
#define AARCH64_BRBINF_3_EL1_NAME		"BRBINF_3_EL1"
#define AARCH64_BRBINF_3_EL1_DESC		"Branch Record Buffer Information Register <n> - 3"
#define AARCH64_BRBINF_4_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0100, 0b000)
#define AARCH64_BRBINF_4_EL1_NAME		"BRBINF_4_EL1"
#define AARCH64_BRBINF_4_EL1_DESC		"Branch Record Buffer Information Register <n> - 4"
#define AARCH64_BRBINF_5_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0101, 0b000)
#define AARCH64_BRBINF_5_EL1_NAME		"BRBINF_5_EL1"
#define AARCH64_BRBINF_5_EL1_DESC		"Branch Record Buffer Information Register <n> - 5"
#define AARCH64_BRBINF_6_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0110, 0b000)
#define AARCH64_BRBINF_6_EL1_NAME		"BRBINF_6_EL1"
#define AARCH64_BRBINF_6_EL1_DESC		"Branch Record Buffer Information Register <n> - 6"
#define AARCH64_BRBINF_7_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0111, 0b000)
#define AARCH64_BRBINF_7_EL1_NAME		"BRBINF_7_EL1"
#define AARCH64_BRBINF_7_EL1_DESC		"Branch Record Buffer Information Register <n> - 7"
#define AARCH64_BRBINF_8_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1000, 0b000)
#define AARCH64_BRBINF_8_EL1_NAME		"BRBINF_8_EL1"
#define AARCH64_BRBINF_8_EL1_DESC		"Branch Record Buffer Information Register <n> - 8"
#define AARCH64_BRBINF_9_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1001, 0b000)
#define AARCH64_BRBINF_9_EL1_NAME		"BRBINF_9_EL1"
#define AARCH64_BRBINF_9_EL1_DESC		"Branch Record Buffer Information Register <n> - 9"
#define AARCH64_BRBINF_10_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1010, 0b000)
#define AARCH64_BRBINF_10_EL1_NAME		"BRBINF_10_EL1"
#define AARCH64_BRBINF_10_EL1_DESC		"Branch Record Buffer Information Register <n> - 10"
#define AARCH64_BRBINF_11_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1011, 0b000)
#define AARCH64_BRBINF_11_EL1_NAME		"BRBINF_11_EL1"
#define AARCH64_BRBINF_11_EL1_DESC		"Branch Record Buffer Information Register <n> - 11"
#define AARCH64_BRBINF_12_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1100, 0b000)
#define AARCH64_BRBINF_12_EL1_NAME		"BRBINF_12_EL1"
#define AARCH64_BRBINF_12_EL1_DESC		"Branch Record Buffer Information Register <n> - 12"
#define AARCH64_BRBINF_13_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1101, 0b000)
#define AARCH64_BRBINF_13_EL1_NAME		"BRBINF_13_EL1"
#define AARCH64_BRBINF_13_EL1_DESC		"Branch Record Buffer Information Register <n> - 13"
#define AARCH64_BRBINF_14_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1110, 0b000)
#define AARCH64_BRBINF_14_EL1_NAME		"BRBINF_14_EL1"
#define AARCH64_BRBINF_14_EL1_DESC		"Branch Record Buffer Information Register <n> - 14"
#define AARCH64_BRBINF_15_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1111, 0b000)
#define AARCH64_BRBINF_15_EL1_NAME		"BRBINF_15_EL1"
#define AARCH64_BRBINF_15_EL1_DESC		"Branch Record Buffer Information Register <n> - 15"
#define AARCH64_BRBINF_16_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0000, 0b100)
#define AARCH64_BRBINF_16_EL1_NAME		"BRBINF_16_EL1"
#define AARCH64_BRBINF_16_EL1_DESC		"Branch Record Buffer Information Register <n> - 16"
#define AARCH64_BRBINF_17_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0001, 0b100)
#define AARCH64_BRBINF_17_EL1_NAME		"BRBINF_17_EL1"
#define AARCH64_BRBINF_17_EL1_DESC		"Branch Record Buffer Information Register <n> - 17"
#define AARCH64_BRBINF_18_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0010, 0b100)
#define AARCH64_BRBINF_18_EL1_NAME		"BRBINF_18_EL1"
#define AARCH64_BRBINF_18_EL1_DESC		"Branch Record Buffer Information Register <n> - 18"
#define AARCH64_BRBINF_19_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0011, 0b100)
#define AARCH64_BRBINF_19_EL1_NAME		"BRBINF_19_EL1"
#define AARCH64_BRBINF_19_EL1_DESC		"Branch Record Buffer Information Register <n> - 19"
#define AARCH64_BRBINF_20_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0100, 0b100)
#define AARCH64_BRBINF_20_EL1_NAME		"BRBINF_20_EL1"
#define AARCH64_BRBINF_20_EL1_DESC		"Branch Record Buffer Information Register <n> - 20"
#define AARCH64_BRBINF_21_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0101, 0b100)
#define AARCH64_BRBINF_21_EL1_NAME		"BRBINF_21_EL1"
#define AARCH64_BRBINF_21_EL1_DESC		"Branch Record Buffer Information Register <n> - 21"
#define AARCH64_BRBINF_22_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0110, 0b100)
#define AARCH64_BRBINF_22_EL1_NAME		"BRBINF_22_EL1"
#define AARCH64_BRBINF_22_EL1_DESC		"Branch Record Buffer Information Register <n> - 22"
#define AARCH64_BRBINF_23_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0111, 0b100)
#define AARCH64_BRBINF_23_EL1_NAME		"BRBINF_23_EL1"
#define AARCH64_BRBINF_23_EL1_DESC		"Branch Record Buffer Information Register <n> - 23"
#define AARCH64_BRBINF_24_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1000, 0b100)
#define AARCH64_BRBINF_24_EL1_NAME		"BRBINF_24_EL1"
#define AARCH64_BRBINF_24_EL1_DESC		"Branch Record Buffer Information Register <n> - 24"
#define AARCH64_BRBINF_25_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1001, 0b100)
#define AARCH64_BRBINF_25_EL1_NAME		"BRBINF_25_EL1"
#define AARCH64_BRBINF_25_EL1_DESC		"Branch Record Buffer Information Register <n> - 25"
#define AARCH64_BRBINF_26_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1010, 0b100)
#define AARCH64_BRBINF_26_EL1_NAME		"BRBINF_26_EL1"
#define AARCH64_BRBINF_26_EL1_DESC		"Branch Record Buffer Information Register <n> - 26"
#define AARCH64_BRBINF_27_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1011, 0b100)
#define AARCH64_BRBINF_27_EL1_NAME		"BRBINF_27_EL1"
#define AARCH64_BRBINF_27_EL1_DESC		"Branch Record Buffer Information Register <n> - 27"
#define AARCH64_BRBINF_28_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1100, 0b100)
#define AARCH64_BRBINF_28_EL1_NAME		"BRBINF_28_EL1"
#define AARCH64_BRBINF_28_EL1_DESC		"Branch Record Buffer Information Register <n> - 28"
#define AARCH64_BRBINF_29_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1101, 0b100)
#define AARCH64_BRBINF_29_EL1_NAME		"BRBINF_29_EL1"
#define AARCH64_BRBINF_29_EL1_DESC		"Branch Record Buffer Information Register <n> - 29"
#define AARCH64_BRBINF_30_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1110, 0b100)
#define AARCH64_BRBINF_30_EL1_NAME		"BRBINF_30_EL1"
#define AARCH64_BRBINF_30_EL1_DESC		"Branch Record Buffer Information Register <n> - 30"
#define AARCH64_BRBINF_31_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1111, 0b100)
#define AARCH64_BRBINF_31_EL1_NAME		"BRBINF_31_EL1"
#define AARCH64_BRBINF_31_EL1_DESC		"Branch Record Buffer Information Register <n> - 31"

#define AARCH64_BRBSRCINJ_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1001, 0b0001, 0b001)
#define AARCH64_BRBSRCINJ_EL1_NAME		"BRBSRCINJ_EL1"
#define AARCH64_BRBSRCINJ_EL1_DESC		"Branch Record Buffer Source Address Injection Register"

#define AARCH64_BRBSRC_0_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0000, 0b001)
#define AARCH64_BRBSRC_0_EL1_NAME		"BRBSRC_0_EL1"
#define AARCH64_BRBSRC_0_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 0"
#define AARCH64_BRBSRC_1_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0001, 0b001)
#define AARCH64_BRBSRC_1_EL1_NAME		"BRBSRC_1_EL1"
#define AARCH64_BRBSRC_1_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 1"
#define AARCH64_BRBSRC_2_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0010, 0b001)
#define AARCH64_BRBSRC_2_EL1_NAME		"BRBSRC_2_EL1"
#define AARCH64_BRBSRC_2_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 2"
#define AARCH64_BRBSRC_3_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0011, 0b001)
#define AARCH64_BRBSRC_3_EL1_NAME		"BRBSRC_3_EL1"
#define AARCH64_BRBSRC_3_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 3"
#define AARCH64_BRBSRC_4_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0100, 0b001)
#define AARCH64_BRBSRC_4_EL1_NAME		"BRBSRC_4_EL1"
#define AARCH64_BRBSRC_4_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 4"
#define AARCH64_BRBSRC_5_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0101, 0b001)
#define AARCH64_BRBSRC_5_EL1_NAME		"BRBSRC_5_EL1"
#define AARCH64_BRBSRC_5_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 5"
#define AARCH64_BRBSRC_6_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0110, 0b001)
#define AARCH64_BRBSRC_6_EL1_NAME		"BRBSRC_6_EL1"
#define AARCH64_BRBSRC_6_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 6"
#define AARCH64_BRBSRC_7_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0111, 0b001)
#define AARCH64_BRBSRC_7_EL1_NAME		"BRBSRC_7_EL1"
#define AARCH64_BRBSRC_7_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 7"
#define AARCH64_BRBSRC_8_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1000, 0b001)
#define AARCH64_BRBSRC_8_EL1_NAME		"BRBSRC_8_EL1"
#define AARCH64_BRBSRC_8_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 8"
#define AARCH64_BRBSRC_9_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1001, 0b001)
#define AARCH64_BRBSRC_9_EL1_NAME		"BRBSRC_9_EL1"
#define AARCH64_BRBSRC_9_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 9"
#define AARCH64_BRBSRC_10_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1010, 0b001)
#define AARCH64_BRBSRC_10_EL1_NAME		"BRBSRC_10_EL1"
#define AARCH64_BRBSRC_10_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 10"
#define AARCH64_BRBSRC_11_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1011, 0b001)
#define AARCH64_BRBSRC_11_EL1_NAME		"BRBSRC_11_EL1"
#define AARCH64_BRBSRC_11_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 11"
#define AARCH64_BRBSRC_12_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1100, 0b001)
#define AARCH64_BRBSRC_12_EL1_NAME		"BRBSRC_12_EL1"
#define AARCH64_BRBSRC_12_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 12"
#define AARCH64_BRBSRC_13_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1101, 0b001)
#define AARCH64_BRBSRC_13_EL1_NAME		"BRBSRC_13_EL1"
#define AARCH64_BRBSRC_13_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 13"
#define AARCH64_BRBSRC_14_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1110, 0b001)
#define AARCH64_BRBSRC_14_EL1_NAME		"BRBSRC_14_EL1"
#define AARCH64_BRBSRC_14_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 14"
#define AARCH64_BRBSRC_15_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1111, 0b001)
#define AARCH64_BRBSRC_15_EL1_NAME		"BRBSRC_15_EL1"
#define AARCH64_BRBSRC_15_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 15"
#define AARCH64_BRBSRC_16_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0000, 0b101)
#define AARCH64_BRBSRC_16_EL1_NAME		"BRBSRC_16_EL1"
#define AARCH64_BRBSRC_16_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 16"
#define AARCH64_BRBSRC_17_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0001, 0b101)
#define AARCH64_BRBSRC_17_EL1_NAME		"BRBSRC_17_EL1"
#define AARCH64_BRBSRC_17_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 17"
#define AARCH64_BRBSRC_18_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0010, 0b101)
#define AARCH64_BRBSRC_18_EL1_NAME		"BRBSRC_18_EL1"
#define AARCH64_BRBSRC_18_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 18"
#define AARCH64_BRBSRC_19_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0011, 0b101)
#define AARCH64_BRBSRC_19_EL1_NAME		"BRBSRC_19_EL1"
#define AARCH64_BRBSRC_19_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 19"
#define AARCH64_BRBSRC_20_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0100, 0b101)
#define AARCH64_BRBSRC_20_EL1_NAME		"BRBSRC_20_EL1"
#define AARCH64_BRBSRC_20_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 20"
#define AARCH64_BRBSRC_21_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0101, 0b101)
#define AARCH64_BRBSRC_21_EL1_NAME		"BRBSRC_21_EL1"
#define AARCH64_BRBSRC_21_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 21"
#define AARCH64_BRBSRC_22_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0110, 0b101)
#define AARCH64_BRBSRC_22_EL1_NAME		"BRBSRC_22_EL1"
#define AARCH64_BRBSRC_22_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 22"
#define AARCH64_BRBSRC_23_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0111, 0b101)
#define AARCH64_BRBSRC_23_EL1_NAME		"BRBSRC_23_EL1"
#define AARCH64_BRBSRC_23_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 23"
#define AARCH64_BRBSRC_24_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1000, 0b101)
#define AARCH64_BRBSRC_24_EL1_NAME		"BRBSRC_24_EL1"
#define AARCH64_BRBSRC_24_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 24"
#define AARCH64_BRBSRC_25_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1001, 0b101)
#define AARCH64_BRBSRC_25_EL1_NAME		"BRBSRC_25_EL1"
#define AARCH64_BRBSRC_25_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 25"
#define AARCH64_BRBSRC_26_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1010, 0b101)
#define AARCH64_BRBSRC_26_EL1_NAME		"BRBSRC_26_EL1"
#define AARCH64_BRBSRC_26_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 26"
#define AARCH64_BRBSRC_27_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1011, 0b101)
#define AARCH64_BRBSRC_27_EL1_NAME		"BRBSRC_27_EL1"
#define AARCH64_BRBSRC_27_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 27"
#define AARCH64_BRBSRC_28_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1100, 0b101)
#define AARCH64_BRBSRC_28_EL1_NAME		"BRBSRC_28_EL1"
#define AARCH64_BRBSRC_28_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 28"
#define AARCH64_BRBSRC_29_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1101, 0b101)
#define AARCH64_BRBSRC_29_EL1_NAME		"BRBSRC_29_EL1"
#define AARCH64_BRBSRC_29_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 29"
#define AARCH64_BRBSRC_30_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1110, 0b101)
#define AARCH64_BRBSRC_30_EL1_NAME		"BRBSRC_30_EL1"
#define AARCH64_BRBSRC_30_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 30"
#define AARCH64_BRBSRC_31_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1111, 0b101)
#define AARCH64_BRBSRC_31_EL1_NAME		"BRBSRC_31_EL1"
#define AARCH64_BRBSRC_31_EL1_DESC		"Branch Record Buffer Source Address Register <n> - 31"

#define AARCH64_BRBTGTINJ_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1001, 0b0001, 0b010)
#define AARCH64_BRBTGTINJ_EL1_NAME		"BRBTGTINJ_EL1"
#define AARCH64_BRBTGTINJ_EL1_DESC		"Branch Record Buffer Target Address Injection Register"

#define AARCH64_BRBTGT_0_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0000, 0b010)
#define AARCH64_BRBTGT_0_EL1_NAME		"BRBTGT_0_EL1"
#define AARCH64_BRBTGT_0_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 0"
#define AARCH64_BRBTGT_1_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0001, 0b010)
#define AARCH64_BRBTGT_1_EL1_NAME		"BRBTGT_1_EL1"
#define AARCH64_BRBTGT_1_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 1"
#define AARCH64_BRBTGT_2_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0010, 0b010)
#define AARCH64_BRBTGT_2_EL1_NAME		"BRBTGT_2_EL1"
#define AARCH64_BRBTGT_2_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 2"
#define AARCH64_BRBTGT_3_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0011, 0b010)
#define AARCH64_BRBTGT_3_EL1_NAME		"BRBTGT_3_EL1"
#define AARCH64_BRBTGT_3_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 3"
#define AARCH64_BRBTGT_4_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0100, 0b010)
#define AARCH64_BRBTGT_4_EL1_NAME		"BRBTGT_4_EL1"
#define AARCH64_BRBTGT_4_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 4"
#define AARCH64_BRBTGT_5_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0101, 0b010)
#define AARCH64_BRBTGT_5_EL1_NAME		"BRBTGT_5_EL1"
#define AARCH64_BRBTGT_5_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 5"
#define AARCH64_BRBTGT_6_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0110, 0b010)
#define AARCH64_BRBTGT_6_EL1_NAME		"BRBTGT_6_EL1"
#define AARCH64_BRBTGT_6_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 6"
#define AARCH64_BRBTGT_7_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0111, 0b010)
#define AARCH64_BRBTGT_7_EL1_NAME		"BRBTGT_7_EL1"
#define AARCH64_BRBTGT_7_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 7"
#define AARCH64_BRBTGT_8_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1000, 0b010)
#define AARCH64_BRBTGT_8_EL1_NAME		"BRBTGT_8_EL1"
#define AARCH64_BRBTGT_8_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 8"
#define AARCH64_BRBTGT_9_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1001, 0b010)
#define AARCH64_BRBTGT_9_EL1_NAME		"BRBTGT_9_EL1"
#define AARCH64_BRBTGT_9_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 9"
#define AARCH64_BRBTGT_10_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1010, 0b010)
#define AARCH64_BRBTGT_10_EL1_NAME		"BRBTGT_10_EL1"
#define AARCH64_BRBTGT_10_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 10"
#define AARCH64_BRBTGT_11_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1011, 0b010)
#define AARCH64_BRBTGT_11_EL1_NAME		"BRBTGT_11_EL1"
#define AARCH64_BRBTGT_11_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 11"
#define AARCH64_BRBTGT_12_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1100, 0b010)
#define AARCH64_BRBTGT_12_EL1_NAME		"BRBTGT_12_EL1"
#define AARCH64_BRBTGT_12_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 12"
#define AARCH64_BRBTGT_13_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1101, 0b010)
#define AARCH64_BRBTGT_13_EL1_NAME		"BRBTGT_13_EL1"
#define AARCH64_BRBTGT_13_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 13"
#define AARCH64_BRBTGT_14_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1110, 0b010)
#define AARCH64_BRBTGT_14_EL1_NAME		"BRBTGT_14_EL1"
#define AARCH64_BRBTGT_14_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 14"
#define AARCH64_BRBTGT_15_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1111, 0b010)
#define AARCH64_BRBTGT_15_EL1_NAME		"BRBTGT_15_EL1"
#define AARCH64_BRBTGT_15_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 15"
#define AARCH64_BRBTGT_16_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0000, 0b110)
#define AARCH64_BRBTGT_16_EL1_NAME		"BRBTGT_16_EL1"
#define AARCH64_BRBTGT_16_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 16"
#define AARCH64_BRBTGT_17_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0001, 0b110)
#define AARCH64_BRBTGT_17_EL1_NAME		"BRBTGT_17_EL1"
#define AARCH64_BRBTGT_17_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 17"
#define AARCH64_BRBTGT_18_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0010, 0b110)
#define AARCH64_BRBTGT_18_EL1_NAME		"BRBTGT_18_EL1"
#define AARCH64_BRBTGT_18_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 18"
#define AARCH64_BRBTGT_19_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0011, 0b110)
#define AARCH64_BRBTGT_19_EL1_NAME		"BRBTGT_19_EL1"
#define AARCH64_BRBTGT_19_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 19"
#define AARCH64_BRBTGT_20_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0100, 0b110)
#define AARCH64_BRBTGT_20_EL1_NAME		"BRBTGT_20_EL1"
#define AARCH64_BRBTGT_20_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 20"
#define AARCH64_BRBTGT_21_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0101, 0b110)
#define AARCH64_BRBTGT_21_EL1_NAME		"BRBTGT_21_EL1"
#define AARCH64_BRBTGT_21_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 21"
#define AARCH64_BRBTGT_22_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0110, 0b110)
#define AARCH64_BRBTGT_22_EL1_NAME		"BRBTGT_22_EL1"
#define AARCH64_BRBTGT_22_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 22"
#define AARCH64_BRBTGT_23_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b0111, 0b110)
#define AARCH64_BRBTGT_23_EL1_NAME		"BRBTGT_23_EL1"
#define AARCH64_BRBTGT_23_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 23"
#define AARCH64_BRBTGT_24_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1000, 0b110)
#define AARCH64_BRBTGT_24_EL1_NAME		"BRBTGT_24_EL1"
#define AARCH64_BRBTGT_24_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 24"
#define AARCH64_BRBTGT_25_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1001, 0b110)
#define AARCH64_BRBTGT_25_EL1_NAME		"BRBTGT_25_EL1"
#define AARCH64_BRBTGT_25_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 25"
#define AARCH64_BRBTGT_26_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1010, 0b110)
#define AARCH64_BRBTGT_26_EL1_NAME		"BRBTGT_26_EL1"
#define AARCH64_BRBTGT_26_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 26"
#define AARCH64_BRBTGT_27_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1011, 0b110)
#define AARCH64_BRBTGT_27_EL1_NAME		"BRBTGT_27_EL1"
#define AARCH64_BRBTGT_27_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 27"
#define AARCH64_BRBTGT_28_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1100, 0b110)
#define AARCH64_BRBTGT_28_EL1_NAME		"BRBTGT_28_EL1"
#define AARCH64_BRBTGT_28_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 28"
#define AARCH64_BRBTGT_29_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1101, 0b110)
#define AARCH64_BRBTGT_29_EL1_NAME		"BRBTGT_29_EL1"
#define AARCH64_BRBTGT_29_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 29"
#define AARCH64_BRBTGT_30_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1110, 0b110)
#define AARCH64_BRBTGT_30_EL1_NAME		"BRBTGT_30_EL1"
#define AARCH64_BRBTGT_30_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 30"
#define AARCH64_BRBTGT_31_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1000, 0b1111, 0b110)
#define AARCH64_BRBTGT_31_EL1_NAME		"BRBTGT_31_EL1"
#define AARCH64_BRBTGT_31_EL1_DESC		"Branch Record Buffer Target Address Register <n> - 31"

#define AARCH64_BRBTS_EL1		__AARCH64_SYS_REG(0b10, 0b001, 0b1001, 0b0000, 0b010)
#define AARCH64_BRBTS_EL1_NAME			"BRBTS_EL1"
#define AARCH64_BRBTS_EL1_DESC			"Branch Record Buffer Timestamp Register"

#define AARCH64_CCSIDR2_EL1		__AARCH64_SYS_REG(0b11, 0b001, 0b0000, 0b0000, 0b010)
#define AARCH64_CCSIDR2_EL1_NAME		"CCSIDR2_EL1"
#define AARCH64_CCSIDR2_EL1_DESC		"Current Cache Size ID Register 2"

#define AARCH64_CCSIDR_EL1		__AARCH64_SYS_REG(0b11, 0b001, 0b0000, 0b0000, 0b000)
#define AARCH64_CCSIDR_EL1_NAME			"CCSIDR_EL1"
#define AARCH64_CCSIDR_EL1_DESC			"Current Cache Size ID Register"

#define AARCH64_CLIDR_EL1		__AARCH64_SYS_REG(0b11, 0b001, 0b0000, 0b0000, 0b001)
#define AARCH64_CLIDR_EL1_NAME			"CLIDR_EL1"
#define AARCH64_CLIDR_EL1_DESC			"Cache Level ID Register"

#define AARCH64_CNTFRQ_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b0000, 0b000)
#define AARCH64_CNTFRQ_EL0_NAME			"CNTFRQ_EL0"
#define AARCH64_CNTFRQ_EL0_DESC			"Counter-timer Frequency register"

#define AARCH64_CNTHCTL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0001, 0b000)
#define AARCH64_CNTHCTL_EL2_NAME		"CNTHCTL_EL2"
#define AARCH64_CNTHCTL_EL2_DESC		"Counter-timer Hypervisor Control register"

#define AARCH64_CNTHP_CTL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0010, 0b001)
#define AARCH64_CNTHP_CTL_EL2_NAME		"CNTHP_CTL_EL2"
#define AARCH64_CNTHP_CTL_EL2_DESC		"Counter-timer Hypervisor Physical Timer Control register"

#define AARCH64_CNTHP_CVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0010, 0b010)
#define AARCH64_CNTHP_CVAL_EL2_NAME		"CNTHP_CVAL_EL2"
#define AARCH64_CNTHP_CVAL_EL2_DESC		"Counter-timer Physical Timer CompareValue register (EL2)"

#define AARCH64_CNTHPS_CTL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0101, 0b001)
#define AARCH64_CNTHPS_CTL_EL2_NAME		"CNTHPS_CTL_EL2"
#define AARCH64_CNTHPS_CTL_EL2_DESC		"Counter-timer Secure Physical Timer Control register (EL2)"

#define AARCH64_CNTHPS_CVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0101, 0b010)
#define AARCH64_CNTHPS_CVAL_EL2_NAME		"CNTHPS_CVAL_EL2"
#define AARCH64_CNTHPS_CVAL_EL2_DESC		"Counter-timer Secure Physical Timer CompareValue register (EL2)"

#define AARCH64_CNTHPS_TVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0101, 0b000)
#define AARCH64_CNTHPS_TVAL_EL2_NAME		"CNTHPS_TVAL_EL2"
#define AARCH64_CNTHPS_TVAL_EL2_DESC		"Counter-timer Secure Physical Timer TimerValue register (EL2)"

#define AARCH64_CNTHP_TVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0010, 0b000)
#define AARCH64_CNTHP_TVAL_EL2_NAME		"CNTHP_TVAL_EL2"
#define AARCH64_CNTHP_TVAL_EL2_DESC		"Counter-timer Physical Timer TimerValue register (EL2)"

#define AARCH64_CNTHV_CTL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0011, 0b001)
#define AARCH64_CNTHV_CTL_EL2_NAME		"CNTHV_CTL_EL2"
#define AARCH64_CNTHV_CTL_EL2_DESC		"Counter-timer Virtual Timer Control register (EL2)"

#define AARCH64_CNTHV_CVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0011, 0b010)
#define AARCH64_CNTHV_CVAL_EL2_NAME		"CNTHV_CVAL_EL2"
#define AARCH64_CNTHV_CVAL_EL2_DESC		"Counter-timer Virtual Timer CompareValue register (EL2)"

#define AARCH64_CNTHVS_CTL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0100, 0b001)
#define AARCH64_CNTHVS_CTL_EL2_NAME		"CNTHVS_CTL_EL2"
#define AARCH64_CNTHVS_CTL_EL2_DESC		"Counter-timer Secure Virtual Timer Control register (EL2)"

#define AARCH64_CNTHVS_CVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0100, 0b010)
#define AARCH64_CNTHVS_CVAL_EL2_NAME		"CNTHVS_CVAL_EL2"
#define AARCH64_CNTHVS_CVAL_EL2_DESC		"Counter-timer Secure Virtual Timer CompareValue register (EL2)"

#define AARCH64_CNTHVS_TVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0100, 0b000)
#define AARCH64_CNTHVS_TVAL_EL2_NAME		"CNTHVS_TVAL_EL2"
#define AARCH64_CNTHVS_TVAL_EL2_DESC		"Counter-timer Secure Virtual Timer TimerValue register (EL2)"

#define AARCH64_CNTHV_TVAL_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0011, 0b000)
#define AARCH64_CNTHV_TVAL_EL2_NAME		"CNTHV_TVAL_EL2"
#define AARCH64_CNTHV_TVAL_EL2_DESC		"Counter-timer Virtual Timer TimerValue Register (EL2)"

#define AARCH64_CNTKCTL_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1110, 0b0001, 0b000)
#define AARCH64_CNTKCTL_EL1_NAME		"CNTKCTL_EL1"
#define AARCH64_CNTKCTL_EL1_DESC		"Counter-timer Kernel Control register"

#define AARCH64_CNTKCTL_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1110, 0b0001, 0b000)
#define AARCH64_CNTKCTL_EL12_NAME		"CNTKCTL_EL12"
#define AARCH64_CNTKCTL_EL12_DESC		"Counter-timer Kernel Control register"

#define AARCH64_CNTPCT_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b0000, 0b001)
#define AARCH64_CNTPCT_EL0_NAME			"CNTPCT_EL0"
#define AARCH64_CNTPCT_EL0_DESC			"Counter-timer Physical Count register"

#define AARCH64_CNTP_CTL_EL02		__AARCH64_SYS_REG(0b11, 0b101, 0b1110, 0b0010, 0b001)
#define AARCH64_CNTP_CTL_EL02_NAME		"CNTP_CTL_EL02"
#define AARCH64_CNTP_CTL_EL02_DESC		"Counter-timer Physical Timer Control register"

#define AARCH64_CNTPCTSS_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b0000, 0b101)
#define AARCH64_CNTPCTSS_EL0_NAME		"CNTPCTSS_EL0"
#define AARCH64_CNTPCTSS_EL0_DESC		"Counter-timer Self-Synchronized Physical Count register"

#define AARCH64_CNTP_CVAL_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b0010, 0b010)
#define AARCH64_CNTP_CVAL_EL0_NAME		"CNTP_CVAL_EL0"
#define AARCH64_CNTP_CVAL_EL0_DESC		"Counter-timer Physical Timer CompareValue register"

#define AARCH64_CNTP_CVAL_EL02		__AARCH64_SYS_REG(0b11, 0b101, 0b1110, 0b0010, 0b010)
#define AARCH64_CNTP_CVAL_EL02_NAME		"CNTP_CVAL_EL02"
#define AARCH64_CNTP_CVAL_EL02_DESC		"Counter-timer Physical Timer CompareValue register"

#define AARCH64_CNTPOFF_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0000, 0b110)
#define AARCH64_CNTPOFF_EL2_NAME		"CNTPOFF_EL2"
#define AARCH64_CNTPOFF_EL2_DESC		"Counter-timer Physical Offset register"

#define AARCH64_CNTPS_CTL_EL1		__AARCH64_SYS_REG(0b11, 0b111, 0b1110, 0b0010, 0b001)
#define AARCH64_CNTPS_CTL_EL1_NAME		"CNTPS_CTL_EL1"
#define AARCH64_CNTPS_CTL_EL1_DESC		"Counter-timer Physical Secure Timer Control register"

#define AARCH64_CNTPS_CVAL_EL1		__AARCH64_SYS_REG(0b11, 0b111, 0b1110, 0b0010, 0b010)
#define AARCH64_CNTPS_CVAL_EL1_NAME		"CNTPS_CVAL_EL1"
#define AARCH64_CNTPS_CVAL_EL1_DESC		"Counter-timer Physical Secure Timer CompareValue register"

#define AARCH64_CNTPS_TVAL_EL1		__AARCH64_SYS_REG(0b11, 0b111, 0b1110, 0b0010, 0b000)
#define AARCH64_CNTPS_TVAL_EL1_NAME		"CNTPS_TVAL_EL1"
#define AARCH64_CNTPS_TVAL_EL1_DESC		"Counter-timer Physical Secure Timer TimerValue register"

#define AARCH64_CNTP_TVAL_EL02		__AARCH64_SYS_REG(0b11, 0b101, 0b1110, 0b0010, 0b000)
#define AARCH64_CNTP_TVAL_EL02_NAME		"CNTP_TVAL_EL02"
#define AARCH64_CNTP_TVAL_EL02_DESC		"Counter-timer Physical Timer TimerValue register"

#define AARCH64_CNTVCT_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b0000, 0b010)
#define AARCH64_CNTVCT_EL0_NAME			"CNTVCT_EL0"
#define AARCH64_CNTVCT_EL0_DESC			"Counter-timer Virtual Count register"

#define AARCH64_CNTV_CTL_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b0011, 0b001)
#define AARCH64_CNTV_CTL_EL0_NAME		"CNTV_CTL_EL0"
#define AARCH64_CNTV_CTL_EL0_DESC		"Counter-timer Virtual Timer Control register"

#define AARCH64_CNTV_CTL_EL02		__AARCH64_SYS_REG(0b11, 0b101, 0b1110, 0b0011, 0b001)
#define AARCH64_CNTV_CTL_EL02_NAME		"CNTV_CTL_EL02"
#define AARCH64_CNTV_CTL_EL02_DESC		"Counter-timer Virtual Timer Control register"

#define AARCH64_CNTVCTSS_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b0000, 0b110)
#define AARCH64_CNTVCTSS_EL0_NAME		"CNTVCTSS_EL0"
#define AARCH64_CNTVCTSS_EL0_DESC		"Counter-timer Self-Synchronized Virtual Count register"

#define AARCH64_CNTV_CVAL_EL02		__AARCH64_SYS_REG(0b11, 0b101, 0b1110, 0b0011, 0b010)
#define AARCH64_CNTV_CVAL_EL02_NAME		"CNTV_CVAL_EL02"
#define AARCH64_CNTV_CVAL_EL02_DESC		"Counter-timer Virtual Timer CompareValue register"

#define AARCH64_CNTVOFF_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1110, 0b0000, 0b011)
#define AARCH64_CNTVOFF_EL2_NAME		"CNTVOFF_EL2"
#define AARCH64_CNTVOFF_EL2_DESC		"Counter-timer Virtual Offset register"

#define AARCH64_CNTV_TVAL_EL02		__AARCH64_SYS_REG(0b11, 0b101, 0b1110, 0b0011, 0b000)
#define AARCH64_CNTV_TVAL_EL02_NAME		"CNTV_TVAL_EL02"
#define AARCH64_CNTV_TVAL_EL02_DESC		"Counter-timer Virtual Timer TimerValue register"

#define AARCH64_CONTEXTIDR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1101, 0b0000, 0b001)
#define AARCH64_CONTEXTIDR_EL12_NAME		"CONTEXTIDR_EL12"
#define AARCH64_CONTEXTIDR_EL12_DESC		"Context ID Register (EL1)"

#define AARCH64_CONTEXTIDR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b0000, 0b001)
#define AARCH64_CONTEXTIDR_EL2_NAME		"CONTEXTIDR_EL2"
#define AARCH64_CONTEXTIDR_EL2_DESC		"Context ID Register (EL2)"

#define AARCH64_CPACR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0001, 0b0000, 0b010)
#define AARCH64_CPACR_EL12_NAME			"CPACR_EL12"
#define AARCH64_CPACR_EL12_DESC			"Architectural Feature Access Control Register"

#define AARCH64_CPTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b010)
#define AARCH64_CPTR_EL2_NAME			"CPTR_EL2"
#define AARCH64_CPTR_EL2_DESC			"Architectural Feature Trap Register (EL2)"

#define AARCH64_CPTR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0001, 0b010)
#define AARCH64_CPTR_EL3_NAME			"CPTR_EL3"
#define AARCH64_CPTR_EL3_DESC			"Architectural Feature Trap Register (EL3)"

#define AARCH64_CSSELR_EL1		__AARCH64_SYS_REG(0b11, 0b010, 0b0000, 0b0000, 0b000)
#define AARCH64_CSSELR_EL1_NAME			"CSSELR_EL1"
#define AARCH64_CSSELR_EL1_DESC			"Cache Size Selection Register"

#define AARCH64_CTR_EL0			__AARCH64_SYS_REG(0b11, 0b011, 0b0000, 0b0000, 0b001)
#define AARCH64_CTR_EL0_NAME			"CTR_EL0"
#define AARCH64_CTR_EL0_DESC			"Cache Type Register"

#define AARCH64_CurrentEL		__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0010, 0b010)
#define AARCH64_CurrentEL_NAME			"CurrentEL"
#define AARCH64_CurrentEL_DESC			"Current Exception Level"

#define AARCH64_DACR32_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0000, 0b000)
#define AARCH64_DACR32_EL2_NAME			"DACR32_EL2"
#define AARCH64_DACR32_EL2_DESC			"Domain Access Control Register"

#define AARCH64_DAIF			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0010, 0b001)
#define AARCH64_DAIF_NAME			"DAIF"
#define AARCH64_DAIF_DESC			"Interrupt Mask Bits"

#define AARCH64_DBGAUTHSTATUS_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b0111, 0b1110, 0b110)
#define AARCH64_DBGAUTHSTATUS_EL1_NAME		"DBGAUTHSTATUS_EL1"
#define AARCH64_DBGAUTHSTATUS_EL1_DESC		"Debug Authentication Status register"

#define AARCH64_DBGBCR_0_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0000, 0b101)
#define AARCH64_DBGBCR_0_EL1_NAME		"DBGBCR_0_EL1"
#define AARCH64_DBGBCR_0_EL1_DESC		"Debug Breakpoint Control Registers - 0"
#define AARCH64_DBGBCR_1_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0001, 0b101)
#define AARCH64_DBGBCR_1_EL1_NAME		"DBGBCR_1_EL1"
#define AARCH64_DBGBCR_1_EL1_DESC		"Debug Breakpoint Control Registers - 1"
#define AARCH64_DBGBCR_2_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0010, 0b101)
#define AARCH64_DBGBCR_2_EL1_NAME		"DBGBCR_2_EL1"
#define AARCH64_DBGBCR_2_EL1_DESC		"Debug Breakpoint Control Registers - 2"
#define AARCH64_DBGBCR_3_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0011, 0b101)
#define AARCH64_DBGBCR_3_EL1_NAME		"DBGBCR_3_EL1"
#define AARCH64_DBGBCR_3_EL1_DESC		"Debug Breakpoint Control Registers - 3"
#define AARCH64_DBGBCR_4_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0100, 0b101)
#define AARCH64_DBGBCR_4_EL1_NAME		"DBGBCR_4_EL1"
#define AARCH64_DBGBCR_4_EL1_DESC		"Debug Breakpoint Control Registers - 4"
#define AARCH64_DBGBCR_5_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0101, 0b101)
#define AARCH64_DBGBCR_5_EL1_NAME		"DBGBCR_5_EL1"
#define AARCH64_DBGBCR_5_EL1_DESC		"Debug Breakpoint Control Registers - 5"
#define AARCH64_DBGBCR_6_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0110, 0b101)
#define AARCH64_DBGBCR_6_EL1_NAME		"DBGBCR_6_EL1"
#define AARCH64_DBGBCR_6_EL1_DESC		"Debug Breakpoint Control Registers - 6"
#define AARCH64_DBGBCR_7_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0111, 0b101)
#define AARCH64_DBGBCR_7_EL1_NAME		"DBGBCR_7_EL1"
#define AARCH64_DBGBCR_7_EL1_DESC		"Debug Breakpoint Control Registers - 7"
#define AARCH64_DBGBCR_8_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1000, 0b101)
#define AARCH64_DBGBCR_8_EL1_NAME		"DBGBCR_8_EL1"
#define AARCH64_DBGBCR_8_EL1_DESC		"Debug Breakpoint Control Registers - 8"
#define AARCH64_DBGBCR_9_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1001, 0b101)
#define AARCH64_DBGBCR_9_EL1_NAME		"DBGBCR_9_EL1"
#define AARCH64_DBGBCR_9_EL1_DESC		"Debug Breakpoint Control Registers - 9"
#define AARCH64_DBGBCR_10_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1010, 0b101)
#define AARCH64_DBGBCR_10_EL1_NAME		"DBGBCR_10_EL1"
#define AARCH64_DBGBCR_10_EL1_DESC		"Debug Breakpoint Control Registers - 10"
#define AARCH64_DBGBCR_11_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1011, 0b101)
#define AARCH64_DBGBCR_11_EL1_NAME		"DBGBCR_11_EL1"
#define AARCH64_DBGBCR_11_EL1_DESC		"Debug Breakpoint Control Registers - 11"
#define AARCH64_DBGBCR_12_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1100, 0b101)
#define AARCH64_DBGBCR_12_EL1_NAME		"DBGBCR_12_EL1"
#define AARCH64_DBGBCR_12_EL1_DESC		"Debug Breakpoint Control Registers - 12"
#define AARCH64_DBGBCR_13_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1101, 0b101)
#define AARCH64_DBGBCR_13_EL1_NAME		"DBGBCR_13_EL1"
#define AARCH64_DBGBCR_13_EL1_DESC		"Debug Breakpoint Control Registers - 13"
#define AARCH64_DBGBCR_14_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1110, 0b101)
#define AARCH64_DBGBCR_14_EL1_NAME		"DBGBCR_14_EL1"
#define AARCH64_DBGBCR_14_EL1_DESC		"Debug Breakpoint Control Registers - 14"
#define AARCH64_DBGBCR_15_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1111, 0b101)
#define AARCH64_DBGBCR_15_EL1_NAME		"DBGBCR_15_EL1"
#define AARCH64_DBGBCR_15_EL1_DESC		"Debug Breakpoint Control Registers - 15"

#define AARCH64_DBGBVR_0_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0000, 0b100)
#define AARCH64_DBGBVR_0_EL1_NAME		"DBGBVR_0_EL1"
#define AARCH64_DBGBVR_0_EL1_DESC		"Debug Breakpoint Value Registers - 0"
#define AARCH64_DBGBVR_1_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0001, 0b100)
#define AARCH64_DBGBVR_1_EL1_NAME		"DBGBVR_1_EL1"
#define AARCH64_DBGBVR_1_EL1_DESC		"Debug Breakpoint Value Registers - 1"
#define AARCH64_DBGBVR_2_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0010, 0b100)
#define AARCH64_DBGBVR_2_EL1_NAME		"DBGBVR_2_EL1"
#define AARCH64_DBGBVR_2_EL1_DESC		"Debug Breakpoint Value Registers - 2"
#define AARCH64_DBGBVR_3_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0011, 0b100)
#define AARCH64_DBGBVR_3_EL1_NAME		"DBGBVR_3_EL1"
#define AARCH64_DBGBVR_3_EL1_DESC		"Debug Breakpoint Value Registers - 3"
#define AARCH64_DBGBVR_4_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0100, 0b100)
#define AARCH64_DBGBVR_4_EL1_NAME		"DBGBVR_4_EL1"
#define AARCH64_DBGBVR_4_EL1_DESC		"Debug Breakpoint Value Registers - 4"
#define AARCH64_DBGBVR_5_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0101, 0b100)
#define AARCH64_DBGBVR_5_EL1_NAME		"DBGBVR_5_EL1"
#define AARCH64_DBGBVR_5_EL1_DESC		"Debug Breakpoint Value Registers - 5"
#define AARCH64_DBGBVR_6_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0110, 0b100)
#define AARCH64_DBGBVR_6_EL1_NAME		"DBGBVR_6_EL1"
#define AARCH64_DBGBVR_6_EL1_DESC		"Debug Breakpoint Value Registers - 6"
#define AARCH64_DBGBVR_7_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0111, 0b100)
#define AARCH64_DBGBVR_7_EL1_NAME		"DBGBVR_7_EL1"
#define AARCH64_DBGBVR_7_EL1_DESC		"Debug Breakpoint Value Registers - 7"
#define AARCH64_DBGBVR_8_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1000, 0b100)
#define AARCH64_DBGBVR_8_EL1_NAME		"DBGBVR_8_EL1"
#define AARCH64_DBGBVR_8_EL1_DESC		"Debug Breakpoint Value Registers - 8"
#define AARCH64_DBGBVR_9_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1001, 0b100)
#define AARCH64_DBGBVR_9_EL1_NAME		"DBGBVR_9_EL1"
#define AARCH64_DBGBVR_9_EL1_DESC		"Debug Breakpoint Value Registers - 9"
#define AARCH64_DBGBVR_10_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1010, 0b100)
#define AARCH64_DBGBVR_10_EL1_NAME		"DBGBVR_10_EL1"
#define AARCH64_DBGBVR_10_EL1_DESC		"Debug Breakpoint Value Registers - 10"
#define AARCH64_DBGBVR_11_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1011, 0b100)
#define AARCH64_DBGBVR_11_EL1_NAME		"DBGBVR_11_EL1"
#define AARCH64_DBGBVR_11_EL1_DESC		"Debug Breakpoint Value Registers - 11"
#define AARCH64_DBGBVR_12_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1100, 0b100)
#define AARCH64_DBGBVR_12_EL1_NAME		"DBGBVR_12_EL1"
#define AARCH64_DBGBVR_12_EL1_DESC		"Debug Breakpoint Value Registers - 12"
#define AARCH64_DBGBVR_13_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1101, 0b100)
#define AARCH64_DBGBVR_13_EL1_NAME		"DBGBVR_13_EL1"
#define AARCH64_DBGBVR_13_EL1_DESC		"Debug Breakpoint Value Registers - 13"
#define AARCH64_DBGBVR_14_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1110, 0b100)
#define AARCH64_DBGBVR_14_EL1_NAME		"DBGBVR_14_EL1"
#define AARCH64_DBGBVR_14_EL1_DESC		"Debug Breakpoint Value Registers - 14"
#define AARCH64_DBGBVR_15_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1111, 0b100)
#define AARCH64_DBGBVR_15_EL1_NAME		"DBGBVR_15_EL1"
#define AARCH64_DBGBVR_15_EL1_DESC		"Debug Breakpoint Value Registers - 15"

#define AARCH64_DBGCLAIMCLR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0111, 0b1001, 0b110)
#define AARCH64_DBGCLAIMCLR_EL1_NAME		"DBGCLAIMCLR_EL1"
#define AARCH64_DBGCLAIMCLR_EL1_DESC		"Debug CLAIM Tag Clear register"

#define AARCH64_DBGCLAIMSET_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0111, 0b1000, 0b110)
#define AARCH64_DBGCLAIMSET_EL1_NAME		"DBGCLAIMSET_EL1"
#define AARCH64_DBGCLAIMSET_EL1_DESC		"Debug CLAIM Tag Set register"

#define AARCH64_DBGDTR_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b0000, 0b0100, 0b000)
#define AARCH64_DBGDTR_EL0_NAME			"DBGDTR_EL0"
#define AARCH64_DBGDTR_EL0_DESC			"Debug Data Transfer Register, half-duplex"

#define AARCH64_DBGDTRRX_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b0000, 0b0101, 0b000)
#define AARCH64_DBGDTRRX_EL0_NAME		"DBGDTRRX_EL0"
#define AARCH64_DBGDTRRX_EL0_DESC		"Debug Data Transfer Register, Receive"

#define AARCH64_DBGPRCR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0001, 0b0100, 0b100)
#define AARCH64_DBGPRCR_EL1_NAME		"DBGPRCR_EL1"
#define AARCH64_DBGPRCR_EL1_DESC		"Debug Power Control Register"

#define AARCH64_DBGVCR32_EL2		__AARCH64_SYS_REG(0b10, 0b100, 0b0000, 0b0111, 0b000)
#define AARCH64_DBGVCR32_EL2_NAME		"DBGVCR32_EL2"
#define AARCH64_DBGVCR32_EL2_DESC		"Debug Vector Catch Register"

#define AARCH64_DBGWCR_0_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0000, 0b111)
#define AARCH64_DBGWCR_0_EL1_NAME		"DBGWCR_0_EL1"
#define AARCH64_DBGWCR_0_EL1_DESC		"Debug Watchpoint Control Registers - 0"
#define AARCH64_DBGWCR_1_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0001, 0b111)
#define AARCH64_DBGWCR_1_EL1_NAME		"DBGWCR_1_EL1"
#define AARCH64_DBGWCR_1_EL1_DESC		"Debug Watchpoint Control Registers - 1"
#define AARCH64_DBGWCR_2_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0010, 0b111)
#define AARCH64_DBGWCR_2_EL1_NAME		"DBGWCR_2_EL1"
#define AARCH64_DBGWCR_2_EL1_DESC		"Debug Watchpoint Control Registers - 2"
#define AARCH64_DBGWCR_3_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0011, 0b111)
#define AARCH64_DBGWCR_3_EL1_NAME		"DBGWCR_3_EL1"
#define AARCH64_DBGWCR_3_EL1_DESC		"Debug Watchpoint Control Registers - 3"
#define AARCH64_DBGWCR_4_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0100, 0b111)
#define AARCH64_DBGWCR_4_EL1_NAME		"DBGWCR_4_EL1"
#define AARCH64_DBGWCR_4_EL1_DESC		"Debug Watchpoint Control Registers - 4"
#define AARCH64_DBGWCR_5_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0101, 0b111)
#define AARCH64_DBGWCR_5_EL1_NAME		"DBGWCR_5_EL1"
#define AARCH64_DBGWCR_5_EL1_DESC		"Debug Watchpoint Control Registers - 5"
#define AARCH64_DBGWCR_6_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0110, 0b111)
#define AARCH64_DBGWCR_6_EL1_NAME		"DBGWCR_6_EL1"
#define AARCH64_DBGWCR_6_EL1_DESC		"Debug Watchpoint Control Registers - 6"
#define AARCH64_DBGWCR_7_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0111, 0b111)
#define AARCH64_DBGWCR_7_EL1_NAME		"DBGWCR_7_EL1"
#define AARCH64_DBGWCR_7_EL1_DESC		"Debug Watchpoint Control Registers - 7"
#define AARCH64_DBGWCR_8_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1000, 0b111)
#define AARCH64_DBGWCR_8_EL1_NAME		"DBGWCR_8_EL1"
#define AARCH64_DBGWCR_8_EL1_DESC		"Debug Watchpoint Control Registers - 8"
#define AARCH64_DBGWCR_9_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1001, 0b111)
#define AARCH64_DBGWCR_9_EL1_NAME		"DBGWCR_9_EL1"
#define AARCH64_DBGWCR_9_EL1_DESC		"Debug Watchpoint Control Registers - 9"
#define AARCH64_DBGWCR_10_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1010, 0b111)
#define AARCH64_DBGWCR_10_EL1_NAME		"DBGWCR_10_EL1"
#define AARCH64_DBGWCR_10_EL1_DESC		"Debug Watchpoint Control Registers - 10"
#define AARCH64_DBGWCR_11_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1011, 0b111)
#define AARCH64_DBGWCR_11_EL1_NAME		"DBGWCR_11_EL1"
#define AARCH64_DBGWCR_11_EL1_DESC		"Debug Watchpoint Control Registers - 11"
#define AARCH64_DBGWCR_12_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1100, 0b111)
#define AARCH64_DBGWCR_12_EL1_NAME		"DBGWCR_12_EL1"
#define AARCH64_DBGWCR_12_EL1_DESC		"Debug Watchpoint Control Registers - 12"
#define AARCH64_DBGWCR_13_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1101, 0b111)
#define AARCH64_DBGWCR_13_EL1_NAME		"DBGWCR_13_EL1"
#define AARCH64_DBGWCR_13_EL1_DESC		"Debug Watchpoint Control Registers - 13"
#define AARCH64_DBGWCR_14_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1110, 0b111)
#define AARCH64_DBGWCR_14_EL1_NAME		"DBGWCR_14_EL1"
#define AARCH64_DBGWCR_14_EL1_DESC		"Debug Watchpoint Control Registers - 14"
#define AARCH64_DBGWCR_15_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1111, 0b111)
#define AARCH64_DBGWCR_15_EL1_NAME		"DBGWCR_15_EL1"
#define AARCH64_DBGWCR_15_EL1_DESC		"Debug Watchpoint Control Registers - 15"

#define AARCH64_DBGWVR_0_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0000, 0b110)
#define AARCH64_DBGWVR_0_EL1_NAME		"DBGWVR_0_EL1"
#define AARCH64_DBGWVR_0_EL1_DESC		"Debug Watchpoint Value Registers - 0"
#define AARCH64_DBGWVR_1_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0001, 0b110)
#define AARCH64_DBGWVR_1_EL1_NAME		"DBGWVR_1_EL1"
#define AARCH64_DBGWVR_1_EL1_DESC		"Debug Watchpoint Value Registers - 1"
#define AARCH64_DBGWVR_2_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0010, 0b110)
#define AARCH64_DBGWVR_2_EL1_NAME		"DBGWVR_2_EL1"
#define AARCH64_DBGWVR_2_EL1_DESC		"Debug Watchpoint Value Registers - 2"
#define AARCH64_DBGWVR_3_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0011, 0b110)
#define AARCH64_DBGWVR_3_EL1_NAME		"DBGWVR_3_EL1"
#define AARCH64_DBGWVR_3_EL1_DESC		"Debug Watchpoint Value Registers - 3"
#define AARCH64_DBGWVR_4_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0100, 0b110)
#define AARCH64_DBGWVR_4_EL1_NAME		"DBGWVR_4_EL1"
#define AARCH64_DBGWVR_4_EL1_DESC		"Debug Watchpoint Value Registers - 4"
#define AARCH64_DBGWVR_5_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0101, 0b110)
#define AARCH64_DBGWVR_5_EL1_NAME		"DBGWVR_5_EL1"
#define AARCH64_DBGWVR_5_EL1_DESC		"Debug Watchpoint Value Registers - 5"
#define AARCH64_DBGWVR_6_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0110, 0b110)
#define AARCH64_DBGWVR_6_EL1_NAME		"DBGWVR_6_EL1"
#define AARCH64_DBGWVR_6_EL1_DESC		"Debug Watchpoint Value Registers - 6"
#define AARCH64_DBGWVR_7_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0111, 0b110)
#define AARCH64_DBGWVR_7_EL1_NAME		"DBGWVR_7_EL1"
#define AARCH64_DBGWVR_7_EL1_DESC		"Debug Watchpoint Value Registers - 7"
#define AARCH64_DBGWVR_8_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1000, 0b110)
#define AARCH64_DBGWVR_8_EL1_NAME		"DBGWVR_8_EL1"
#define AARCH64_DBGWVR_8_EL1_DESC		"Debug Watchpoint Value Registers - 8"
#define AARCH64_DBGWVR_9_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1001, 0b110)
#define AARCH64_DBGWVR_9_EL1_NAME		"DBGWVR_9_EL1"
#define AARCH64_DBGWVR_9_EL1_DESC		"Debug Watchpoint Value Registers - 9"
#define AARCH64_DBGWVR_10_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1010, 0b110)
#define AARCH64_DBGWVR_10_EL1_NAME		"DBGWVR_10_EL1"
#define AARCH64_DBGWVR_10_EL1_DESC		"Debug Watchpoint Value Registers - 10"
#define AARCH64_DBGWVR_11_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1011, 0b110)
#define AARCH64_DBGWVR_11_EL1_NAME		"DBGWVR_11_EL1"
#define AARCH64_DBGWVR_11_EL1_DESC		"Debug Watchpoint Value Registers - 11"
#define AARCH64_DBGWVR_12_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1100, 0b110)
#define AARCH64_DBGWVR_12_EL1_NAME		"DBGWVR_12_EL1"
#define AARCH64_DBGWVR_12_EL1_DESC		"Debug Watchpoint Value Registers - 12"
#define AARCH64_DBGWVR_13_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1101, 0b110)
#define AARCH64_DBGWVR_13_EL1_NAME		"DBGWVR_13_EL1"
#define AARCH64_DBGWVR_13_EL1_DESC		"Debug Watchpoint Value Registers - 13"
#define AARCH64_DBGWVR_14_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1110, 0b110)
#define AARCH64_DBGWVR_14_EL1_NAME		"DBGWVR_14_EL1"
#define AARCH64_DBGWVR_14_EL1_DESC		"Debug Watchpoint Value Registers - 14"
#define AARCH64_DBGWVR_15_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b1111, 0b110)
#define AARCH64_DBGWVR_15_EL1_NAME		"DBGWVR_15_EL1"
#define AARCH64_DBGWVR_15_EL1_DESC		"Debug Watchpoint Value Registers - 15"

#define AARCH64_DCZID_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b0000, 0b0000, 0b111)
#define AARCH64_DCZID_EL0_NAME			"DCZID_EL0"
#define AARCH64_DCZID_EL0_DESC			"Data Cache Zero ID register"

#define AARCH64_DISR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b0001, 0b001)
#define AARCH64_DISR_EL1_NAME			"DISR_EL1"
#define AARCH64_DISR_EL1_DESC			"Deferred Interrupt Status Register"

#define AARCH64_DIT			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0010, 0b101)
#define AARCH64_DIT_NAME			"DIT"
#define AARCH64_DIT_DESC			"Data Independent Timing"

#define AARCH64_DLR_EL0			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0101, 0b001)
#define AARCH64_DLR_EL0_NAME			"DLR_EL0"
#define AARCH64_DLR_EL0_DESC			"Debug Link Register"

#define AARCH64_DSPSR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0101, 0b000)
#define AARCH64_DSPSR_EL0_NAME			"DSPSR_EL0"
#define AARCH64_DSPSR_EL0_DESC			"Debug Saved Program Status Register"

#define AARCH64_ELR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0000, 0b001)
#define AARCH64_ELR_EL1_NAME			"ELR_EL1"
#define AARCH64_ELR_EL1_DESC			"Exception Link Register (EL1)"

#define AARCH64_ELR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0100, 0b0000, 0b001)
#define AARCH64_ELR_EL12_NAME			"ELR_EL12"
#define AARCH64_ELR_EL12_DESC			"Exception Link Register (EL1)"

#define AARCH64_ELR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b0100, 0b0000, 0b001)
#define AARCH64_ELR_EL2_NAME			"ELR_EL2"
#define AARCH64_ELR_EL2_DESC			"Exception Link Register (EL2)"

#define AARCH64_ELR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b0100, 0b0000, 0b001)
#define AARCH64_ELR_EL3_NAME			"ELR_EL3"
#define AARCH64_ELR_EL3_DESC			"Exception Link Register (EL3)"

#define AARCH64_ERRIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0011, 0b000)
#define AARCH64_ERRIDR_EL1_NAME			"ERRIDR_EL1"
#define AARCH64_ERRIDR_EL1_DESC			"Error Record ID Register"

#define AARCH64_ERRSELR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0011, 0b001)
#define AARCH64_ERRSELR_EL1_NAME		"ERRSELR_EL1"
#define AARCH64_ERRSELR_EL1_DESC		"Error Record Select Register"

#define AARCH64_ERXADDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0100, 0b011)
#define AARCH64_ERXADDR_EL1_NAME		"ERXADDR_EL1"
#define AARCH64_ERXADDR_EL1_DESC		"Selected Error Record Address Register"

#define AARCH64_ERXCTLR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0100, 0b001)
#define AARCH64_ERXCTLR_EL1_NAME		"ERXCTLR_EL1"
#define AARCH64_ERXCTLR_EL1_DESC		"Selected Error Record Control Register"

#define AARCH64_ERXFR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0100, 0b000)
#define AARCH64_ERXFR_EL1_NAME			"ERXFR_EL1"
#define AARCH64_ERXFR_EL1_DESC			"Selected Error Record Feature Register"

#define AARCH64_ERXGSR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0011, 0b010)
#define AARCH64_ERXGSR_EL1_NAME			"ERXGSR_EL1"
#define AARCH64_ERXGSR_EL1_DESC			"Selected Error Record Group Status Register"

#define AARCH64_ERXMISC0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0101, 0b000)
#define AARCH64_ERXMISC0_EL1_NAME		"ERXMISC0_EL1"
#define AARCH64_ERXMISC0_EL1_DESC		"Selected Error Record Miscellaneous Register 0"

#define AARCH64_ERXMISC1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0101, 0b001)
#define AARCH64_ERXMISC1_EL1_NAME		"ERXMISC1_EL1"
#define AARCH64_ERXMISC1_EL1_DESC		"Selected Error Record Miscellaneous Register 1"

#define AARCH64_ERXMISC2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0101, 0b010)
#define AARCH64_ERXMISC2_EL1_NAME		"ERXMISC2_EL1"
#define AARCH64_ERXMISC2_EL1_DESC		"Selected Error Record Miscellaneous Register 2"

#define AARCH64_ERXMISC3_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0101, 0b011)
#define AARCH64_ERXMISC3_EL1_NAME		"ERXMISC3_EL1"
#define AARCH64_ERXMISC3_EL1_DESC		"Selected Error Record Miscellaneous Register 3"

#define AARCH64_ERXPFGCDN_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0100, 0b110)
#define AARCH64_ERXPFGCDN_EL1_NAME		"ERXPFGCDN_EL1"
#define AARCH64_ERXPFGCDN_EL1_DESC		"Selected Pseudo-fault Generation Countdown register"

#define AARCH64_ERXPFGCTL_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0100, 0b101)
#define AARCH64_ERXPFGCTL_EL1_NAME		"ERXPFGCTL_EL1"
#define AARCH64_ERXPFGCTL_EL1_DESC		"Selected Pseudo-fault Generation Control register"

#define AARCH64_ERXPFGF_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0100, 0b100)
#define AARCH64_ERXPFGF_EL1_NAME		"ERXPFGF_EL1"
#define AARCH64_ERXPFGF_EL1_DESC		"Selected Pseudo-fault Generation Feature register"

#define AARCH64_ERXSTATUS_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0100, 0b010)
#define AARCH64_ERXSTATUS_EL1_NAME		"ERXSTATUS_EL1"
#define AARCH64_ERXSTATUS_EL1_DESC		"Selected Error Record Primary Status Register"

#define AARCH64_ESR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0010, 0b000)
#define AARCH64_ESR_EL1_NAME			"ESR_EL1"
#define AARCH64_ESR_EL1_DESC			"Exception Syndrome Register (EL1)"

#define AARCH64_ESR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0101, 0b0010, 0b000)
#define AARCH64_ESR_EL12_NAME			"ESR_EL12"
#define AARCH64_ESR_EL12_DESC			"Exception Syndrome Register (EL1)"

#define AARCH64_ESR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b0101, 0b0010, 0b000)
#define AARCH64_ESR_EL2_NAME			"ESR_EL2"
#define AARCH64_ESR_EL2_DESC			"Exception Syndrome Register (EL2)"

#define AARCH64_ESR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b0101, 0b0010, 0b000)
#define AARCH64_ESR_EL3_NAME			"ESR_EL3"
#define AARCH64_ESR_EL3_DESC			"Exception Syndrome Register (EL3)"

#define AARCH64_FAR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b0110, 0b0000, 0b000)
#define AARCH64_FAR_EL1_NAME			"FAR_EL1"
#define AARCH64_FAR_EL1_DESC			"Fault Address Register (EL1)"

#define AARCH64_FAR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0110, 0b0000, 0b000)
#define AARCH64_FAR_EL12_NAME			"FAR_EL12"
#define AARCH64_FAR_EL12_DESC			"Fault Address Register (EL1)"

#define AARCH64_FAR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b0110, 0b0000, 0b000)
#define AARCH64_FAR_EL2_NAME			"FAR_EL2"
#define AARCH64_FAR_EL2_DESC			"Fault Address Register (EL2)"

#define AARCH64_FAR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b0110, 0b0000, 0b000)
#define AARCH64_FAR_EL3_NAME			"FAR_EL3"
#define AARCH64_FAR_EL3_DESC			"Fault Address Register (EL3)"

#define AARCH64_FPCR			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0100, 0b000)
#define AARCH64_FPCR_NAME			"FPCR"
#define AARCH64_FPCR_DESC			"Floating-point Control Register"

#define AARCH64_FPEXC32_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0101, 0b0011, 0b000)
#define AARCH64_FPEXC32_EL2_NAME		"FPEXC32_EL2"
#define AARCH64_FPEXC32_EL2_DESC		"Floating-Point Exception Control register"

#define AARCH64_FPSR			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0100, 0b001)
#define AARCH64_FPSR_NAME			"FPSR"
#define AARCH64_FPSR_DESC			"Floating-point Status Register"

#define AARCH64_GCR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0000, 0b110)
#define AARCH64_GCR_EL1_NAME			"GCR_EL1"
#define AARCH64_GCR_EL1_DESC			"Tag Control Register."

#define AARCH64_GCSCRE0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0101, 0b010)
#define AARCH64_GCSCRE0_EL1_NAME		"GCSCRE0_EL1"
#define AARCH64_GCSCRE0_EL1_DESC		"Guarded Control Stack Control (EL0)"

#define AARCH64_GCSCR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0101, 0b000)
#define AARCH64_GCSCR_EL1_NAME			"GCSCR_EL1"
#define AARCH64_GCSCR_EL1_DESC			"Guarded Control Stack Control (EL1)"

#define AARCH64_GCSCR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0010, 0b0101, 0b000)
#define AARCH64_GCSCR_EL12_NAME			"GCSCR_EL12"
#define AARCH64_GCSCR_EL12_DESC			"Guarded Control Stack Control (EL1)"

#define AARCH64_GCSCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0101, 0b000)
#define AARCH64_GCSCR_EL2_NAME			"GCSCR_EL2"
#define AARCH64_GCSCR_EL2_DESC			"Guarded Control Stack Control (EL2)"

#define AARCH64_GCSCR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0010, 0b0101, 0b000)
#define AARCH64_GCSCR_EL3_NAME			"GCSCR_EL3"
#define AARCH64_GCSCR_EL3_DESC			"Guarded Control Stack Control (EL3)"

#define AARCH64_GCSPR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b0010, 0b0101, 0b001)
#define AARCH64_GCSPR_EL0_NAME			"GCSPR_EL0"
#define AARCH64_GCSPR_EL0_DESC			"Guarded Control Stack Pointer (EL0)"

#define AARCH64_GCSPR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0101, 0b001)
#define AARCH64_GCSPR_EL1_NAME			"GCSPR_EL1"
#define AARCH64_GCSPR_EL1_DESC			"Guarded Control Stack Pointer (EL1)"

#define AARCH64_GCSPR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0010, 0b0101, 0b001)
#define AARCH64_GCSPR_EL12_NAME			"GCSPR_EL12"
#define AARCH64_GCSPR_EL12_DESC			"Guarded Control Stack Pointer (EL1)"

#define AARCH64_GCSPR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0101, 0b001)
#define AARCH64_GCSPR_EL2_NAME			"GCSPR_EL2"
#define AARCH64_GCSPR_EL2_DESC			"Guarded Control Stack Pointer (EL2)"

#define AARCH64_GCSPR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0010, 0b0101, 0b001)
#define AARCH64_GCSPR_EL3_NAME			"GCSPR_EL3"
#define AARCH64_GCSPR_EL3_DESC			"Guarded Control Stack Pointer (EL3)"

#define AARCH64_GMID_EL1		__AARCH64_SYS_REG(0b11, 0b001, 0b0000, 0b0000, 0b100)
#define AARCH64_GMID_EL1_NAME			"GMID_EL1"
#define AARCH64_GMID_EL1_DESC			"Multiple tag transfer ID register"

#define AARCH64_GPCCR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0010, 0b0001, 0b110)
#define AARCH64_GPCCR_EL3_NAME			"GPCCR_EL3"
#define AARCH64_GPCCR_EL3_DESC			"Granule Protection Check Control Register (EL3)"

#define AARCH64_GPTBR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0010, 0b0001, 0b100)
#define AARCH64_GPTBR_EL3_NAME			"GPTBR_EL3"
#define AARCH64_GPTBR_EL3_DESC			"Granule Protection Table Base Register"

#define AARCH64_HACR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b111)
#define AARCH64_HACR_EL2_NAME			"HACR_EL2"
#define AARCH64_HACR_EL2_DESC			"Hypervisor Auxiliary Control Register"

#define AARCH64_HAFGRTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b110)
#define AARCH64_HAFGRTR_EL2_NAME		"HAFGRTR_EL2"
#define AARCH64_HAFGRTR_EL2_DESC		"Hypervisor Activity Monitors Fine-Grained Read Trap Register"

#define AARCH64_HCR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b000)
#define AARCH64_HCR_EL2_NAME			"HCR_EL2"
#define AARCH64_HCR_EL2_DESC			"Hypervisor Configuration Register"

#define AARCH64_HCRX_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0010, 0b010)
#define AARCH64_HCRX_EL2_NAME			"HCRX_EL2"
#define AARCH64_HCRX_EL2_DESC			"Extended Hypervisor Configuration Register"

#define AARCH64_HDFGRTR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b000)
#define AARCH64_HDFGRTR2_EL2_NAME		"HDFGRTR2_EL2"
#define AARCH64_HDFGRTR2_EL2_DESC		"Hypervisor Debug Fine-Grained Read Trap Register 2"

#define AARCH64_HDFGRTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b100)
#define AARCH64_HDFGRTR_EL2_NAME		"HDFGRTR_EL2"
#define AARCH64_HDFGRTR_EL2_DESC		"Hypervisor Debug Fine-Grained Read Trap Register"

#define AARCH64_HDFGWTR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b001)
#define AARCH64_HDFGWTR2_EL2_NAME		"HDFGWTR2_EL2"
#define AARCH64_HDFGWTR2_EL2_DESC		"Hypervisor Debug Fine-Grained Write Trap Register 2"

#define AARCH64_HDFGWTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b101)
#define AARCH64_HDFGWTR_EL2_NAME		"HDFGWTR_EL2"
#define AARCH64_HDFGWTR_EL2_DESC		"Hypervisor Debug Fine-Grained Write Trap Register"

#define AARCH64_HFGITR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b111)
#define AARCH64_HFGITR2_EL2_NAME		"HFGITR2_EL2"
#define AARCH64_HFGITR2_EL2_DESC		"Hypervisor Fine-Grained Instruction Trap Register 2"

#define AARCH64_HFGITR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b110)
#define AARCH64_HFGITR_EL2_NAME			"HFGITR_EL2"
#define AARCH64_HFGITR_EL2_DESC			"Hypervisor Fine-Grained Instruction Trap Register"

#define AARCH64_HFGRTR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b010)
#define AARCH64_HFGRTR2_EL2_NAME		"HFGRTR2_EL2"
#define AARCH64_HFGRTR2_EL2_DESC		"Hypervisor Fine-Grained Read Trap Register 2"

#define AARCH64_HFGRTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b100)
#define AARCH64_HFGRTR_EL2_NAME			"HFGRTR_EL2"
#define AARCH64_HFGRTR_EL2_DESC			"Hypervisor Fine-Grained Read Trap Register"

#define AARCH64_HFGWTR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0011, 0b0001, 0b011)
#define AARCH64_HFGWTR2_EL2_NAME		"HFGWTR2_EL2"
#define AARCH64_HFGWTR2_EL2_DESC		"Hypervisor Fine-Grained Write Trap Register 2"

#define AARCH64_HFGWTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b101)
#define AARCH64_HFGWTR_EL2_NAME			"HFGWTR_EL2"
#define AARCH64_HFGWTR_EL2_DESC			"Hypervisor Fine-Grained Write Trap Register"

#define AARCH64_HPFAR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0110, 0b0000, 0b100)
#define AARCH64_HPFAR_EL2_NAME			"HPFAR_EL2"
#define AARCH64_HPFAR_EL2_DESC			"Hypervisor IPA Fault Address Register"

#define AARCH64_HSTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b011)
#define AARCH64_HSTR_EL2_NAME			"HSTR_EL2"
#define AARCH64_HSTR_EL2_DESC			"Hypervisor System Trap Register"

#define AARCH64_ICC_AP0R_0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b100)
#define AARCH64_ICC_AP0R_0_EL1_NAME		"ICC_AP0R_0_EL1"
#define AARCH64_ICC_AP0R_0_EL1_DESC		"Interrupt Controller Active Priorities Group 0 Registers - 0"
#define AARCH64_ICC_AP0R_1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b101)
#define AARCH64_ICC_AP0R_1_EL1_NAME		"ICC_AP0R_1_EL1"
#define AARCH64_ICC_AP0R_1_EL1_DESC		"Interrupt Controller Active Priorities Group 0 Registers - 1"
#define AARCH64_ICC_AP0R_2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b110)
#define AARCH64_ICC_AP0R_2_EL1_NAME		"ICC_AP0R_2_EL1"
#define AARCH64_ICC_AP0R_2_EL1_DESC		"Interrupt Controller Active Priorities Group 0 Registers - 2"
#define AARCH64_ICC_AP0R_3_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b111)
#define AARCH64_ICC_AP0R_3_EL1_NAME		"ICC_AP0R_3_EL1"
#define AARCH64_ICC_AP0R_3_EL1_DESC		"Interrupt Controller Active Priorities Group 0 Registers - 3"

#define AARCH64_ICC_AP1R_0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b000)
#define AARCH64_ICC_AP1R_0_EL1_NAME		"ICC_AP1R_0_EL1"
#define AARCH64_ICC_AP1R_0_EL1_DESC		"Interrupt Controller Active Priorities Group 1 Registers - 0"
#define AARCH64_ICC_AP1R_1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b001)
#define AARCH64_ICC_AP1R_1_EL1_NAME		"ICC_AP1R_1_EL1"
#define AARCH64_ICC_AP1R_1_EL1_DESC		"Interrupt Controller Active Priorities Group 1 Registers - 1"
#define AARCH64_ICC_AP1R_2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b010)
#define AARCH64_ICC_AP1R_2_EL1_NAME		"ICC_AP1R_2_EL1"
#define AARCH64_ICC_AP1R_2_EL1_DESC		"Interrupt Controller Active Priorities Group 1 Registers - 2"
#define AARCH64_ICC_AP1R_3_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b011)
#define AARCH64_ICC_AP1R_3_EL1_NAME		"ICC_AP1R_3_EL1"
#define AARCH64_ICC_AP1R_3_EL1_DESC		"Interrupt Controller Active Priorities Group 1 Registers - 3"

#define AARCH64_ICC_BPR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b011)
#define AARCH64_ICC_BPR0_EL1_NAME		"ICC_BPR0_EL1"
#define AARCH64_ICC_BPR0_EL1_DESC		"Interrupt Controller Binary Point Register 0"

#define AARCH64_ICC_BPR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1100, 0b011)
#define AARCH64_ICC_BPR1_EL1_NAME		"ICC_BPR1_EL1"
#define AARCH64_ICC_BPR1_EL1_DESC		"Interrupt Controller Binary Point Register 1"

#define AARCH64_ICC_CTLR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1100, 0b100)
#define AARCH64_ICC_CTLR_EL1_NAME		"ICC_CTLR_EL1"
#define AARCH64_ICC_CTLR_EL1_DESC		"Interrupt Controller Control Register (EL1)"

#define AARCH64_ICC_CTLR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1100, 0b1100, 0b100)
#define AARCH64_ICC_CTLR_EL3_NAME		"ICC_CTLR_EL3"
#define AARCH64_ICC_CTLR_EL3_DESC		"Interrupt Controller Control Register (EL3)"

#define AARCH64_ICC_HPPIR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b010)
#define AARCH64_ICC_HPPIR0_EL1_NAME		"ICC_HPPIR0_EL1"
#define AARCH64_ICC_HPPIR0_EL1_DESC		"Interrupt Controller Highest Priority Pending Interrupt Register 0"

#define AARCH64_ICC_HPPIR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1100, 0b010)
#define AARCH64_ICC_HPPIR1_EL1_NAME		"ICC_HPPIR1_EL1"
#define AARCH64_ICC_HPPIR1_EL1_DESC		"Interrupt Controller Highest Priority Pending Interrupt Register 1"

#define AARCH64_ICC_IAR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b000)
#define AARCH64_ICC_IAR0_EL1_NAME		"ICC_IAR0_EL1"
#define AARCH64_ICC_IAR0_EL1_DESC		"Interrupt Controller Interrupt Acknowledge Register 0"

#define AARCH64_ICC_IAR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1100, 0b000)
#define AARCH64_ICC_IAR1_EL1_NAME		"ICC_IAR1_EL1"
#define AARCH64_ICC_IAR1_EL1_DESC		"Interrupt Controller Interrupt Acknowledge Register 1"

#define AARCH64_ICC_IGRPEN0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1100, 0b110)
#define AARCH64_ICC_IGRPEN0_EL1_NAME		"ICC_IGRPEN0_EL1"
#define AARCH64_ICC_IGRPEN0_EL1_DESC		"Interrupt Controller Interrupt Group 0 Enable register"

#define AARCH64_ICC_IGRPEN1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1100, 0b111)
#define AARCH64_ICC_IGRPEN1_EL1_NAME		"ICC_IGRPEN1_EL1"
#define AARCH64_ICC_IGRPEN1_EL1_DESC		"Interrupt Controller Interrupt Group 1 Enable register"

#define AARCH64_ICC_IGRPEN1_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1100, 0b1100, 0b111)
#define AARCH64_ICC_IGRPEN1_EL3_NAME		"ICC_IGRPEN1_EL3"
#define AARCH64_ICC_IGRPEN1_EL3_DESC		"Interrupt Controller Interrupt Group 1 Enable register (EL3)"

#define AARCH64_ICC_NMIAR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b101)
#define AARCH64_ICC_NMIAR1_EL1_NAME		"ICC_NMIAR1_EL1"
#define AARCH64_ICC_NMIAR1_EL1_DESC		"Interrupt Controller Non-maskable Interrupt Acknowledge Register 1"

#define AARCH64_ICC_PMR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0110, 0b000)
#define AARCH64_ICC_PMR_EL1_NAME		"ICC_PMR_EL1"
#define AARCH64_ICC_PMR_EL1_DESC		"Interrupt Controller Interrupt Priority Mask Register"

#define AARCH64_ICC_RPR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1011, 0b011)
#define AARCH64_ICC_RPR_EL1_NAME		"ICC_RPR_EL1"
#define AARCH64_ICC_RPR_EL1_DESC		"Interrupt Controller Running Priority Register"

#define AARCH64_ICC_SRE_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1100, 0b101)
#define AARCH64_ICC_SRE_EL1_NAME		"ICC_SRE_EL1"
#define AARCH64_ICC_SRE_EL1_DESC		"Interrupt Controller System Register Enable register (EL1)"

#define AARCH64_ICC_SRE_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1001, 0b101)
#define AARCH64_ICC_SRE_EL2_NAME		"ICC_SRE_EL2"
#define AARCH64_ICC_SRE_EL2_DESC		"Interrupt Controller System Register Enable register (EL2)"

#define AARCH64_ICC_SRE_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1100, 0b1100, 0b101)
#define AARCH64_ICC_SRE_EL3_NAME		"ICC_SRE_EL3"
#define AARCH64_ICC_SRE_EL3_DESC		"Interrupt Controller System Register Enable register (EL3)"

#define AARCH64_ICH_AP0R_0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1000, 0b000)
#define AARCH64_ICH_AP0R_0_EL2_NAME		"ICH_AP0R_0_EL2"
#define AARCH64_ICH_AP0R_0_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 0 Registers - 0"
#define AARCH64_ICH_AP0R_1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1000, 0b001)
#define AARCH64_ICH_AP0R_1_EL2_NAME		"ICH_AP0R_1_EL2"
#define AARCH64_ICH_AP0R_1_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 0 Registers - 1"
#define AARCH64_ICH_AP0R_2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1000, 0b010)
#define AARCH64_ICH_AP0R_2_EL2_NAME		"ICH_AP0R_2_EL2"
#define AARCH64_ICH_AP0R_2_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 0 Registers - 2"
#define AARCH64_ICH_AP0R_3_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1000, 0b011)
#define AARCH64_ICH_AP0R_3_EL2_NAME		"ICH_AP0R_3_EL2"
#define AARCH64_ICH_AP0R_3_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 0 Registers - 3"

#define AARCH64_ICH_AP1R_0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1001, 0b000)
#define AARCH64_ICH_AP1R_0_EL2_NAME		"ICH_AP1R_0_EL2"
#define AARCH64_ICH_AP1R_0_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 1 Registers - 0"
#define AARCH64_ICH_AP1R_1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1001, 0b001)
#define AARCH64_ICH_AP1R_1_EL2_NAME		"ICH_AP1R_1_EL2"
#define AARCH64_ICH_AP1R_1_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 1 Registers - 1"
#define AARCH64_ICH_AP1R_2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1001, 0b010)
#define AARCH64_ICH_AP1R_2_EL2_NAME		"ICH_AP1R_2_EL2"
#define AARCH64_ICH_AP1R_2_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 1 Registers - 2"
#define AARCH64_ICH_AP1R_3_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1001, 0b011)
#define AARCH64_ICH_AP1R_3_EL2_NAME		"ICH_AP1R_3_EL2"
#define AARCH64_ICH_AP1R_3_EL2_DESC		"Interrupt Controller Hyp Active Priorities Group 1 Registers - 3"

#define AARCH64_ICH_EISR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1011, 0b011)
#define AARCH64_ICH_EISR_EL2_NAME		"ICH_EISR_EL2"
#define AARCH64_ICH_EISR_EL2_DESC		"Interrupt Controller End of Interrupt Status Register"

#define AARCH64_ICH_ELRSR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1011, 0b101)
#define AARCH64_ICH_ELRSR_EL2_NAME		"ICH_ELRSR_EL2"
#define AARCH64_ICH_ELRSR_EL2_DESC		"Interrupt Controller Empty List Register Status Register"

#define AARCH64_ICH_HCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1011, 0b000)
#define AARCH64_ICH_HCR_EL2_NAME		"ICH_HCR_EL2"
#define AARCH64_ICH_HCR_EL2_DESC		"Interrupt Controller Hyp Control Register"

#define AARCH64_ICH_LR_0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b000)
#define AARCH64_ICH_LR_0_EL2_NAME		"ICH_LR_0_EL2"
#define AARCH64_ICH_LR_0_EL2_DESC		"Interrupt Controller List Registers - 0"
#define AARCH64_ICH_LR_1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b001)
#define AARCH64_ICH_LR_1_EL2_NAME		"ICH_LR_1_EL2"
#define AARCH64_ICH_LR_1_EL2_DESC		"Interrupt Controller List Registers - 1"
#define AARCH64_ICH_LR_2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b010)
#define AARCH64_ICH_LR_2_EL2_NAME		"ICH_LR_2_EL2"
#define AARCH64_ICH_LR_2_EL2_DESC		"Interrupt Controller List Registers - 2"
#define AARCH64_ICH_LR_3_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b011)
#define AARCH64_ICH_LR_3_EL2_NAME		"ICH_LR_3_EL2"
#define AARCH64_ICH_LR_3_EL2_DESC		"Interrupt Controller List Registers - 3"
#define AARCH64_ICH_LR_4_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b100)
#define AARCH64_ICH_LR_4_EL2_NAME		"ICH_LR_4_EL2"
#define AARCH64_ICH_LR_4_EL2_DESC		"Interrupt Controller List Registers - 4"
#define AARCH64_ICH_LR_5_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b101)
#define AARCH64_ICH_LR_5_EL2_NAME		"ICH_LR_5_EL2"
#define AARCH64_ICH_LR_5_EL2_DESC		"Interrupt Controller List Registers - 5"
#define AARCH64_ICH_LR_6_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b110)
#define AARCH64_ICH_LR_6_EL2_NAME		"ICH_LR_6_EL2"
#define AARCH64_ICH_LR_6_EL2_DESC		"Interrupt Controller List Registers - 6"
#define AARCH64_ICH_LR_7_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1100, 0b111)
#define AARCH64_ICH_LR_7_EL2_NAME		"ICH_LR_7_EL2"
#define AARCH64_ICH_LR_7_EL2_DESC		"Interrupt Controller List Registers - 7"
#define AARCH64_ICH_LR_8_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b000)
#define AARCH64_ICH_LR_8_EL2_NAME		"ICH_LR_8_EL2"
#define AARCH64_ICH_LR_8_EL2_DESC		"Interrupt Controller List Registers - 8"
#define AARCH64_ICH_LR_9_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b001)
#define AARCH64_ICH_LR_9_EL2_NAME		"ICH_LR_9_EL2"
#define AARCH64_ICH_LR_9_EL2_DESC		"Interrupt Controller List Registers - 9"
#define AARCH64_ICH_LR_10_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b010)
#define AARCH64_ICH_LR_10_EL2_NAME		"ICH_LR_10_EL2"
#define AARCH64_ICH_LR_10_EL2_DESC		"Interrupt Controller List Registers - 10"
#define AARCH64_ICH_LR_11_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b011)
#define AARCH64_ICH_LR_11_EL2_NAME		"ICH_LR_11_EL2"
#define AARCH64_ICH_LR_11_EL2_DESC		"Interrupt Controller List Registers - 11"
#define AARCH64_ICH_LR_12_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b100)
#define AARCH64_ICH_LR_12_EL2_NAME		"ICH_LR_12_EL2"
#define AARCH64_ICH_LR_12_EL2_DESC		"Interrupt Controller List Registers - 12"
#define AARCH64_ICH_LR_13_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b101)
#define AARCH64_ICH_LR_13_EL2_NAME		"ICH_LR_13_EL2"
#define AARCH64_ICH_LR_13_EL2_DESC		"Interrupt Controller List Registers - 13"
#define AARCH64_ICH_LR_14_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b110)
#define AARCH64_ICH_LR_14_EL2_NAME		"ICH_LR_14_EL2"
#define AARCH64_ICH_LR_14_EL2_DESC		"Interrupt Controller List Registers - 14"
#define AARCH64_ICH_LR_15_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1101, 0b111)
#define AARCH64_ICH_LR_15_EL2_NAME		"ICH_LR_15_EL2"
#define AARCH64_ICH_LR_15_EL2_DESC		"Interrupt Controller List Registers - 15"

#define AARCH64_ICH_MISR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1011, 0b010)
#define AARCH64_ICH_MISR_EL2_NAME		"ICH_MISR_EL2"
#define AARCH64_ICH_MISR_EL2_DESC		"Interrupt Controller Maintenance Interrupt State Register"

#define AARCH64_ICH_VMCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1011, 0b111)
#define AARCH64_ICH_VMCR_EL2_NAME		"ICH_VMCR_EL2"
#define AARCH64_ICH_VMCR_EL2_DESC		"Interrupt Controller Virtual Machine Control Register"

#define AARCH64_ICH_VTR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b1011, 0b001)
#define AARCH64_ICH_VTR_EL2_NAME		"ICH_VTR_EL2"
#define AARCH64_ICH_VTR_EL2_DESC		"Interrupt Controller VGIC Type Register"

#define AARCH64_ICV_AP0R_0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b100)
#define AARCH64_ICV_AP0R_0_EL1_NAME		"ICV_AP0R_0_EL1"
#define AARCH64_ICV_AP0R_0_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 0 Registers - 0"
#define AARCH64_ICV_AP0R_1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b101)
#define AARCH64_ICV_AP0R_1_EL1_NAME		"ICV_AP0R_1_EL1"
#define AARCH64_ICV_AP0R_1_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 0 Registers - 1"
#define AARCH64_ICV_AP0R_2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b110)
#define AARCH64_ICV_AP0R_2_EL1_NAME		"ICV_AP0R_2_EL1"
#define AARCH64_ICV_AP0R_2_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 0 Registers - 2"
#define AARCH64_ICV_AP0R_3_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1000, 0b111)
#define AARCH64_ICV_AP0R_3_EL1_NAME		"ICV_AP0R_3_EL1"
#define AARCH64_ICV_AP0R_3_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 0 Registers - 3"

#define AARCH64_ICV_AP1R_0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b000)
#define AARCH64_ICV_AP1R_0_EL1_NAME		"ICV_AP1R_0_EL1"
#define AARCH64_ICV_AP1R_0_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 1 Registers - 0"
#define AARCH64_ICV_AP1R_1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b001)
#define AARCH64_ICV_AP1R_1_EL1_NAME		"ICV_AP1R_1_EL1"
#define AARCH64_ICV_AP1R_1_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 1 Registers - 1"
#define AARCH64_ICV_AP1R_2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b010)
#define AARCH64_ICV_AP1R_2_EL1_NAME		"ICV_AP1R_2_EL1"
#define AARCH64_ICV_AP1R_2_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 1 Registers - 2"
#define AARCH64_ICV_AP1R_3_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b1001, 0b011)
#define AARCH64_ICV_AP1R_3_EL1_NAME		"ICV_AP1R_3_EL1"
#define AARCH64_ICV_AP1R_3_EL1_DESC		"Interrupt Controller Virtual Active Priorities Group 1 Registers - 3"

#define AARCH64_ID_AA64AFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0101, 0b100)
#define AARCH64_ID_AA64AFR0_EL1_NAME		"ID_AA64AFR0_EL1"
#define AARCH64_ID_AA64AFR0_EL1_DESC		"AArch64 Auxiliary Feature Register 0"

#define AARCH64_ID_AA64AFR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0101, 0b101)
#define AARCH64_ID_AA64AFR1_EL1_NAME		"ID_AA64AFR1_EL1"
#define AARCH64_ID_AA64AFR1_EL1_DESC		"AArch64 Auxiliary Feature Register 1"

#define AARCH64_ID_AA64DFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0101, 0b000)
#define AARCH64_ID_AA64DFR0_EL1_NAME		"ID_AA64DFR0_EL1"
#define AARCH64_ID_AA64DFR0_EL1_DESC		"AArch64 Debug Feature Register 0"

#define AARCH64_ID_AA64DFR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0101, 0b001)
#define AARCH64_ID_AA64DFR1_EL1_NAME		"ID_AA64DFR1_EL1"
#define AARCH64_ID_AA64DFR1_EL1_DESC		"AArch64 Debug Feature Register 1"

#define AARCH64_ID_AA64ISAR0_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0110, 0b000)
#define AARCH64_ID_AA64ISAR0_EL1_NAME		"ID_AA64ISAR0_EL1"
#define AARCH64_ID_AA64ISAR0_EL1_DESC		"AArch64 Instruction Set Attribute Register 0"

#define AARCH64_ID_AA64ISAR1_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0110, 0b001)
#define AARCH64_ID_AA64ISAR1_EL1_NAME		"ID_AA64ISAR1_EL1"
#define AARCH64_ID_AA64ISAR1_EL1_DESC		"AArch64 Instruction Set Attribute Register 1"

#define AARCH64_ID_AA64ISAR2_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0110, 0b010)
#define AARCH64_ID_AA64ISAR2_EL1_NAME		"ID_AA64ISAR2_EL1"
#define AARCH64_ID_AA64ISAR2_EL1_DESC		"AArch64 Instruction Set Attribute Register 2"

#define AARCH64_ID_AA64MMFR0_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0111, 0b000)
#define AARCH64_ID_AA64MMFR0_EL1_NAME		"ID_AA64MMFR0_EL1"
#define AARCH64_ID_AA64MMFR0_EL1_DESC		"AArch64 Memory Model Feature Register 0"

#define AARCH64_ID_AA64MMFR1_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0111, 0b001)
#define AARCH64_ID_AA64MMFR1_EL1_NAME		"ID_AA64MMFR1_EL1"
#define AARCH64_ID_AA64MMFR1_EL1_DESC		"AArch64 Memory Model Feature Register 1"

#define AARCH64_ID_AA64MMFR2_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0111, 0b010)
#define AARCH64_ID_AA64MMFR2_EL1_NAME		"ID_AA64MMFR2_EL1"
#define AARCH64_ID_AA64MMFR2_EL1_DESC		"AArch64 Memory Model Feature Register 2"

#define AARCH64_ID_AA64MMFR3_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0111, 0b011)
#define AARCH64_ID_AA64MMFR3_EL1_NAME		"ID_AA64MMFR3_EL1"
#define AARCH64_ID_AA64MMFR3_EL1_DESC		"AArch64 Memory Model Feature Register 3"

#define AARCH64_ID_AA64MMFR4_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0111, 0b100)
#define AARCH64_ID_AA64MMFR4_EL1_NAME		"ID_AA64MMFR4_EL1"
#define AARCH64_ID_AA64MMFR4_EL1_DESC		"AArch64 Memory Model Feature Register 4"

#define AARCH64_ID_AA64PFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0100, 0b000)
#define AARCH64_ID_AA64PFR0_EL1_NAME		"ID_AA64PFR0_EL1"
#define AARCH64_ID_AA64PFR0_EL1_DESC		"AArch64 Processor Feature Register 0"

#define AARCH64_ID_AA64PFR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0100, 0b001)
#define AARCH64_ID_AA64PFR1_EL1_NAME		"ID_AA64PFR1_EL1"
#define AARCH64_ID_AA64PFR1_EL1_DESC		"AArch64 Processor Feature Register 1"

#define AARCH64_ID_AA64PFR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0100, 0b010)
#define AARCH64_ID_AA64PFR2_EL1_NAME		"ID_AA64PFR2_EL1"
#define AARCH64_ID_AA64PFR2_EL1_DESC		"AArch64 Processor Feature Register 2"

#define AARCH64_ID_AA64SMFR0_EL1	__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0100, 0b101)
#define AARCH64_ID_AA64SMFR0_EL1_NAME		"ID_AA64SMFR0_EL1"
#define AARCH64_ID_AA64SMFR0_EL1_DESC		"SME Feature ID register 0"

#define AARCH64_ID_AA64ZFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0100, 0b100)
#define AARCH64_ID_AA64ZFR0_EL1_NAME		"ID_AA64ZFR0_EL1"
#define AARCH64_ID_AA64ZFR0_EL1_DESC		"SVE Feature ID register 0"

#define AARCH64_ID_AFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b011)
#define AARCH64_ID_AFR0_EL1_NAME		"ID_AFR0_EL1"
#define AARCH64_ID_AFR0_EL1_DESC		"AArch32 Auxiliary Feature Register 0"

#define AARCH64_ID_DFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b010)
#define AARCH64_ID_DFR0_EL1_NAME		"ID_DFR0_EL1"
#define AARCH64_ID_DFR0_EL1_DESC		"AArch32 Debug Feature Register 0"

#define AARCH64_ID_DFR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0011, 0b101)
#define AARCH64_ID_DFR1_EL1_NAME		"ID_DFR1_EL1"
#define AARCH64_ID_DFR1_EL1_DESC		"Debug Feature Register 1"

#define AARCH64_ID_ISAR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b000)
#define AARCH64_ID_ISAR0_EL1_NAME		"ID_ISAR0_EL1"
#define AARCH64_ID_ISAR0_EL1_DESC		"AArch32 Instruction Set Attribute Register 0"

#define AARCH64_ID_ISAR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b001)
#define AARCH64_ID_ISAR1_EL1_NAME		"ID_ISAR1_EL1"
#define AARCH64_ID_ISAR1_EL1_DESC		"AArch32 Instruction Set Attribute Register 1"

#define AARCH64_ID_ISAR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b010)
#define AARCH64_ID_ISAR2_EL1_NAME		"ID_ISAR2_EL1"
#define AARCH64_ID_ISAR2_EL1_DESC		"AArch32 Instruction Set Attribute Register 2"

#define AARCH64_ID_ISAR3_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b011)
#define AARCH64_ID_ISAR3_EL1_NAME		"ID_ISAR3_EL1"
#define AARCH64_ID_ISAR3_EL1_DESC		"AArch32 Instruction Set Attribute Register 3"

#define AARCH64_ID_ISAR4_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b100)
#define AARCH64_ID_ISAR4_EL1_NAME		"ID_ISAR4_EL1"
#define AARCH64_ID_ISAR4_EL1_DESC		"AArch32 Instruction Set Attribute Register 4"

#define AARCH64_ID_ISAR5_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b101)
#define AARCH64_ID_ISAR5_EL1_NAME		"ID_ISAR5_EL1"
#define AARCH64_ID_ISAR5_EL1_DESC		"AArch32 Instruction Set Attribute Register 5"

#define AARCH64_ID_ISAR6_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b111)
#define AARCH64_ID_ISAR6_EL1_NAME		"ID_ISAR6_EL1"
#define AARCH64_ID_ISAR6_EL1_DESC		"AArch32 Instruction Set Attribute Register 6"

#define AARCH64_ID_MMFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b100)
#define AARCH64_ID_MMFR0_EL1_NAME		"ID_MMFR0_EL1"
#define AARCH64_ID_MMFR0_EL1_DESC		"AArch32 Memory Model Feature Register 0"

#define AARCH64_ID_MMFR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b101)
#define AARCH64_ID_MMFR1_EL1_NAME		"ID_MMFR1_EL1"
#define AARCH64_ID_MMFR1_EL1_DESC		"AArch32 Memory Model Feature Register 1"

#define AARCH64_ID_MMFR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b110)
#define AARCH64_ID_MMFR2_EL1_NAME		"ID_MMFR2_EL1"
#define AARCH64_ID_MMFR2_EL1_DESC		"AArch32 Memory Model Feature Register 2"

#define AARCH64_ID_MMFR3_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b111)
#define AARCH64_ID_MMFR3_EL1_NAME		"ID_MMFR3_EL1"
#define AARCH64_ID_MMFR3_EL1_DESC		"AArch32 Memory Model Feature Register 3"

#define AARCH64_ID_MMFR4_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0010, 0b110)
#define AARCH64_ID_MMFR4_EL1_NAME		"ID_MMFR4_EL1"
#define AARCH64_ID_MMFR4_EL1_DESC		"AArch32 Memory Model Feature Register 4"

#define AARCH64_ID_MMFR5_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0011, 0b110)
#define AARCH64_ID_MMFR5_EL1_NAME		"ID_MMFR5_EL1"
#define AARCH64_ID_MMFR5_EL1_DESC		"AArch32 Memory Model Feature Register 5"

#define AARCH64_ID_PFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b000)
#define AARCH64_ID_PFR0_EL1_NAME		"ID_PFR0_EL1"
#define AARCH64_ID_PFR0_EL1_DESC		"AArch32 Processor Feature Register 0"

#define AARCH64_ID_PFR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0001, 0b001)
#define AARCH64_ID_PFR1_EL1_NAME		"ID_PFR1_EL1"
#define AARCH64_ID_PFR1_EL1_DESC		"AArch32 Processor Feature Register 1"

#define AARCH64_ID_PFR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0011, 0b100)
#define AARCH64_ID_PFR2_EL1_NAME		"ID_PFR2_EL1"
#define AARCH64_ID_PFR2_EL1_DESC		"AArch32 Processor Feature Register 2"

#define AARCH64_IFSR32_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0101, 0b0000, 0b001)
#define AARCH64_IFSR32_EL2_NAME			"IFSR32_EL2"
#define AARCH64_IFSR32_EL2_DESC			"Instruction Fault Status Register (EL2)"

#define AARCH64_ISR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b0001, 0b000)
#define AARCH64_ISR_EL1_NAME			"ISR_EL1"
#define AARCH64_ISR_EL1_DESC			"Interrupt Status Register"

#define AARCH64_LORC_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0100, 0b011)
#define AARCH64_LORC_EL1_NAME			"LORC_EL1"
#define AARCH64_LORC_EL1_DESC			"LORegion Control (EL1)"

#define AARCH64_LOREA_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0100, 0b001)
#define AARCH64_LOREA_EL1_NAME			"LOREA_EL1"
#define AARCH64_LOREA_EL1_DESC			"LORegion End Address (EL1)"

#define AARCH64_LORID_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0100, 0b111)
#define AARCH64_LORID_EL1_NAME			"LORID_EL1"
#define AARCH64_LORID_EL1_DESC			"LORegionID (EL1)"

#define AARCH64_LORN_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0100, 0b010)
#define AARCH64_LORN_EL1_NAME			"LORN_EL1"
#define AARCH64_LORN_EL1_DESC			"LORegion Number (EL1)"

#define AARCH64_LORSA_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0100, 0b000)
#define AARCH64_LORSA_EL1_NAME			"LORSA_EL1"
#define AARCH64_LORSA_EL1_DESC			"LORegion Start Address (EL1)"

#define AARCH64_MAIR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0010, 0b001)
#define AARCH64_MAIR2_EL1_NAME			"MAIR2_EL1"
#define AARCH64_MAIR2_EL1_DESC			"Extended Memory Attribute Indirection Register (EL1)"

#define AARCH64_MAIR2_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0010, 0b001)
#define AARCH64_MAIR2_EL12_NAME			"MAIR2_EL12"
#define AARCH64_MAIR2_EL12_DESC			"Extended Memory Attribute Indirection Register (EL1)"

#define AARCH64_MAIR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0001, 0b001)
#define AARCH64_MAIR2_EL2_NAME			"MAIR2_EL2"
#define AARCH64_MAIR2_EL2_DESC			"Extended Memory Attribute Indirection Register (EL2)"

#define AARCH64_MAIR2_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b0001, 0b001)
#define AARCH64_MAIR2_EL3_NAME			"MAIR2_EL3"
#define AARCH64_MAIR2_EL3_DESC			"Extended Memory Attribute Indirection Register (EL3)"

#define AARCH64_MAIR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0010, 0b000)
#define AARCH64_MAIR_EL1_NAME			"MAIR_EL1"
#define AARCH64_MAIR_EL1_DESC			"Memory Attribute Indirection Register (EL1)"

#define AARCH64_MAIR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0010, 0b000)
#define AARCH64_MAIR_EL12_NAME			"MAIR_EL12"
#define AARCH64_MAIR_EL12_DESC			"Memory Attribute Indirection Register (EL1)"

#define AARCH64_MAIR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0010, 0b000)
#define AARCH64_MAIR_EL2_NAME			"MAIR_EL2"
#define AARCH64_MAIR_EL2_DESC			"Memory Attribute Indirection Register (EL2)"

#define AARCH64_MAIR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b0010, 0b000)
#define AARCH64_MAIR_EL3_NAME			"MAIR_EL3"
#define AARCH64_MAIR_EL3_DESC			"Memory Attribute Indirection Register (EL3)"

#define AARCH64_MDCCINT_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0010, 0b000)
#define AARCH64_MDCCINT_EL1_NAME		"MDCCINT_EL1"
#define AARCH64_MDCCINT_EL1_DESC		"Monitor DCC Interrupt Enable Register"

#define AARCH64_MDCCSR_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b0000, 0b0001, 0b000)
#define AARCH64_MDCCSR_EL0_NAME			"MDCCSR_EL0"
#define AARCH64_MDCCSR_EL0_DESC			"Monitor DCC Status Register"

#define AARCH64_MDCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0001, 0b001)
#define AARCH64_MDCR_EL2_NAME			"MDCR_EL2"
#define AARCH64_MDCR_EL2_DESC			"Monitor Debug Configuration Register (EL2)"

#define AARCH64_MDCR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0011, 0b001)
#define AARCH64_MDCR_EL3_NAME			"MDCR_EL3"
#define AARCH64_MDCR_EL3_DESC			"Monitor Debug Configuration Register (EL3)"

#define AARCH64_MDRAR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0001, 0b0000, 0b000)
#define AARCH64_MDRAR_EL1_NAME			"MDRAR_EL1"
#define AARCH64_MDRAR_EL1_DESC			"Monitor Debug ROM Address Register"

#define AARCH64_MDSCR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0010, 0b010)
#define AARCH64_MDSCR_EL1_NAME			"MDSCR_EL1"
#define AARCH64_MDSCR_EL1_DESC			"Monitor Debug System Control Register"

#define AARCH64_MDSELR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0100, 0b010)
#define AARCH64_MDSELR_EL1_NAME			"MDSELR_EL1"
#define AARCH64_MDSELR_EL1_DESC			"Breakpoint and Watchpoint Selection Register"

#define AARCH64_MECID_A0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b1000, 0b001)
#define AARCH64_MECID_A0_EL2_NAME		"MECID_A0_EL2"
#define AARCH64_MECID_A0_EL2_DESC		"Alternate MECID for EL2 and EL2&0 translation regimes"

#define AARCH64_MECID_A1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b1000, 0b011)
#define AARCH64_MECID_A1_EL2_NAME		"MECID_A1_EL2"
#define AARCH64_MECID_A1_EL2_DESC		"Alternate MECID for EL2&0 translation regimes."

#define AARCH64_MECID_P0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b1000, 0b000)
#define AARCH64_MECID_P0_EL2_NAME		"MECID_P0_EL2"
#define AARCH64_MECID_P0_EL2_DESC		"Primary MECID for EL2 and EL2&0 translation regimes"

#define AARCH64_MECID_P1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b1000, 0b010)
#define AARCH64_MECID_P1_EL2_NAME		"MECID_P1_EL2"
#define AARCH64_MECID_P1_EL2_DESC		"Primary MECID for EL2&0 translation regimes"

#define AARCH64_MECIDR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b1000, 0b111)
#define AARCH64_MECIDR_EL2_NAME			"MECIDR_EL2"
#define AARCH64_MECIDR_EL2_DESC			"MEC Identification Register"

#define AARCH64_MECID_RL_A_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b1010, 0b001)
#define AARCH64_MECID_RL_A_EL3_NAME		"MECID_RL_A_EL3"
#define AARCH64_MECID_RL_A_EL3_DESC		"Realm PA space Alternate MECID for EL3 stage 1 translation regime"

#define AARCH64_MFAR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0110, 0b0000, 0b101)
#define AARCH64_MFAR_EL3_NAME			"MFAR_EL3"
#define AARCH64_MFAR_EL3_DESC			"Physical Fault Address Register (EL3)"

#define AARCH64_MIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0000, 0b000)
#define AARCH64_MIDR_EL1_NAME			"MIDR_EL1"
#define AARCH64_MIDR_EL1_DESC			"Main ID Register"

#define AARCH64_MPAM0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0101, 0b001)
#define AARCH64_MPAM0_EL1_NAME			"MPAM0_EL1"
#define AARCH64_MPAM0_EL1_DESC			"MPAM0 Register (EL1)"

#define AARCH64_MPAM1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0101, 0b000)
#define AARCH64_MPAM1_EL1_NAME			"MPAM1_EL1"
#define AARCH64_MPAM1_EL1_DESC			"MPAM1 Register (EL1)"

#define AARCH64_MPAM1_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0101, 0b000)
#define AARCH64_MPAM1_EL12_NAME			"MPAM1_EL12"
#define AARCH64_MPAM1_EL12_DESC			"MPAM1 Register (EL1)"

#define AARCH64_MPAM2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0101, 0b000)
#define AARCH64_MPAM2_EL2_NAME			"MPAM2_EL2"
#define AARCH64_MPAM2_EL2_DESC			"MPAM2 Register (EL2)"

#define AARCH64_MPAM3_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b0101, 0b000)
#define AARCH64_MPAM3_EL3_NAME			"MPAM3_EL3"
#define AARCH64_MPAM3_EL3_DESC			"MPAM3 Register (EL3)"

#define AARCH64_MPAMHCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0100, 0b000)
#define AARCH64_MPAMHCR_EL2_NAME		"MPAMHCR_EL2"
#define AARCH64_MPAMHCR_EL2_DESC		"MPAM Hypervisor Control Register (EL2)"

#define AARCH64_MPAMIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0100, 0b100)
#define AARCH64_MPAMIDR_EL1_NAME		"MPAMIDR_EL1"
#define AARCH64_MPAMIDR_EL1_DESC		"MPAM ID Register (EL1)"

#define AARCH64_MPAMSM_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0101, 0b011)
#define AARCH64_MPAMSM_EL1_NAME			"MPAMSM_EL1"
#define AARCH64_MPAMSM_EL1_DESC			"MPAM Streaming Mode Register"

#define AARCH64_MPAMVPM0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b000)
#define AARCH64_MPAMVPM0_EL2_NAME		"MPAMVPM0_EL2"
#define AARCH64_MPAMVPM0_EL2_DESC		"MPAM Virtual PARTID Mapping Register 0"

#define AARCH64_MPAMVPM1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b001)
#define AARCH64_MPAMVPM1_EL2_NAME		"MPAMVPM1_EL2"
#define AARCH64_MPAMVPM1_EL2_DESC		"MPAM Virtual PARTID Mapping Register 1"

#define AARCH64_MPAMVPM2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b010)
#define AARCH64_MPAMVPM2_EL2_NAME		"MPAMVPM2_EL2"
#define AARCH64_MPAMVPM2_EL2_DESC		"MPAM Virtual PARTID Mapping Register 2"

#define AARCH64_MPAMVPM3_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b011)
#define AARCH64_MPAMVPM3_EL2_NAME		"MPAMVPM3_EL2"
#define AARCH64_MPAMVPM3_EL2_DESC		"MPAM Virtual PARTID Mapping Register 3"

#define AARCH64_MPAMVPM4_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b100)
#define AARCH64_MPAMVPM4_EL2_NAME		"MPAMVPM4_EL2"
#define AARCH64_MPAMVPM4_EL2_DESC		"MPAM Virtual PARTID Mapping Register 4"

#define AARCH64_MPAMVPM5_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b101)
#define AARCH64_MPAMVPM5_EL2_NAME		"MPAMVPM5_EL2"
#define AARCH64_MPAMVPM5_EL2_DESC		"MPAM Virtual PARTID Mapping Register 5"

#define AARCH64_MPAMVPM6_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b110)
#define AARCH64_MPAMVPM6_EL2_NAME		"MPAMVPM6_EL2"
#define AARCH64_MPAMVPM6_EL2_DESC		"MPAM Virtual PARTID Mapping Register 6"

#define AARCH64_MPAMVPM7_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0110, 0b111)
#define AARCH64_MPAMVPM7_EL2_NAME		"MPAMVPM7_EL2"
#define AARCH64_MPAMVPM7_EL2_DESC		"MPAM Virtual PARTID Mapping Register 7"

#define AARCH64_MPAMVPMV_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0100, 0b001)
#define AARCH64_MPAMVPMV_EL2_NAME		"MPAMVPMV_EL2"
#define AARCH64_MPAMVPMV_EL2_DESC		"MPAM Virtual Partition Mapping Valid Register"

#define AARCH64_MPIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0000, 0b101)
#define AARCH64_MPIDR_EL1_NAME			"MPIDR_EL1"
#define AARCH64_MPIDR_EL1_DESC			"Multiprocessor Affinity Register"

#define AARCH64_MVFR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0011, 0b000)
#define AARCH64_MVFR0_EL1_NAME			"MVFR0_EL1"
#define AARCH64_MVFR0_EL1_DESC			"AArch32 Media and VFP Feature Register 0"

#define AARCH64_MVFR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0011, 0b001)
#define AARCH64_MVFR1_EL1_NAME			"MVFR1_EL1"
#define AARCH64_MVFR1_EL1_DESC			"AArch32 Media and VFP Feature Register 1"

#define AARCH64_MVFR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0011, 0b010)
#define AARCH64_MVFR2_EL1_NAME			"MVFR2_EL1"
#define AARCH64_MVFR2_EL1_DESC			"AArch32 Media and VFP Feature Register 2"

#define AARCH64_NZCV			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0010, 0b000)
#define AARCH64_NZCV_NAME			"NZCV"
#define AARCH64_NZCV_DESC			"Condition Flags"

#define AARCH64_OSDLR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0001, 0b0011, 0b100)
#define AARCH64_OSDLR_EL1_NAME			"OSDLR_EL1"
#define AARCH64_OSDLR_EL1_DESC			"OS Double Lock Register"

#define AARCH64_OSDTRRX_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0000, 0b010)
#define AARCH64_OSDTRRX_EL1_NAME		"OSDTRRX_EL1"
#define AARCH64_OSDTRRX_EL1_DESC		"OS Lock Data Transfer Register, Receive"

#define AARCH64_OSDTRTX_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0011, 0b010)
#define AARCH64_OSDTRTX_EL1_NAME		"OSDTRTX_EL1"
#define AARCH64_OSDTRTX_EL1_DESC		"OS Lock Data Transfer Register, Transmit"

#define AARCH64_OSECCR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0000, 0b0110, 0b010)
#define AARCH64_OSECCR_EL1_NAME			"OSECCR_EL1"
#define AARCH64_OSECCR_EL1_DESC			"OS Lock Exception Catch Control Register"

#define AARCH64_OSLSR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b0001, 0b0001, 0b100)
#define AARCH64_OSLSR_EL1_NAME			"OSLSR_EL1"
#define AARCH64_OSLSR_EL1_DESC			"OS Lock Status Register"

#define AARCH64_PAN			__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0010, 0b011)
#define AARCH64_PAN_NAME			"PAN"
#define AARCH64_PAN_DESC			"Privileged Access Never"

#define AARCH64_PAR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b0111, 0b0100, 0b000)
#define AARCH64_PAR_EL1_NAME			"PAR_EL1"
#define AARCH64_PAR_EL1_DESC			"Physical Address Register"

#define AARCH64_PFAR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0110, 0b0000, 0b101)
#define AARCH64_PFAR_EL12_NAME			"PFAR_EL12"
#define AARCH64_PFAR_EL12_DESC			"Physical Fault Address Register (EL1)"

#define AARCH64_PFAR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0110, 0b0000, 0b101)
#define AARCH64_PFAR_EL2_NAME			"PFAR_EL2"
#define AARCH64_PFAR_EL2_DESC			"Physical Fault Address Register (EL2)"

#define AARCH64_PIRE0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0010, 0b010)
#define AARCH64_PIRE0_EL1_NAME			"PIRE0_EL1"
#define AARCH64_PIRE0_EL1_DESC			"Permission Indirection Register 0 (EL1)"

#define AARCH64_PIRE0_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0010, 0b010)
#define AARCH64_PIRE0_EL12_NAME			"PIRE0_EL12"
#define AARCH64_PIRE0_EL12_DESC			"Permission Indirection Register 0 (EL1)"

#define AARCH64_PIRE0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0010, 0b010)
#define AARCH64_PIRE0_EL2_NAME			"PIRE0_EL2"
#define AARCH64_PIRE0_EL2_DESC			"Permission Indirection Register 0 (EL2)"

#define AARCH64_PIR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0010, 0b011)
#define AARCH64_PIR_EL1_NAME			"PIR_EL1"
#define AARCH64_PIR_EL1_DESC			"Permission Indirection Register 1 (EL1)"

#define AARCH64_PIR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0010, 0b011)
#define AARCH64_PIR_EL12_NAME			"PIR_EL12"
#define AARCH64_PIR_EL12_DESC			"Permission Indirection Register 1 (EL1)"

#define AARCH64_PIR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0010, 0b011)
#define AARCH64_PIR_EL2_NAME			"PIR_EL2"
#define AARCH64_PIR_EL2_DESC			"Permission Indirection Register 2 (EL2)"

#define AARCH64_PIR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b0010, 0b011)
#define AARCH64_PIR_EL3_NAME			"PIR_EL3"
#define AARCH64_PIR_EL3_DESC			" Permission Indirection Register 3 (EL3)"

#define AARCH64_PMBIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1010, 0b111)
#define AARCH64_PMBIDR_EL1_NAME			"PMBIDR_EL1"
#define AARCH64_PMBIDR_EL1_DESC			"Profiling Buffer ID Register"

#define AARCH64_PMBLIMITR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1010, 0b000)
#define AARCH64_PMBLIMITR_EL1_NAME		"PMBLIMITR_EL1"
#define AARCH64_PMBLIMITR_EL1_DESC		"Profiling Buffer Limit Address Register"

#define AARCH64_PMBPTR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1010, 0b001)
#define AARCH64_PMBPTR_EL1_NAME			"PMBPTR_EL1"
#define AARCH64_PMBPTR_EL1_DESC			"Profiling Buffer Write Pointer Register"

#define AARCH64_PMBSR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1010, 0b011)
#define AARCH64_PMBSR_EL1_NAME			"PMBSR_EL1"
#define AARCH64_PMBSR_EL1_DESC			"Profiling Buffer Status/syndrome Register"

#define AARCH64_PMCCFILTR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b111)
#define AARCH64_PMCCFILTR_EL0_NAME		"PMCCFILTR_EL0"
#define AARCH64_PMCCFILTR_EL0_DESC		"Performance Monitors Cycle Count Filter Register"

#define AARCH64_PMCCNTR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1101, 0b000)
#define AARCH64_PMCCNTR_EL0_NAME		"PMCCNTR_EL0"
#define AARCH64_PMCCNTR_EL0_DESC		"Performance Monitors Cycle Count Register"

#define AARCH64_PMCCNTSVR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b111)
#define AARCH64_PMCCNTSVR_EL1_NAME		"PMCCNTSVR_EL1"
#define AARCH64_PMCCNTSVR_EL1_DESC		"Performance Monitors Cycle Count Saved Value Register"

#define AARCH64_PMCEID0_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1100, 0b110)
#define AARCH64_PMCEID0_EL0_NAME		"PMCEID0_EL0"
#define AARCH64_PMCEID0_EL0_DESC		"Performance Monitors Common Event Identification register 0"

#define AARCH64_PMCEID1_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1100, 0b111)
#define AARCH64_PMCEID1_EL0_NAME		"PMCEID1_EL0"
#define AARCH64_PMCEID1_EL0_DESC		"Performance Monitors Common Event Identification register 1"

#define AARCH64_PMCNTENCLR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1100, 0b010)
#define AARCH64_PMCNTENCLR_EL0_NAME		"PMCNTENCLR_EL0"
#define AARCH64_PMCNTENCLR_EL0_DESC		"Performance Monitors Count Enable Clear register"

#define AARCH64_PMCNTENSET_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1100, 0b001)
#define AARCH64_PMCNTENSET_EL0_NAME		"PMCNTENSET_EL0"
#define AARCH64_PMCNTENSET_EL0_DESC		"Performance Monitors Count Enable Set register"

#define AARCH64_PMCR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1100, 0b000)
#define AARCH64_PMCR_EL0_NAME			"PMCR_EL0"
#define AARCH64_PMCR_EL0_DESC			"Performance Monitors Control Register"

#define AARCH64_PMECR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1110, 0b101)
#define AARCH64_PMECR_EL1_NAME			"PMECR_EL1"
#define AARCH64_PMECR_EL1_DESC			"Performance Monitors Extended Control Register (EL1)"

#define AARCH64_PMEVCNTR_0_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b000)
#define AARCH64_PMEVCNTR_0_EL0_NAME		"PMEVCNTR_0_EL0"
#define AARCH64_PMEVCNTR_0_EL0_DESC		"Performance Monitors Event Count Registers - 0"
#define AARCH64_PMEVCNTR_1_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b001)
#define AARCH64_PMEVCNTR_1_EL0_NAME		"PMEVCNTR_1_EL0"
#define AARCH64_PMEVCNTR_1_EL0_DESC		"Performance Monitors Event Count Registers - 1"
#define AARCH64_PMEVCNTR_2_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b010)
#define AARCH64_PMEVCNTR_2_EL0_NAME		"PMEVCNTR_2_EL0"
#define AARCH64_PMEVCNTR_2_EL0_DESC		"Performance Monitors Event Count Registers - 2"
#define AARCH64_PMEVCNTR_3_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b011)
#define AARCH64_PMEVCNTR_3_EL0_NAME		"PMEVCNTR_3_EL0"
#define AARCH64_PMEVCNTR_3_EL0_DESC		"Performance Monitors Event Count Registers - 3"
#define AARCH64_PMEVCNTR_4_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b100)
#define AARCH64_PMEVCNTR_4_EL0_NAME		"PMEVCNTR_4_EL0"
#define AARCH64_PMEVCNTR_4_EL0_DESC		"Performance Monitors Event Count Registers - 4"
#define AARCH64_PMEVCNTR_5_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b101)
#define AARCH64_PMEVCNTR_5_EL0_NAME		"PMEVCNTR_5_EL0"
#define AARCH64_PMEVCNTR_5_EL0_DESC		"Performance Monitors Event Count Registers - 5"
#define AARCH64_PMEVCNTR_6_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b110)
#define AARCH64_PMEVCNTR_6_EL0_NAME		"PMEVCNTR_6_EL0"
#define AARCH64_PMEVCNTR_6_EL0_DESC		"Performance Monitors Event Count Registers - 6"
#define AARCH64_PMEVCNTR_7_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1000, 0b111)
#define AARCH64_PMEVCNTR_7_EL0_NAME		"PMEVCNTR_7_EL0"
#define AARCH64_PMEVCNTR_7_EL0_DESC		"Performance Monitors Event Count Registers - 7"
#define AARCH64_PMEVCNTR_8_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b000)
#define AARCH64_PMEVCNTR_8_EL0_NAME		"PMEVCNTR_8_EL0"
#define AARCH64_PMEVCNTR_8_EL0_DESC		"Performance Monitors Event Count Registers - 8"
#define AARCH64_PMEVCNTR_9_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b001)
#define AARCH64_PMEVCNTR_9_EL0_NAME		"PMEVCNTR_9_EL0"
#define AARCH64_PMEVCNTR_9_EL0_DESC		"Performance Monitors Event Count Registers - 9"
#define AARCH64_PMEVCNTR_10_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b010)
#define AARCH64_PMEVCNTR_10_EL0_NAME		"PMEVCNTR_10_EL0"
#define AARCH64_PMEVCNTR_10_EL0_DESC		"Performance Monitors Event Count Registers - 10"
#define AARCH64_PMEVCNTR_11_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b011)
#define AARCH64_PMEVCNTR_11_EL0_NAME		"PMEVCNTR_11_EL0"
#define AARCH64_PMEVCNTR_11_EL0_DESC		"Performance Monitors Event Count Registers - 11"
#define AARCH64_PMEVCNTR_12_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b100)
#define AARCH64_PMEVCNTR_12_EL0_NAME		"PMEVCNTR_12_EL0"
#define AARCH64_PMEVCNTR_12_EL0_DESC		"Performance Monitors Event Count Registers - 12"
#define AARCH64_PMEVCNTR_13_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b101)
#define AARCH64_PMEVCNTR_13_EL0_NAME		"PMEVCNTR_13_EL0"
#define AARCH64_PMEVCNTR_13_EL0_DESC		"Performance Monitors Event Count Registers - 13"
#define AARCH64_PMEVCNTR_14_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b110)
#define AARCH64_PMEVCNTR_14_EL0_NAME		"PMEVCNTR_14_EL0"
#define AARCH64_PMEVCNTR_14_EL0_DESC		"Performance Monitors Event Count Registers - 14"
#define AARCH64_PMEVCNTR_15_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1001, 0b111)
#define AARCH64_PMEVCNTR_15_EL0_NAME		"PMEVCNTR_15_EL0"
#define AARCH64_PMEVCNTR_15_EL0_DESC		"Performance Monitors Event Count Registers - 15"
#define AARCH64_PMEVCNTR_16_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b000)
#define AARCH64_PMEVCNTR_16_EL0_NAME		"PMEVCNTR_16_EL0"
#define AARCH64_PMEVCNTR_16_EL0_DESC		"Performance Monitors Event Count Registers - 16"
#define AARCH64_PMEVCNTR_17_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b001)
#define AARCH64_PMEVCNTR_17_EL0_NAME		"PMEVCNTR_17_EL0"
#define AARCH64_PMEVCNTR_17_EL0_DESC		"Performance Monitors Event Count Registers - 17"
#define AARCH64_PMEVCNTR_18_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b010)
#define AARCH64_PMEVCNTR_18_EL0_NAME		"PMEVCNTR_18_EL0"
#define AARCH64_PMEVCNTR_18_EL0_DESC		"Performance Monitors Event Count Registers - 18"
#define AARCH64_PMEVCNTR_19_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b011)
#define AARCH64_PMEVCNTR_19_EL0_NAME		"PMEVCNTR_19_EL0"
#define AARCH64_PMEVCNTR_19_EL0_DESC		"Performance Monitors Event Count Registers - 19"
#define AARCH64_PMEVCNTR_20_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b100)
#define AARCH64_PMEVCNTR_20_EL0_NAME		"PMEVCNTR_20_EL0"
#define AARCH64_PMEVCNTR_20_EL0_DESC		"Performance Monitors Event Count Registers - 20"
#define AARCH64_PMEVCNTR_21_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b101)
#define AARCH64_PMEVCNTR_21_EL0_NAME		"PMEVCNTR_21_EL0"
#define AARCH64_PMEVCNTR_21_EL0_DESC		"Performance Monitors Event Count Registers - 21"
#define AARCH64_PMEVCNTR_22_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b110)
#define AARCH64_PMEVCNTR_22_EL0_NAME		"PMEVCNTR_22_EL0"
#define AARCH64_PMEVCNTR_22_EL0_DESC		"Performance Monitors Event Count Registers - 22"
#define AARCH64_PMEVCNTR_23_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1010, 0b111)
#define AARCH64_PMEVCNTR_23_EL0_NAME		"PMEVCNTR_23_EL0"
#define AARCH64_PMEVCNTR_23_EL0_DESC		"Performance Monitors Event Count Registers - 23"
#define AARCH64_PMEVCNTR_24_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1011, 0b000)
#define AARCH64_PMEVCNTR_24_EL0_NAME		"PMEVCNTR_24_EL0"
#define AARCH64_PMEVCNTR_24_EL0_DESC		"Performance Monitors Event Count Registers - 24"
#define AARCH64_PMEVCNTR_25_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1011, 0b001)
#define AARCH64_PMEVCNTR_25_EL0_NAME		"PMEVCNTR_25_EL0"
#define AARCH64_PMEVCNTR_25_EL0_DESC		"Performance Monitors Event Count Registers - 25"
#define AARCH64_PMEVCNTR_26_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1011, 0b010)
#define AARCH64_PMEVCNTR_26_EL0_NAME		"PMEVCNTR_26_EL0"
#define AARCH64_PMEVCNTR_26_EL0_DESC		"Performance Monitors Event Count Registers - 26"
#define AARCH64_PMEVCNTR_27_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1011, 0b011)
#define AARCH64_PMEVCNTR_27_EL0_NAME		"PMEVCNTR_27_EL0"
#define AARCH64_PMEVCNTR_27_EL0_DESC		"Performance Monitors Event Count Registers - 27"
#define AARCH64_PMEVCNTR_28_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1011, 0b100)
#define AARCH64_PMEVCNTR_28_EL0_NAME		"PMEVCNTR_28_EL0"
#define AARCH64_PMEVCNTR_28_EL0_DESC		"Performance Monitors Event Count Registers - 28"
#define AARCH64_PMEVCNTR_29_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1011, 0b101)
#define AARCH64_PMEVCNTR_29_EL0_NAME		"PMEVCNTR_29_EL0"
#define AARCH64_PMEVCNTR_29_EL0_DESC		"Performance Monitors Event Count Registers - 29"
#define AARCH64_PMEVCNTR_30_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1011, 0b110)
#define AARCH64_PMEVCNTR_30_EL0_NAME		"PMEVCNTR_30_EL0"
#define AARCH64_PMEVCNTR_30_EL0_DESC		"Performance Monitors Event Count Registers - 30"

#define AARCH64_PMEVCNTSVR_0_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b000)
#define AARCH64_PMEVCNTSVR_0_EL1_NAME		"PMEVCNTSVR_0_EL1"
#define AARCH64_PMEVCNTSVR_0_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 0"
#define AARCH64_PMEVCNTSVR_1_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b001)
#define AARCH64_PMEVCNTSVR_1_EL1_NAME		"PMEVCNTSVR_1_EL1"
#define AARCH64_PMEVCNTSVR_1_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 1"
#define AARCH64_PMEVCNTSVR_2_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b010)
#define AARCH64_PMEVCNTSVR_2_EL1_NAME		"PMEVCNTSVR_2_EL1"
#define AARCH64_PMEVCNTSVR_2_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 2"
#define AARCH64_PMEVCNTSVR_3_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b011)
#define AARCH64_PMEVCNTSVR_3_EL1_NAME		"PMEVCNTSVR_3_EL1"
#define AARCH64_PMEVCNTSVR_3_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 3"
#define AARCH64_PMEVCNTSVR_4_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b100)
#define AARCH64_PMEVCNTSVR_4_EL1_NAME		"PMEVCNTSVR_4_EL1"
#define AARCH64_PMEVCNTSVR_4_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 4"
#define AARCH64_PMEVCNTSVR_5_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b101)
#define AARCH64_PMEVCNTSVR_5_EL1_NAME		"PMEVCNTSVR_5_EL1"
#define AARCH64_PMEVCNTSVR_5_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 5"
#define AARCH64_PMEVCNTSVR_6_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b110)
#define AARCH64_PMEVCNTSVR_6_EL1_NAME		"PMEVCNTSVR_6_EL1"
#define AARCH64_PMEVCNTSVR_6_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 6"
#define AARCH64_PMEVCNTSVR_7_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1000, 0b111)
#define AARCH64_PMEVCNTSVR_7_EL1_NAME		"PMEVCNTSVR_7_EL1"
#define AARCH64_PMEVCNTSVR_7_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 7"
#define AARCH64_PMEVCNTSVR_8_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b000)
#define AARCH64_PMEVCNTSVR_8_EL1_NAME		"PMEVCNTSVR_8_EL1"
#define AARCH64_PMEVCNTSVR_8_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 8"
#define AARCH64_PMEVCNTSVR_9_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b001)
#define AARCH64_PMEVCNTSVR_9_EL1_NAME		"PMEVCNTSVR_9_EL1"
#define AARCH64_PMEVCNTSVR_9_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 9"
#define AARCH64_PMEVCNTSVR_10_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b010)
#define AARCH64_PMEVCNTSVR_10_EL1_NAME		"PMEVCNTSVR_10_EL1"
#define AARCH64_PMEVCNTSVR_10_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 10"
#define AARCH64_PMEVCNTSVR_11_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b011)
#define AARCH64_PMEVCNTSVR_11_EL1_NAME		"PMEVCNTSVR_11_EL1"
#define AARCH64_PMEVCNTSVR_11_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 11"
#define AARCH64_PMEVCNTSVR_12_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b100)
#define AARCH64_PMEVCNTSVR_12_EL1_NAME		"PMEVCNTSVR_12_EL1"
#define AARCH64_PMEVCNTSVR_12_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 12"
#define AARCH64_PMEVCNTSVR_13_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b101)
#define AARCH64_PMEVCNTSVR_13_EL1_NAME		"PMEVCNTSVR_13_EL1"
#define AARCH64_PMEVCNTSVR_13_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 13"
#define AARCH64_PMEVCNTSVR_14_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b110)
#define AARCH64_PMEVCNTSVR_14_EL1_NAME		"PMEVCNTSVR_14_EL1"
#define AARCH64_PMEVCNTSVR_14_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 14"
#define AARCH64_PMEVCNTSVR_15_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1001, 0b111)
#define AARCH64_PMEVCNTSVR_15_EL1_NAME		"PMEVCNTSVR_15_EL1"
#define AARCH64_PMEVCNTSVR_15_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 15"
#define AARCH64_PMEVCNTSVR_16_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b000)
#define AARCH64_PMEVCNTSVR_16_EL1_NAME		"PMEVCNTSVR_16_EL1"
#define AARCH64_PMEVCNTSVR_16_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 16"
#define AARCH64_PMEVCNTSVR_17_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b001)
#define AARCH64_PMEVCNTSVR_17_EL1_NAME		"PMEVCNTSVR_17_EL1"
#define AARCH64_PMEVCNTSVR_17_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 17"
#define AARCH64_PMEVCNTSVR_18_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b010)
#define AARCH64_PMEVCNTSVR_18_EL1_NAME		"PMEVCNTSVR_18_EL1"
#define AARCH64_PMEVCNTSVR_18_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 18"
#define AARCH64_PMEVCNTSVR_19_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b011)
#define AARCH64_PMEVCNTSVR_19_EL1_NAME		"PMEVCNTSVR_19_EL1"
#define AARCH64_PMEVCNTSVR_19_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 19"
#define AARCH64_PMEVCNTSVR_20_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b100)
#define AARCH64_PMEVCNTSVR_20_EL1_NAME		"PMEVCNTSVR_20_EL1"
#define AARCH64_PMEVCNTSVR_20_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 20"
#define AARCH64_PMEVCNTSVR_21_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b101)
#define AARCH64_PMEVCNTSVR_21_EL1_NAME		"PMEVCNTSVR_21_EL1"
#define AARCH64_PMEVCNTSVR_21_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 21"
#define AARCH64_PMEVCNTSVR_22_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b110)
#define AARCH64_PMEVCNTSVR_22_EL1_NAME		"PMEVCNTSVR_22_EL1"
#define AARCH64_PMEVCNTSVR_22_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 22"
#define AARCH64_PMEVCNTSVR_23_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1010, 0b111)
#define AARCH64_PMEVCNTSVR_23_EL1_NAME		"PMEVCNTSVR_23_EL1"
#define AARCH64_PMEVCNTSVR_23_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 23"
#define AARCH64_PMEVCNTSVR_24_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b000)
#define AARCH64_PMEVCNTSVR_24_EL1_NAME		"PMEVCNTSVR_24_EL1"
#define AARCH64_PMEVCNTSVR_24_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 24"
#define AARCH64_PMEVCNTSVR_25_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b001)
#define AARCH64_PMEVCNTSVR_25_EL1_NAME		"PMEVCNTSVR_25_EL1"
#define AARCH64_PMEVCNTSVR_25_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 25"
#define AARCH64_PMEVCNTSVR_26_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b010)
#define AARCH64_PMEVCNTSVR_26_EL1_NAME		"PMEVCNTSVR_26_EL1"
#define AARCH64_PMEVCNTSVR_26_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 26"
#define AARCH64_PMEVCNTSVR_27_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b011)
#define AARCH64_PMEVCNTSVR_27_EL1_NAME		"PMEVCNTSVR_27_EL1"
#define AARCH64_PMEVCNTSVR_27_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 27"
#define AARCH64_PMEVCNTSVR_28_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b100)
#define AARCH64_PMEVCNTSVR_28_EL1_NAME		"PMEVCNTSVR_28_EL1"
#define AARCH64_PMEVCNTSVR_28_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 28"
#define AARCH64_PMEVCNTSVR_29_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b101)
#define AARCH64_PMEVCNTSVR_29_EL1_NAME		"PMEVCNTSVR_29_EL1"
#define AARCH64_PMEVCNTSVR_29_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 29"
#define AARCH64_PMEVCNTSVR_30_EL1	__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1011, 0b110)
#define AARCH64_PMEVCNTSVR_30_EL1_NAME		"PMEVCNTSVR_30_EL1"
#define AARCH64_PMEVCNTSVR_30_EL1_DESC		"Performance Monitors Event Count Saved Value Register <n> - 30"

#define AARCH64_PMEVTYPER_0_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b000)
#define AARCH64_PMEVTYPER_0_EL0_NAME		"PMEVTYPER_0_EL0"
#define AARCH64_PMEVTYPER_0_EL0_DESC		"Performance Monitors Event Type Registers - 0"
#define AARCH64_PMEVTYPER_1_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b001)
#define AARCH64_PMEVTYPER_1_EL0_NAME		"PMEVTYPER_1_EL0"
#define AARCH64_PMEVTYPER_1_EL0_DESC		"Performance Monitors Event Type Registers - 1"
#define AARCH64_PMEVTYPER_2_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b010)
#define AARCH64_PMEVTYPER_2_EL0_NAME		"PMEVTYPER_2_EL0"
#define AARCH64_PMEVTYPER_2_EL0_DESC		"Performance Monitors Event Type Registers - 2"
#define AARCH64_PMEVTYPER_3_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b011)
#define AARCH64_PMEVTYPER_3_EL0_NAME		"PMEVTYPER_3_EL0"
#define AARCH64_PMEVTYPER_3_EL0_DESC		"Performance Monitors Event Type Registers - 3"
#define AARCH64_PMEVTYPER_4_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b100)
#define AARCH64_PMEVTYPER_4_EL0_NAME		"PMEVTYPER_4_EL0"
#define AARCH64_PMEVTYPER_4_EL0_DESC		"Performance Monitors Event Type Registers - 4"
#define AARCH64_PMEVTYPER_5_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b101)
#define AARCH64_PMEVTYPER_5_EL0_NAME		"PMEVTYPER_5_EL0"
#define AARCH64_PMEVTYPER_5_EL0_DESC		"Performance Monitors Event Type Registers - 5"
#define AARCH64_PMEVTYPER_6_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b110)
#define AARCH64_PMEVTYPER_6_EL0_NAME		"PMEVTYPER_6_EL0"
#define AARCH64_PMEVTYPER_6_EL0_DESC		"Performance Monitors Event Type Registers - 6"
#define AARCH64_PMEVTYPER_7_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1100, 0b111)
#define AARCH64_PMEVTYPER_7_EL0_NAME		"PMEVTYPER_7_EL0"
#define AARCH64_PMEVTYPER_7_EL0_DESC		"Performance Monitors Event Type Registers - 7"
#define AARCH64_PMEVTYPER_8_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b000)
#define AARCH64_PMEVTYPER_8_EL0_NAME		"PMEVTYPER_8_EL0"
#define AARCH64_PMEVTYPER_8_EL0_DESC		"Performance Monitors Event Type Registers - 8"
#define AARCH64_PMEVTYPER_9_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b001)
#define AARCH64_PMEVTYPER_9_EL0_NAME		"PMEVTYPER_9_EL0"
#define AARCH64_PMEVTYPER_9_EL0_DESC		"Performance Monitors Event Type Registers - 9"
#define AARCH64_PMEVTYPER_10_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b010)
#define AARCH64_PMEVTYPER_10_EL0_NAME		"PMEVTYPER_10_EL0"
#define AARCH64_PMEVTYPER_10_EL0_DESC		"Performance Monitors Event Type Registers - 10"
#define AARCH64_PMEVTYPER_11_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b011)
#define AARCH64_PMEVTYPER_11_EL0_NAME		"PMEVTYPER_11_EL0"
#define AARCH64_PMEVTYPER_11_EL0_DESC		"Performance Monitors Event Type Registers - 11"
#define AARCH64_PMEVTYPER_12_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b100)
#define AARCH64_PMEVTYPER_12_EL0_NAME		"PMEVTYPER_12_EL0"
#define AARCH64_PMEVTYPER_12_EL0_DESC		"Performance Monitors Event Type Registers - 12"
#define AARCH64_PMEVTYPER_13_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b101)
#define AARCH64_PMEVTYPER_13_EL0_NAME		"PMEVTYPER_13_EL0"
#define AARCH64_PMEVTYPER_13_EL0_DESC		"Performance Monitors Event Type Registers - 13"
#define AARCH64_PMEVTYPER_14_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b110)
#define AARCH64_PMEVTYPER_14_EL0_NAME		"PMEVTYPER_14_EL0"
#define AARCH64_PMEVTYPER_14_EL0_DESC		"Performance Monitors Event Type Registers - 14"
#define AARCH64_PMEVTYPER_15_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1101, 0b111)
#define AARCH64_PMEVTYPER_15_EL0_NAME		"PMEVTYPER_15_EL0"
#define AARCH64_PMEVTYPER_15_EL0_DESC		"Performance Monitors Event Type Registers - 15"
#define AARCH64_PMEVTYPER_16_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b000)
#define AARCH64_PMEVTYPER_16_EL0_NAME		"PMEVTYPER_16_EL0"
#define AARCH64_PMEVTYPER_16_EL0_DESC		"Performance Monitors Event Type Registers - 16"
#define AARCH64_PMEVTYPER_17_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b001)
#define AARCH64_PMEVTYPER_17_EL0_NAME		"PMEVTYPER_17_EL0"
#define AARCH64_PMEVTYPER_17_EL0_DESC		"Performance Monitors Event Type Registers - 17"
#define AARCH64_PMEVTYPER_18_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b010)
#define AARCH64_PMEVTYPER_18_EL0_NAME		"PMEVTYPER_18_EL0"
#define AARCH64_PMEVTYPER_18_EL0_DESC		"Performance Monitors Event Type Registers - 18"
#define AARCH64_PMEVTYPER_19_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b011)
#define AARCH64_PMEVTYPER_19_EL0_NAME		"PMEVTYPER_19_EL0"
#define AARCH64_PMEVTYPER_19_EL0_DESC		"Performance Monitors Event Type Registers - 19"
#define AARCH64_PMEVTYPER_20_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b100)
#define AARCH64_PMEVTYPER_20_EL0_NAME		"PMEVTYPER_20_EL0"
#define AARCH64_PMEVTYPER_20_EL0_DESC		"Performance Monitors Event Type Registers - 20"
#define AARCH64_PMEVTYPER_21_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b101)
#define AARCH64_PMEVTYPER_21_EL0_NAME		"PMEVTYPER_21_EL0"
#define AARCH64_PMEVTYPER_21_EL0_DESC		"Performance Monitors Event Type Registers - 21"
#define AARCH64_PMEVTYPER_22_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b110)
#define AARCH64_PMEVTYPER_22_EL0_NAME		"PMEVTYPER_22_EL0"
#define AARCH64_PMEVTYPER_22_EL0_DESC		"Performance Monitors Event Type Registers - 22"
#define AARCH64_PMEVTYPER_23_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1110, 0b111)
#define AARCH64_PMEVTYPER_23_EL0_NAME		"PMEVTYPER_23_EL0"
#define AARCH64_PMEVTYPER_23_EL0_DESC		"Performance Monitors Event Type Registers - 23"
#define AARCH64_PMEVTYPER_24_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b000)
#define AARCH64_PMEVTYPER_24_EL0_NAME		"PMEVTYPER_24_EL0"
#define AARCH64_PMEVTYPER_24_EL0_DESC		"Performance Monitors Event Type Registers - 24"
#define AARCH64_PMEVTYPER_25_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b001)
#define AARCH64_PMEVTYPER_25_EL0_NAME		"PMEVTYPER_25_EL0"
#define AARCH64_PMEVTYPER_25_EL0_DESC		"Performance Monitors Event Type Registers - 25"
#define AARCH64_PMEVTYPER_26_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b010)
#define AARCH64_PMEVTYPER_26_EL0_NAME		"PMEVTYPER_26_EL0"
#define AARCH64_PMEVTYPER_26_EL0_DESC		"Performance Monitors Event Type Registers - 26"
#define AARCH64_PMEVTYPER_27_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b011)
#define AARCH64_PMEVTYPER_27_EL0_NAME		"PMEVTYPER_27_EL0"
#define AARCH64_PMEVTYPER_27_EL0_DESC		"Performance Monitors Event Type Registers - 27"
#define AARCH64_PMEVTYPER_28_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b100)
#define AARCH64_PMEVTYPER_28_EL0_NAME		"PMEVTYPER_28_EL0"
#define AARCH64_PMEVTYPER_28_EL0_DESC		"Performance Monitors Event Type Registers - 28"
#define AARCH64_PMEVTYPER_29_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b101)
#define AARCH64_PMEVTYPER_29_EL0_NAME		"PMEVTYPER_29_EL0"
#define AARCH64_PMEVTYPER_29_EL0_DESC		"Performance Monitors Event Type Registers - 29"
#define AARCH64_PMEVTYPER_30_EL0	__AARCH64_SYS_REG(0b11, 0b011, 0b1110, 0b1111, 0b110)
#define AARCH64_PMEVTYPER_30_EL0_NAME		"PMEVTYPER_30_EL0"
#define AARCH64_PMEVTYPER_30_EL0_DESC		"Performance Monitors Event Type Registers - 30"

#define AARCH64_PMIAR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1110, 0b111)
#define AARCH64_PMIAR_EL1_NAME			"PMIAR_EL1"
#define AARCH64_PMIAR_EL1_DESC			"Performance Monitors Instruction Address Register"

#define AARCH64_PMICFILTR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b0110, 0b000)
#define AARCH64_PMICFILTR_EL0_NAME		"PMICFILTR_EL0"
#define AARCH64_PMICFILTR_EL0_DESC		"Performance Monitors Instruction Counter Filter Register"

#define AARCH64_PMICNTR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b0100, 0b000)
#define AARCH64_PMICNTR_EL0_NAME		"PMICNTR_EL0"
#define AARCH64_PMICNTR_EL0_DESC		"Performance Monitors Instruction Counter Register"

#define AARCH64_PMICNTSVR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1110, 0b1100, 0b000)
#define AARCH64_PMICNTSVR_EL1_NAME		"PMICNTSVR_EL1"
#define AARCH64_PMICNTSVR_EL1_DESC		"Performance Monitors Instruction Count Saved Value Register"

#define AARCH64_PMINTENCLR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1110, 0b010)
#define AARCH64_PMINTENCLR_EL1_NAME		"PMINTENCLR_EL1"
#define AARCH64_PMINTENCLR_EL1_DESC		"Performance Monitors Interrupt Enable Clear register"

#define AARCH64_PMINTENSET_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1110, 0b001)
#define AARCH64_PMINTENSET_EL1_NAME		"PMINTENSET_EL1"
#define AARCH64_PMINTENSET_EL1_DESC		"Performance Monitors Interrupt Enable Set register"

#define AARCH64_PMMIR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1110, 0b110)
#define AARCH64_PMMIR_EL1_NAME			"PMMIR_EL1"
#define AARCH64_PMMIR_EL1_DESC			"Performance Monitors Machine Identification Register"

#define AARCH64_PMOVSCLR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1100, 0b011)
#define AARCH64_PMOVSCLR_EL0_NAME		"PMOVSCLR_EL0"
#define AARCH64_PMOVSCLR_EL0_DESC		"Performance Monitors Overflow Flag Status Clear Register"

#define AARCH64_PMOVSSET_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1110, 0b011)
#define AARCH64_PMOVSSET_EL0_NAME		"PMOVSSET_EL0"
#define AARCH64_PMOVSSET_EL0_DESC		"Performance Monitors Overflow Flag Status Set register"

#define AARCH64_PMSCR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1001, 0b1001, 0b000)
#define AARCH64_PMSCR_EL12_NAME			"PMSCR_EL12"
#define AARCH64_PMSCR_EL12_DESC			"Statistical Profiling Control Register (EL1)"

#define AARCH64_PMSCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1001, 0b1001, 0b000)
#define AARCH64_PMSCR_EL2_NAME			"PMSCR_EL2"
#define AARCH64_PMSCR_EL2_DESC			"Statistical Profiling Control Register (EL2)"

#define AARCH64_PMSDSFR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1010, 0b100)
#define AARCH64_PMSDSFR_EL1_NAME		"PMSDSFR_EL1"
#define AARCH64_PMSDSFR_EL1_DESC		"Sampling Data Source Filter Register"

#define AARCH64_PMSELR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1100, 0b101)
#define AARCH64_PMSELR_EL0_NAME			"PMSELR_EL0"
#define AARCH64_PMSELR_EL0_DESC			"Performance Monitors Event Counter Selection Register"

#define AARCH64_PMSEVFR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1001, 0b101)
#define AARCH64_PMSEVFR_EL1_NAME		"PMSEVFR_EL1"
#define AARCH64_PMSEVFR_EL1_DESC		"Sampling Event Filter Register"

#define AARCH64_PMSFCR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1001, 0b100)
#define AARCH64_PMSFCR_EL1_NAME			"PMSFCR_EL1"
#define AARCH64_PMSFCR_EL1_DESC			"Sampling Filter Control Register"

#define AARCH64_PMSICR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1001, 0b010)
#define AARCH64_PMSICR_EL1_NAME			"PMSICR_EL1"
#define AARCH64_PMSICR_EL1_DESC			"Sampling Interval Counter Register"

#define AARCH64_PMSIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1001, 0b111)
#define AARCH64_PMSIDR_EL1_NAME			"PMSIDR_EL1"
#define AARCH64_PMSIDR_EL1_DESC			"Sampling Profiling ID Register"

#define AARCH64_PMSIRR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1001, 0b011)
#define AARCH64_PMSIRR_EL1_NAME			"PMSIRR_EL1"
#define AARCH64_PMSIRR_EL1_DESC			"Sampling Interval Reload Register"

#define AARCH64_PMSLATFR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1001, 0b110)
#define AARCH64_PMSLATFR_EL1_NAME		"PMSLATFR_EL1"
#define AARCH64_PMSLATFR_EL1_DESC		"Sampling Latency Filter Register"

#define AARCH64_PMSNEVFR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1001, 0b001)
#define AARCH64_PMSNEVFR_EL1_NAME		"PMSNEVFR_EL1"
#define AARCH64_PMSNEVFR_EL1_DESC		"Sampling Inverted Event Filter Register"

#define AARCH64_PMSSCR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1101, 0b011)
#define AARCH64_PMSSCR_EL1_NAME			"PMSSCR_EL1"
#define AARCH64_PMSSCR_EL1_DESC			"Performance Monitors Snapshot Status and Capture Register"

#define AARCH64_PMUACR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1110, 0b100)
#define AARCH64_PMUACR_EL1_NAME			"PMUACR_EL1"
#define AARCH64_PMUACR_EL1_DESC			"Performance Monitors User Access Control Register"

#define AARCH64_PMUSERENR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1110, 0b000)
#define AARCH64_PMUSERENR_EL0_NAME		"PMUSERENR_EL0"
#define AARCH64_PMUSERENR_EL0_DESC		"Performance Monitors User Enable Register"

#define AARCH64_PMXEVCNTR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1101, 0b010)
#define AARCH64_PMXEVCNTR_EL0_NAME		"PMXEVCNTR_EL0"
#define AARCH64_PMXEVCNTR_EL0_DESC		"Performance Monitors Selected Event Count Register"

#define AARCH64_PMXEVTYPER_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1001, 0b1101, 0b001)
#define AARCH64_PMXEVTYPER_EL0_NAME		"PMXEVTYPER_EL0"
#define AARCH64_PMXEVTYPER_EL0_DESC		"Performance Monitors Selected Event Type Register"

#define AARCH64_PM			__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0011, 0b001)
#define AARCH64_PM_NAME			"PM"
#define AARCH64_PM_DESC			"PMU Exception Mask"

#define AARCH64_POR_EL0			__AARCH64_SYS_REG(0b11, 0b011, 0b1010, 0b0010, 0b100)
#define AARCH64_POR_EL0_NAME			"POR_EL0"
#define AARCH64_POR_EL0_DESC			"Permission Overlay Register 0 (EL0)"

#define AARCH64_POR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1010, 0b0010, 0b100)
#define AARCH64_POR_EL12_NAME			"POR_EL12"
#define AARCH64_POR_EL12_DESC			"Permission Overlay Register 1 (EL1)"

#define AARCH64_POR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0010, 0b100)
#define AARCH64_POR_EL2_NAME			"POR_EL2"
#define AARCH64_POR_EL2_DESC			"Permission Overlay Register 2 (EL2)"

#define AARCH64_POR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b1010, 0b0010, 0b100)
#define AARCH64_POR_EL3_NAME			"POR_EL3"
#define AARCH64_POR_EL3_DESC			"Permission Overlay Register 3 (EL3)"

#define AARCH64_RCWMASK_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1101, 0b0000, 0b110)
#define AARCH64_RCWMASK_EL1_NAME		"RCWMASK_EL1"
#define AARCH64_RCWMASK_EL1_DESC		"Read Check Write Instruction Mask (EL1)"

#define AARCH64_RCWSMASK_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1101, 0b0000, 0b011)
#define AARCH64_RCWSMASK_EL1_NAME		"RCWSMASK_EL1"
#define AARCH64_RCWSMASK_EL1_DESC		"Software Read Check Write Instruction Mask (EL1)"

#define AARCH64_REVIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0000, 0b0000, 0b110)
#define AARCH64_REVIDR_EL1_NAME			"REVIDR_EL1"
#define AARCH64_REVIDR_EL1_DESC			"Revision ID Register"

#define AARCH64_RGSR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0000, 0b101)
#define AARCH64_RGSR_EL1_NAME			"RGSR_EL1"
#define AARCH64_RGSR_EL1_DESC			"Random Allocation Tag Seed Register."

#define AARCH64_RMR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b0000, 0b010)
#define AARCH64_RMR_EL1_NAME			"RMR_EL1"
#define AARCH64_RMR_EL1_DESC			"Reset Management Register (EL1)"

#define AARCH64_RMR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b0000, 0b010)
#define AARCH64_RMR_EL2_NAME			"RMR_EL2"
#define AARCH64_RMR_EL2_DESC			"Reset Management Register (EL2)"

#define AARCH64_RMR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b1100, 0b0000, 0b010)
#define AARCH64_RMR_EL3_NAME			"RMR_EL3"
#define AARCH64_RMR_EL3_DESC			"Reset Management Register (EL3)"

#define AARCH64_RNDRRS			__AARCH64_SYS_REG(0b11, 0b011, 0b0010, 0b0100, 0b001)
#define AARCH64_RNDRRS_NAME			"RNDRRS"
#define AARCH64_RNDRRS_DESC			"Reseeded Random Number"

#define AARCH64_RNDR			__AARCH64_SYS_REG(0b11, 0b011, 0b0010, 0b0100, 0b000)
#define AARCH64_RNDR_NAME			"RNDR"
#define AARCH64_RNDR_DESC			"Random Number"

#define AARCH64_RVBAR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b0000, 0b001)
#define AARCH64_RVBAR_EL1_NAME			"RVBAR_EL1"
#define AARCH64_RVBAR_EL1_DESC			"Reset Vector Base Address Register (if EL2 and EL3 not implemented)"

#define AARCH64_RVBAR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b0000, 0b001)
#define AARCH64_RVBAR_EL2_NAME			"RVBAR_EL2"
#define AARCH64_RVBAR_EL2_DESC			"Reset Vector Base Address Register (if EL3 not implemented)"

#define AARCH64_RVBAR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1100, 0b0000, 0b001)
#define AARCH64_RVBAR_EL3_NAME			"RVBAR_EL3"
#define AARCH64_RVBAR_EL3_DESC			"Reset Vector Base Address Register (if EL3 implemented)"

#define AARCH64_S2PIR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b0010, 0b101)
#define AARCH64_S2PIR_EL2_NAME			"S2PIR_EL2"
#define AARCH64_S2PIR_EL2_DESC			"Stage 2 Permission Indirection Register (EL2)"

#define AARCH64_S2POR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1010, 0b0010, 0b101)
#define AARCH64_S2POR_EL1_NAME			"S2POR_EL1"
#define AARCH64_S2POR_EL1_DESC			"Stage 2 Permission Overlay Register (EL1)"

#define AARCH64_SCR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0001, 0b000)
#define AARCH64_SCR_EL3_NAME			"SCR_EL3"
#define AARCH64_SCR_EL3_DESC			"Secure Configuration Register"

#define AARCH64_SCTLR2_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0001, 0b0000, 0b011)
#define AARCH64_SCTLR2_EL12_NAME		"SCTLR2_EL12"
#define AARCH64_SCTLR2_EL12_DESC		"System Control Register (EL1)"

#define AARCH64_SCTLR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0000, 0b011)
#define AARCH64_SCTLR2_EL2_NAME			"SCTLR2_EL2"
#define AARCH64_SCTLR2_EL2_DESC			"System Control Register (EL2)"

#define AARCH64_SCTLR2_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0000, 0b011)
#define AARCH64_SCTLR2_EL3_NAME			"SCTLR2_EL3"
#define AARCH64_SCTLR2_EL3_DESC			"System Control Register (EL3)"

#define AARCH64_SCTLR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0000, 0b000)
#define AARCH64_SCTLR_EL1_NAME			"SCTLR_EL1"
#define AARCH64_SCTLR_EL1_DESC			"System Control Register (EL1)"

#define AARCH64_SCTLR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0001, 0b0000, 0b000)
#define AARCH64_SCTLR_EL12_NAME			"SCTLR_EL12"
#define AARCH64_SCTLR_EL12_DESC			"System Control Register (EL1)"

#define AARCH64_SCTLR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0000, 0b000)
#define AARCH64_SCTLR_EL2_NAME			"SCTLR_EL2"
#define AARCH64_SCTLR_EL2_DESC			"System Control Register (EL2)"

#define AARCH64_SCTLR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0000, 0b000)
#define AARCH64_SCTLR_EL3_NAME			"SCTLR_EL3"
#define AARCH64_SCTLR_EL3_DESC			"System Control Register (EL3)"

#define AARCH64_SCXTNUM_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0000, 0b111)
#define AARCH64_SCXTNUM_EL0_NAME		"SCXTNUM_EL0"
#define AARCH64_SCXTNUM_EL0_DESC		"EL0 Read/Write Software Context Number"

#define AARCH64_SCXTNUM_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1101, 0b0000, 0b111)
#define AARCH64_SCXTNUM_EL1_NAME		"SCXTNUM_EL1"
#define AARCH64_SCXTNUM_EL1_DESC		"EL1 Read/Write Software Context Number"

#define AARCH64_SCXTNUM_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1101, 0b0000, 0b111)
#define AARCH64_SCXTNUM_EL12_NAME		"SCXTNUM_EL12"
#define AARCH64_SCXTNUM_EL12_DESC		"EL1 Read/Write Software Context Number"

#define AARCH64_SCXTNUM_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b0000, 0b111)
#define AARCH64_SCXTNUM_EL2_NAME		"SCXTNUM_EL2"
#define AARCH64_SCXTNUM_EL2_DESC		"EL2 Read/Write Software Context Number"

#define AARCH64_SCXTNUM_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1101, 0b0000, 0b111)
#define AARCH64_SCXTNUM_EL3_NAME		"SCXTNUM_EL3"
#define AARCH64_SCXTNUM_EL3_DESC		"EL3 Read/Write Software Context Number"

#define AARCH64_SDER32_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0011, 0b001)
#define AARCH64_SDER32_EL2_NAME			"SDER32_EL2"
#define AARCH64_SDER32_EL2_DESC			"AArch32 Secure Debug Enable Register"

#define AARCH64_SDER32_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0001, 0b001)
#define AARCH64_SDER32_EL3_NAME			"SDER32_EL3"
#define AARCH64_SDER32_EL3_DESC			"AArch32 Secure Debug Enable Register"

#define AARCH64_SMCR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0010, 0b110)
#define AARCH64_SMCR_EL1_NAME			"SMCR_EL1"
#define AARCH64_SMCR_EL1_DESC			"SME Control Register (EL1)"

#define AARCH64_SMCR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0001, 0b0010, 0b110)
#define AARCH64_SMCR_EL12_NAME			"SMCR_EL12"
#define AARCH64_SMCR_EL12_DESC			"SME Control Register (EL1)"

#define AARCH64_SMCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0010, 0b110)
#define AARCH64_SMCR_EL2_NAME			"SMCR_EL2"
#define AARCH64_SMCR_EL2_DESC			"SME Control Register (EL2)"

#define AARCH64_SMCR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0010, 0b110)
#define AARCH64_SMCR_EL3_NAME			"SMCR_EL3"
#define AARCH64_SMCR_EL3_DESC			"SME Control Register (EL3)"

#define AARCH64_SMIDR_EL1		__AARCH64_SYS_REG(0b11, 0b001, 0b0000, 0b0000, 0b110)
#define AARCH64_SMIDR_EL1_NAME			"SMIDR_EL1"
#define AARCH64_SMIDR_EL1_DESC			"Streaming Mode Identification Register"

#define AARCH64_SMPRI_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0010, 0b100)
#define AARCH64_SMPRI_EL1_NAME			"SMPRI_EL1"
#define AARCH64_SMPRI_EL1_DESC			"Streaming Mode Priority Register"

#define AARCH64_SMPRIMAP_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0010, 0b101)
#define AARCH64_SMPRIMAP_EL2_NAME		"SMPRIMAP_EL2"
#define AARCH64_SMPRIMAP_EL2_DESC		"Streaming Mode Priority Mapping Register"

#define AARCH64_SP_EL0			__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0001, 0b000)
#define AARCH64_SP_EL0_NAME			"SP_EL0"
#define AARCH64_SP_EL0_DESC			"Stack Pointer (EL0)"

#define AARCH64_SP_EL1			__AARCH64_SYS_REG(0b11, 0b100, 0b0100, 0b0001, 0b000)
#define AARCH64_SP_EL1_NAME			"SP_EL1"
#define AARCH64_SP_EL1_DESC			"Stack Pointer (EL1)"

#define AARCH64_SP_EL2			__AARCH64_SYS_REG(0b11, 0b110, 0b0100, 0b0001, 0b000)
#define AARCH64_SP_EL2_NAME			"SP_EL2"
#define AARCH64_SP_EL2_DESC			"Stack Pointer (EL2)"

#define AARCH64_SPMACCESSR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1101, 0b011)
#define AARCH64_SPMACCESSR_EL1_NAME		"SPMACCESSR_EL1"
#define AARCH64_SPMACCESSR_EL1_DESC		"System Performance Monitors Access Register (EL1)"

#define AARCH64_SPMACCESSR_EL12		__AARCH64_SYS_REG(0b10, 0b101, 0b1001, 0b1101, 0b011)
#define AARCH64_SPMACCESSR_EL12_NAME		"SPMACCESSR_EL12"
#define AARCH64_SPMACCESSR_EL12_DESC		"System Performance Monitors Access Register (EL1)"

#define AARCH64_SPMACCESSR_EL2		__AARCH64_SYS_REG(0b10, 0b100, 0b1001, 0b1101, 0b011)
#define AARCH64_SPMACCESSR_EL2_NAME		"SPMACCESSR_EL2"
#define AARCH64_SPMACCESSR_EL2_DESC		"System Performance Monitors Access Register (EL2)"

#define AARCH64_SPMACCESSR_EL3		__AARCH64_SYS_REG(0b10, 0b110, 0b1001, 0b1101, 0b011)
#define AARCH64_SPMACCESSR_EL3_NAME		"SPMACCESSR_EL3"
#define AARCH64_SPMACCESSR_EL3_DESC		"System Performance Monitors Access Register (EL3)"

#define AARCH64_SPMCFGR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1101, 0b111)
#define AARCH64_SPMCFGR_EL1_NAME		"SPMCFGR_EL1"
#define AARCH64_SPMCFGR_EL1_DESC		"System Performance Monitors Configuration Register"

#define AARCH64_SPMCGCR_0_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1101, 0b000)
#define AARCH64_SPMCGCR_0_EL1_NAME		"SPMCGCR_0_EL1"
#define AARCH64_SPMCGCR_0_EL1_DESC		"Counter Group Configuration Register <n> - 0"
#define AARCH64_SPMCGCR_1_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1101, 0b001)
#define AARCH64_SPMCGCR_1_EL1_NAME		"SPMCGCR_1_EL1"
#define AARCH64_SPMCGCR_1_EL1_DESC		"Counter Group Configuration Register <n> - 1"

#define AARCH64_SPMCNTENCLR_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1001, 0b1100, 0b010)
#define AARCH64_SPMCNTENCLR_EL0_NAME		"SPMCNTENCLR_EL0"
#define AARCH64_SPMCNTENCLR_EL0_DESC		"System Performance Monitors Count Enable Clear Register"

#define AARCH64_SPMCNTENSET_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1001, 0b1100, 0b001)
#define AARCH64_SPMCNTENSET_EL0_NAME		"SPMCNTENSET_EL0"
#define AARCH64_SPMCNTENSET_EL0_DESC		"System Performance Monitors Count Enable Set Register"

#define AARCH64_SPMCR_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1001, 0b1100, 0b000)
#define AARCH64_SPMCR_EL0_NAME			"SPMCR_EL0"
#define AARCH64_SPMCR_EL0_DESC			"System Performance Monitor Control Register"

#define AARCH64_SPMDEVAFF_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1101, 0b110)
#define AARCH64_SPMDEVAFF_EL1_NAME		"SPMDEVAFF_EL1"
#define AARCH64_SPMDEVAFF_EL1_DESC		"System Performance Monitors Device Affinity Register"

#define AARCH64_SPMDEVARCH_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1101, 0b101)
#define AARCH64_SPMDEVARCH_EL1_NAME		"SPMDEVARCH_EL1"
#define AARCH64_SPMDEVARCH_EL1_DESC		"System Performance Monitors Device Architecture Register"

#define AARCH64_SPMEVCNTR_0_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b000)
#define AARCH64_SPMEVCNTR_0_EL0_NAME		"SPMEVCNTR_0_EL0"
#define AARCH64_SPMEVCNTR_0_EL0_DESC		"System Performance Monitors Event Count Register - 0"
#define AARCH64_SPMEVCNTR_1_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b001)
#define AARCH64_SPMEVCNTR_1_EL0_NAME		"SPMEVCNTR_1_EL0"
#define AARCH64_SPMEVCNTR_1_EL0_DESC		"System Performance Monitors Event Count Register - 1"
#define AARCH64_SPMEVCNTR_2_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b010)
#define AARCH64_SPMEVCNTR_2_EL0_NAME		"SPMEVCNTR_2_EL0"
#define AARCH64_SPMEVCNTR_2_EL0_DESC		"System Performance Monitors Event Count Register - 2"
#define AARCH64_SPMEVCNTR_3_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b011)
#define AARCH64_SPMEVCNTR_3_EL0_NAME		"SPMEVCNTR_3_EL0"
#define AARCH64_SPMEVCNTR_3_EL0_DESC		"System Performance Monitors Event Count Register - 3"
#define AARCH64_SPMEVCNTR_4_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b100)
#define AARCH64_SPMEVCNTR_4_EL0_NAME		"SPMEVCNTR_4_EL0"
#define AARCH64_SPMEVCNTR_4_EL0_DESC		"System Performance Monitors Event Count Register - 4"
#define AARCH64_SPMEVCNTR_5_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b101)
#define AARCH64_SPMEVCNTR_5_EL0_NAME		"SPMEVCNTR_5_EL0"
#define AARCH64_SPMEVCNTR_5_EL0_DESC		"System Performance Monitors Event Count Register - 5"
#define AARCH64_SPMEVCNTR_6_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b110)
#define AARCH64_SPMEVCNTR_6_EL0_NAME		"SPMEVCNTR_6_EL0"
#define AARCH64_SPMEVCNTR_6_EL0_DESC		"System Performance Monitors Event Count Register - 6"
#define AARCH64_SPMEVCNTR_7_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0000, 0b111)
#define AARCH64_SPMEVCNTR_7_EL0_NAME		"SPMEVCNTR_7_EL0"
#define AARCH64_SPMEVCNTR_7_EL0_DESC		"System Performance Monitors Event Count Register - 7"
#define AARCH64_SPMEVCNTR_8_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b000)
#define AARCH64_SPMEVCNTR_8_EL0_NAME		"SPMEVCNTR_8_EL0"
#define AARCH64_SPMEVCNTR_8_EL0_DESC		"System Performance Monitors Event Count Register - 8"
#define AARCH64_SPMEVCNTR_9_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b001)
#define AARCH64_SPMEVCNTR_9_EL0_NAME		"SPMEVCNTR_9_EL0"
#define AARCH64_SPMEVCNTR_9_EL0_DESC		"System Performance Monitors Event Count Register - 9"
#define AARCH64_SPMEVCNTR_10_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b010)
#define AARCH64_SPMEVCNTR_10_EL0_NAME		"SPMEVCNTR_10_EL0"
#define AARCH64_SPMEVCNTR_10_EL0_DESC		"System Performance Monitors Event Count Register - 10"
#define AARCH64_SPMEVCNTR_11_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b011)
#define AARCH64_SPMEVCNTR_11_EL0_NAME		"SPMEVCNTR_11_EL0"
#define AARCH64_SPMEVCNTR_11_EL0_DESC		"System Performance Monitors Event Count Register - 11"
#define AARCH64_SPMEVCNTR_12_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b100)
#define AARCH64_SPMEVCNTR_12_EL0_NAME		"SPMEVCNTR_12_EL0"
#define AARCH64_SPMEVCNTR_12_EL0_DESC		"System Performance Monitors Event Count Register - 12"
#define AARCH64_SPMEVCNTR_13_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b101)
#define AARCH64_SPMEVCNTR_13_EL0_NAME		"SPMEVCNTR_13_EL0"
#define AARCH64_SPMEVCNTR_13_EL0_DESC		"System Performance Monitors Event Count Register - 13"
#define AARCH64_SPMEVCNTR_14_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b110)
#define AARCH64_SPMEVCNTR_14_EL0_NAME		"SPMEVCNTR_14_EL0"
#define AARCH64_SPMEVCNTR_14_EL0_DESC		"System Performance Monitors Event Count Register - 14"
#define AARCH64_SPMEVCNTR_15_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0001, 0b111)
#define AARCH64_SPMEVCNTR_15_EL0_NAME		"SPMEVCNTR_15_EL0"
#define AARCH64_SPMEVCNTR_15_EL0_DESC		"System Performance Monitors Event Count Register - 15"

#define AARCH64_SPMEVFILT2R_0_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b000)
#define AARCH64_SPMEVFILT2R_0_EL0_NAME		"SPMEVFILT2R_0_EL0"
#define AARCH64_SPMEVFILT2R_0_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 0"
#define AARCH64_SPMEVFILT2R_1_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b001)
#define AARCH64_SPMEVFILT2R_1_EL0_NAME		"SPMEVFILT2R_1_EL0"
#define AARCH64_SPMEVFILT2R_1_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 1"
#define AARCH64_SPMEVFILT2R_2_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b010)
#define AARCH64_SPMEVFILT2R_2_EL0_NAME		"SPMEVFILT2R_2_EL0"
#define AARCH64_SPMEVFILT2R_2_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 2"
#define AARCH64_SPMEVFILT2R_3_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b011)
#define AARCH64_SPMEVFILT2R_3_EL0_NAME		"SPMEVFILT2R_3_EL0"
#define AARCH64_SPMEVFILT2R_3_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 3"
#define AARCH64_SPMEVFILT2R_4_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b100)
#define AARCH64_SPMEVFILT2R_4_EL0_NAME		"SPMEVFILT2R_4_EL0"
#define AARCH64_SPMEVFILT2R_4_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 4"
#define AARCH64_SPMEVFILT2R_5_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b101)
#define AARCH64_SPMEVFILT2R_5_EL0_NAME		"SPMEVFILT2R_5_EL0"
#define AARCH64_SPMEVFILT2R_5_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 5"
#define AARCH64_SPMEVFILT2R_6_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b110)
#define AARCH64_SPMEVFILT2R_6_EL0_NAME		"SPMEVFILT2R_6_EL0"
#define AARCH64_SPMEVFILT2R_6_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 6"
#define AARCH64_SPMEVFILT2R_7_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0110, 0b111)
#define AARCH64_SPMEVFILT2R_7_EL0_NAME		"SPMEVFILT2R_7_EL0"
#define AARCH64_SPMEVFILT2R_7_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 7"
#define AARCH64_SPMEVFILT2R_8_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b000)
#define AARCH64_SPMEVFILT2R_8_EL0_NAME		"SPMEVFILT2R_8_EL0"
#define AARCH64_SPMEVFILT2R_8_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 8"
#define AARCH64_SPMEVFILT2R_9_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b001)
#define AARCH64_SPMEVFILT2R_9_EL0_NAME		"SPMEVFILT2R_9_EL0"
#define AARCH64_SPMEVFILT2R_9_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 9"
#define AARCH64_SPMEVFILT2R_10_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b010)
#define AARCH64_SPMEVFILT2R_10_EL0_NAME		"SPMEVFILT2R_10_EL0"
#define AARCH64_SPMEVFILT2R_10_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 10"
#define AARCH64_SPMEVFILT2R_11_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b011)
#define AARCH64_SPMEVFILT2R_11_EL0_NAME		"SPMEVFILT2R_11_EL0"
#define AARCH64_SPMEVFILT2R_11_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 11"
#define AARCH64_SPMEVFILT2R_12_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b100)
#define AARCH64_SPMEVFILT2R_12_EL0_NAME		"SPMEVFILT2R_12_EL0"
#define AARCH64_SPMEVFILT2R_12_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 12"
#define AARCH64_SPMEVFILT2R_13_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b101)
#define AARCH64_SPMEVFILT2R_13_EL0_NAME		"SPMEVFILT2R_13_EL0"
#define AARCH64_SPMEVFILT2R_13_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 13"
#define AARCH64_SPMEVFILT2R_14_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b110)
#define AARCH64_SPMEVFILT2R_14_EL0_NAME		"SPMEVFILT2R_14_EL0"
#define AARCH64_SPMEVFILT2R_14_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 14"
#define AARCH64_SPMEVFILT2R_15_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0111, 0b111)
#define AARCH64_SPMEVFILT2R_15_EL0_NAME		"SPMEVFILT2R_15_EL0"
#define AARCH64_SPMEVFILT2R_15_EL0_DESC		"System Performance Monitors Event Filter Control Register 2 - 15"

#define AARCH64_SPMEVFILTR_0_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b000)
#define AARCH64_SPMEVFILTR_0_EL0_NAME		"SPMEVFILTR_0_EL0"
#define AARCH64_SPMEVFILTR_0_EL0_DESC		"System Performance Monitors Event Filter Control Register - 0"
#define AARCH64_SPMEVFILTR_1_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b001)
#define AARCH64_SPMEVFILTR_1_EL0_NAME		"SPMEVFILTR_1_EL0"
#define AARCH64_SPMEVFILTR_1_EL0_DESC		"System Performance Monitors Event Filter Control Register - 1"
#define AARCH64_SPMEVFILTR_2_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b010)
#define AARCH64_SPMEVFILTR_2_EL0_NAME		"SPMEVFILTR_2_EL0"
#define AARCH64_SPMEVFILTR_2_EL0_DESC		"System Performance Monitors Event Filter Control Register - 2"
#define AARCH64_SPMEVFILTR_3_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b011)
#define AARCH64_SPMEVFILTR_3_EL0_NAME		"SPMEVFILTR_3_EL0"
#define AARCH64_SPMEVFILTR_3_EL0_DESC		"System Performance Monitors Event Filter Control Register - 3"
#define AARCH64_SPMEVFILTR_4_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b100)
#define AARCH64_SPMEVFILTR_4_EL0_NAME		"SPMEVFILTR_4_EL0"
#define AARCH64_SPMEVFILTR_4_EL0_DESC		"System Performance Monitors Event Filter Control Register - 4"
#define AARCH64_SPMEVFILTR_5_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b101)
#define AARCH64_SPMEVFILTR_5_EL0_NAME		"SPMEVFILTR_5_EL0"
#define AARCH64_SPMEVFILTR_5_EL0_DESC		"System Performance Monitors Event Filter Control Register - 5"
#define AARCH64_SPMEVFILTR_6_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b110)
#define AARCH64_SPMEVFILTR_6_EL0_NAME		"SPMEVFILTR_6_EL0"
#define AARCH64_SPMEVFILTR_6_EL0_DESC		"System Performance Monitors Event Filter Control Register - 6"
#define AARCH64_SPMEVFILTR_7_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0100, 0b111)
#define AARCH64_SPMEVFILTR_7_EL0_NAME		"SPMEVFILTR_7_EL0"
#define AARCH64_SPMEVFILTR_7_EL0_DESC		"System Performance Monitors Event Filter Control Register - 7"
#define AARCH64_SPMEVFILTR_8_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b000)
#define AARCH64_SPMEVFILTR_8_EL0_NAME		"SPMEVFILTR_8_EL0"
#define AARCH64_SPMEVFILTR_8_EL0_DESC		"System Performance Monitors Event Filter Control Register - 8"
#define AARCH64_SPMEVFILTR_9_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b001)
#define AARCH64_SPMEVFILTR_9_EL0_NAME		"SPMEVFILTR_9_EL0"
#define AARCH64_SPMEVFILTR_9_EL0_DESC		"System Performance Monitors Event Filter Control Register - 9"
#define AARCH64_SPMEVFILTR_10_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b010)
#define AARCH64_SPMEVFILTR_10_EL0_NAME		"SPMEVFILTR_10_EL0"
#define AARCH64_SPMEVFILTR_10_EL0_DESC		"System Performance Monitors Event Filter Control Register - 10"
#define AARCH64_SPMEVFILTR_11_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b011)
#define AARCH64_SPMEVFILTR_11_EL0_NAME		"SPMEVFILTR_11_EL0"
#define AARCH64_SPMEVFILTR_11_EL0_DESC		"System Performance Monitors Event Filter Control Register - 11"
#define AARCH64_SPMEVFILTR_12_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b100)
#define AARCH64_SPMEVFILTR_12_EL0_NAME		"SPMEVFILTR_12_EL0"
#define AARCH64_SPMEVFILTR_12_EL0_DESC		"System Performance Monitors Event Filter Control Register - 12"
#define AARCH64_SPMEVFILTR_13_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b101)
#define AARCH64_SPMEVFILTR_13_EL0_NAME		"SPMEVFILTR_13_EL0"
#define AARCH64_SPMEVFILTR_13_EL0_DESC		"System Performance Monitors Event Filter Control Register - 13"
#define AARCH64_SPMEVFILTR_14_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b110)
#define AARCH64_SPMEVFILTR_14_EL0_NAME		"SPMEVFILTR_14_EL0"
#define AARCH64_SPMEVFILTR_14_EL0_DESC		"System Performance Monitors Event Filter Control Register - 14"
#define AARCH64_SPMEVFILTR_15_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0101, 0b111)
#define AARCH64_SPMEVFILTR_15_EL0_NAME		"SPMEVFILTR_15_EL0"
#define AARCH64_SPMEVFILTR_15_EL0_DESC		"System Performance Monitors Event Filter Control Register - 15"

#define AARCH64_SPMEVTYPER_0_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b000)
#define AARCH64_SPMEVTYPER_0_EL0_NAME		"SPMEVTYPER_0_EL0"
#define AARCH64_SPMEVTYPER_0_EL0_DESC		"System Performance Monitors Event Type Register - 0"
#define AARCH64_SPMEVTYPER_1_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b001)
#define AARCH64_SPMEVTYPER_1_EL0_NAME		"SPMEVTYPER_1_EL0"
#define AARCH64_SPMEVTYPER_1_EL0_DESC		"System Performance Monitors Event Type Register - 1"
#define AARCH64_SPMEVTYPER_2_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b010)
#define AARCH64_SPMEVTYPER_2_EL0_NAME		"SPMEVTYPER_2_EL0"
#define AARCH64_SPMEVTYPER_2_EL0_DESC		"System Performance Monitors Event Type Register - 2"
#define AARCH64_SPMEVTYPER_3_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b011)
#define AARCH64_SPMEVTYPER_3_EL0_NAME		"SPMEVTYPER_3_EL0"
#define AARCH64_SPMEVTYPER_3_EL0_DESC		"System Performance Monitors Event Type Register - 3"
#define AARCH64_SPMEVTYPER_4_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b100)
#define AARCH64_SPMEVTYPER_4_EL0_NAME		"SPMEVTYPER_4_EL0"
#define AARCH64_SPMEVTYPER_4_EL0_DESC		"System Performance Monitors Event Type Register - 4"
#define AARCH64_SPMEVTYPER_5_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b101)
#define AARCH64_SPMEVTYPER_5_EL0_NAME		"SPMEVTYPER_5_EL0"
#define AARCH64_SPMEVTYPER_5_EL0_DESC		"System Performance Monitors Event Type Register - 5"
#define AARCH64_SPMEVTYPER_6_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b110)
#define AARCH64_SPMEVTYPER_6_EL0_NAME		"SPMEVTYPER_6_EL0"
#define AARCH64_SPMEVTYPER_6_EL0_DESC		"System Performance Monitors Event Type Register - 6"
#define AARCH64_SPMEVTYPER_7_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0010, 0b111)
#define AARCH64_SPMEVTYPER_7_EL0_NAME		"SPMEVTYPER_7_EL0"
#define AARCH64_SPMEVTYPER_7_EL0_DESC		"System Performance Monitors Event Type Register - 7"
#define AARCH64_SPMEVTYPER_8_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b000)
#define AARCH64_SPMEVTYPER_8_EL0_NAME		"SPMEVTYPER_8_EL0"
#define AARCH64_SPMEVTYPER_8_EL0_DESC		"System Performance Monitors Event Type Register - 8"
#define AARCH64_SPMEVTYPER_9_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b001)
#define AARCH64_SPMEVTYPER_9_EL0_NAME		"SPMEVTYPER_9_EL0"
#define AARCH64_SPMEVTYPER_9_EL0_DESC		"System Performance Monitors Event Type Register - 9"
#define AARCH64_SPMEVTYPER_10_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b010)
#define AARCH64_SPMEVTYPER_10_EL0_NAME		"SPMEVTYPER_10_EL0"
#define AARCH64_SPMEVTYPER_10_EL0_DESC		"System Performance Monitors Event Type Register - 10"
#define AARCH64_SPMEVTYPER_11_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b011)
#define AARCH64_SPMEVTYPER_11_EL0_NAME		"SPMEVTYPER_11_EL0"
#define AARCH64_SPMEVTYPER_11_EL0_DESC		"System Performance Monitors Event Type Register - 11"
#define AARCH64_SPMEVTYPER_12_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b100)
#define AARCH64_SPMEVTYPER_12_EL0_NAME		"SPMEVTYPER_12_EL0"
#define AARCH64_SPMEVTYPER_12_EL0_DESC		"System Performance Monitors Event Type Register - 12"
#define AARCH64_SPMEVTYPER_13_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b101)
#define AARCH64_SPMEVTYPER_13_EL0_NAME		"SPMEVTYPER_13_EL0"
#define AARCH64_SPMEVTYPER_13_EL0_DESC		"System Performance Monitors Event Type Register - 13"
#define AARCH64_SPMEVTYPER_14_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b110)
#define AARCH64_SPMEVTYPER_14_EL0_NAME		"SPMEVTYPER_14_EL0"
#define AARCH64_SPMEVTYPER_14_EL0_DESC		"System Performance Monitors Event Type Register - 14"
#define AARCH64_SPMEVTYPER_15_EL0	__AARCH64_SYS_REG(0b10, 0b011, 0b1110, 0b0011, 0b111)
#define AARCH64_SPMEVTYPER_15_EL0_NAME		"SPMEVTYPER_15_EL0"
#define AARCH64_SPMEVTYPER_15_EL0_DESC		"System Performance Monitors Event Type Register - 15"

#define AARCH64_SPMIIDR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1101, 0b100)
#define AARCH64_SPMIIDR_EL1_NAME		"SPMIIDR_EL1"
#define AARCH64_SPMIIDR_EL1_DESC		"Implementation Identification Register"

#define AARCH64_SPMINTENCLR_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1110, 0b010)
#define AARCH64_SPMINTENCLR_EL1_NAME		"SPMINTENCLR_EL1"
#define AARCH64_SPMINTENCLR_EL1_DESC		"System Performance Monitors Interrupt Enable Clear Register"

#define AARCH64_SPMINTENSET_EL1		__AARCH64_SYS_REG(0b10, 0b000, 0b1001, 0b1110, 0b001)
#define AARCH64_SPMINTENSET_EL1_NAME		"SPMINTENSET_EL1"
#define AARCH64_SPMINTENSET_EL1_DESC		"System Performance Monitors Interrupt Enable Set Register"

#define AARCH64_SPMOVSCLR_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1001, 0b1100, 0b011)
#define AARCH64_SPMOVSCLR_EL0_NAME		"SPMOVSCLR_EL0"
#define AARCH64_SPMOVSCLR_EL0_DESC		"System Performance Monitors Overflow Flag Status Clear Register"

#define AARCH64_SPMOVSSET_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1001, 0b1110, 0b011)
#define AARCH64_SPMOVSSET_EL0_NAME		"SPMOVSSET_EL0"
#define AARCH64_SPMOVSSET_EL0_DESC		"System Performance Monitors Overflow Flag Status Set Register"

#define AARCH64_SPMROOTCR_EL3		__AARCH64_SYS_REG(0b10, 0b110, 0b1001, 0b1110, 0b111)
#define AARCH64_SPMROOTCR_EL3_NAME		"SPMROOTCR_EL3"
#define AARCH64_SPMROOTCR_EL3_DESC		"System Performance Monitors Root and Realm Control Register"

#define AARCH64_SPMSCR_EL1		__AARCH64_SYS_REG(0b10, 0b111, 0b1001, 0b1110, 0b111)
#define AARCH64_SPMSCR_EL1_NAME			"SPMSCR_EL1"
#define AARCH64_SPMSCR_EL1_DESC			"System Performance Monitors Secure Control Register"

#define AARCH64_SPMSELR_EL0		__AARCH64_SYS_REG(0b10, 0b011, 0b1001, 0b1100, 0b101)
#define AARCH64_SPMSELR_EL0_NAME		"SPMSELR_EL0"
#define AARCH64_SPMSELR_EL0_DESC		"System Performance Monitors Select Register"

#define AARCH64_SPSel			__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0010, 0b000)
#define AARCH64_SPSel_NAME			"SPSel"
#define AARCH64_SPSel_DESC			"Stack Pointer Select"

#define AARCH64_SPSR_abt		__AARCH64_SYS_REG(0b11, 0b100, 0b0100, 0b0011, 0b001)
#define AARCH64_SPSR_abt_NAME			"SPSR_abt"
#define AARCH64_SPSR_abt_DESC			"Saved Program Status Register (Abort mode)"

#define AARCH64_SPSR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0000, 0b000)
#define AARCH64_SPSR_EL1_NAME			"SPSR_EL1"
#define AARCH64_SPSR_EL1_DESC			"Saved Program Status Register (EL1)"

#define AARCH64_SPSR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0100, 0b0000, 0b000)
#define AARCH64_SPSR_EL12_NAME			"SPSR_EL12"
#define AARCH64_SPSR_EL12_DESC			"Saved Program Status Register (EL1)"

#define AARCH64_SPSR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0100, 0b0000, 0b000)
#define AARCH64_SPSR_EL2_NAME			"SPSR_EL2"
#define AARCH64_SPSR_EL2_DESC			"Saved Program Status Register (EL2)"

#define AARCH64_SPSR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0100, 0b0000, 0b000)
#define AARCH64_SPSR_EL3_NAME			"SPSR_EL3"
#define AARCH64_SPSR_EL3_DESC			"Saved Program Status Register (EL3)"

#define AARCH64_SPSR_fiq		__AARCH64_SYS_REG(0b11, 0b100, 0b0100, 0b0011, 0b011)
#define AARCH64_SPSR_fiq_NAME			"SPSR_fiq"
#define AARCH64_SPSR_fiq_DESC			"Saved Program Status Register (FIQ mode)"

#define AARCH64_SPSR_irq		__AARCH64_SYS_REG(0b11, 0b100, 0b0100, 0b0011, 0b000)
#define AARCH64_SPSR_irq_NAME			"SPSR_irq"
#define AARCH64_SPSR_irq_DESC			"Saved Program Status Register (IRQ mode)"

#define AARCH64_SPSR_und		__AARCH64_SYS_REG(0b11, 0b100, 0b0100, 0b0011, 0b010)
#define AARCH64_SPSR_und_NAME			"SPSR_und"
#define AARCH64_SPSR_und_DESC			"Saved Program Status Register (Undefined mode)"

#define AARCH64_SSBS			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0010, 0b110)
#define AARCH64_SSBS_NAME			"SSBS"
#define AARCH64_SSBS_DESC			"Speculative Store Bypass Safe"

#define AARCH64_SVCR			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0010, 0b010)
#define AARCH64_SVCR_NAME			"SVCR"
#define AARCH64_SVCR_DESC			"Streaming Vector Control Register"

#define AARCH64_TCO			__AARCH64_SYS_REG(0b11, 0b011, 0b0100, 0b0010, 0b111)
#define AARCH64_TCO_NAME			"TCO"
#define AARCH64_TCO_DESC			"Tag Check Override"

#define AARCH64_TCR2_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0000, 0b011)
#define AARCH64_TCR2_EL1_NAME			"TCR2_EL1"
#define AARCH64_TCR2_EL1_DESC			"Extended Translation Control Register (EL1)"

#define AARCH64_TCR2_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0010, 0b0000, 0b011)
#define AARCH64_TCR2_EL12_NAME			"TCR2_EL12"
#define AARCH64_TCR2_EL12_DESC			"Extended Translation Control Register (EL1)"

#define AARCH64_TCR2_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0000, 0b011)
#define AARCH64_TCR2_EL2_NAME			"TCR2_EL2"
#define AARCH64_TCR2_EL2_DESC			"Extended Translation Control Register (EL2)"

#define AARCH64_TCR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0000, 0b010)
#define AARCH64_TCR_EL1_NAME			"TCR_EL1"
#define AARCH64_TCR_EL1_DESC			"Translation Control Register (EL1)"

#define AARCH64_TCR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0010, 0b0000, 0b010)
#define AARCH64_TCR_EL12_NAME			"TCR_EL12"
#define AARCH64_TCR_EL12_DESC			"Translation Control Register (EL1)"

#define AARCH64_TCR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0000, 0b010)
#define AARCH64_TCR_EL2_NAME			"TCR_EL2"
#define AARCH64_TCR_EL2_DESC			"Translation Control Register (EL2)"

#define AARCH64_TCR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b0010, 0b0000, 0b010)
#define AARCH64_TCR_EL3_NAME			"TCR_EL3"
#define AARCH64_TCR_EL3_DESC			"Translation Control Register (EL3)"

#define AARCH64_TFSRE0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0101, 0b0110, 0b001)
#define AARCH64_TFSRE0_EL1_NAME			"TFSRE0_EL1"
#define AARCH64_TFSRE0_EL1_DESC			"Tag Fault Status Register (EL0)."

#define AARCH64_TFSR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0101, 0b0110, 0b000)
#define AARCH64_TFSR_EL12_NAME			"TFSR_EL12"
#define AARCH64_TFSR_EL12_DESC			"Tag Fault Status Register (EL1)"

#define AARCH64_TFSR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0101, 0b0110, 0b000)
#define AARCH64_TFSR_EL2_NAME			"TFSR_EL2"
#define AARCH64_TFSR_EL2_DESC			"Tag Fault Status Register (EL2)"

#define AARCH64_TFSR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0101, 0b0110, 0b000)
#define AARCH64_TFSR_EL3_NAME			"TFSR_EL3"
#define AARCH64_TFSR_EL3_DESC			"Tag Fault Status Register (EL3)"

#define AARCH64_TPIDR2_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0000, 0b101)
#define AARCH64_TPIDR2_EL0_NAME			"TPIDR2_EL0"
#define AARCH64_TPIDR2_EL0_DESC			"EL0 Read/Write Software Thread ID Register 2"

#define AARCH64_TPIDR_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0000, 0b010)
#define AARCH64_TPIDR_EL0_NAME			"TPIDR_EL0"
#define AARCH64_TPIDR_EL0_DESC			"EL0 Read/Write Software Thread ID Register"

#define AARCH64_TPIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1101, 0b0000, 0b100)
#define AARCH64_TPIDR_EL1_NAME			"TPIDR_EL1"
#define AARCH64_TPIDR_EL1_DESC			"EL1 Software Thread ID Register"

#define AARCH64_TPIDR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1101, 0b0000, 0b010)
#define AARCH64_TPIDR_EL2_NAME			"TPIDR_EL2"
#define AARCH64_TPIDR_EL2_DESC			"EL2 Software Thread ID Register"

#define AARCH64_TPIDR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1101, 0b0000, 0b010)
#define AARCH64_TPIDR_EL3_NAME			"TPIDR_EL3"
#define AARCH64_TPIDR_EL3_DESC			"EL3 Software Thread ID Register"

#define AARCH64_TPIDRRO_EL0		__AARCH64_SYS_REG(0b11, 0b011, 0b1101, 0b0000, 0b011)
#define AARCH64_TPIDRRO_EL0_NAME		"TPIDRRO_EL0"
#define AARCH64_TPIDRRO_EL0_DESC		"EL0 Read-Only Software Thread ID Register"

#define AARCH64_TRBBASER_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b010)
#define AARCH64_TRBBASER_EL1_NAME		"TRBBASER_EL1"
#define AARCH64_TRBBASER_EL1_DESC		"Trace Buffer Base Address Register"

#define AARCH64_TRBIDR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b111)
#define AARCH64_TRBIDR_EL1_NAME			"TRBIDR_EL1"
#define AARCH64_TRBIDR_EL1_DESC			"Trace Buffer ID Register"

#define AARCH64_TRBLIMITR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b000)
#define AARCH64_TRBLIMITR_EL1_NAME		"TRBLIMITR_EL1"
#define AARCH64_TRBLIMITR_EL1_DESC		"Trace Buffer Limit Address Register"

#define AARCH64_TRBMAR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b100)
#define AARCH64_TRBMAR_EL1_NAME			"TRBMAR_EL1"
#define AARCH64_TRBMAR_EL1_DESC			"Trace Buffer Memory Attribute Register"

#define AARCH64_TRBMPAM_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b101)
#define AARCH64_TRBMPAM_EL1_NAME		"TRBMPAM_EL1"
#define AARCH64_TRBMPAM_EL1_DESC		"Trace Buffer MPAM Configuration Register"

#define AARCH64_TRBPTR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b001)
#define AARCH64_TRBPTR_EL1_NAME			"TRBPTR_EL1"
#define AARCH64_TRBPTR_EL1_DESC			"Trace Buffer Write Pointer Register"

#define AARCH64_TRBSR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b011)
#define AARCH64_TRBSR_EL1_NAME			"TRBSR_EL1"
#define AARCH64_TRBSR_EL1_DESC			"Trace Buffer Status/syndrome Register"

#define AARCH64_TRBTRG_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1001, 0b1011, 0b110)
#define AARCH64_TRBTRG_EL1_NAME			"TRBTRG_EL1"
#define AARCH64_TRBTRG_EL1_DESC			"Trace Buffer Trigger Counter Register"

#define AARCH64_TRCACATR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0000, 0b010)
#define AARCH64_TRCACATR_0_NAME			"TRCACATR_0"
#define AARCH64_TRCACATR_0_DESC			"Address Comparator Access Type Register <n> - 0"
#define AARCH64_TRCACATR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0010, 0b010)
#define AARCH64_TRCACATR_1_NAME			"TRCACATR_1"
#define AARCH64_TRCACATR_1_DESC			"Address Comparator Access Type Register <n> - 1"
#define AARCH64_TRCACATR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0100, 0b010)
#define AARCH64_TRCACATR_2_NAME			"TRCACATR_2"
#define AARCH64_TRCACATR_2_DESC			"Address Comparator Access Type Register <n> - 2"
#define AARCH64_TRCACATR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0110, 0b010)
#define AARCH64_TRCACATR_3_NAME			"TRCACATR_3"
#define AARCH64_TRCACATR_3_DESC			"Address Comparator Access Type Register <n> - 3"
#define AARCH64_TRCACATR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1000, 0b010)
#define AARCH64_TRCACATR_4_NAME			"TRCACATR_4"
#define AARCH64_TRCACATR_4_DESC			"Address Comparator Access Type Register <n> - 4"
#define AARCH64_TRCACATR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1010, 0b010)
#define AARCH64_TRCACATR_5_NAME			"TRCACATR_5"
#define AARCH64_TRCACATR_5_DESC			"Address Comparator Access Type Register <n> - 5"
#define AARCH64_TRCACATR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1100, 0b010)
#define AARCH64_TRCACATR_6_NAME			"TRCACATR_6"
#define AARCH64_TRCACATR_6_DESC			"Address Comparator Access Type Register <n> - 6"
#define AARCH64_TRCACATR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1110, 0b010)
#define AARCH64_TRCACATR_7_NAME			"TRCACATR_7"
#define AARCH64_TRCACATR_7_DESC			"Address Comparator Access Type Register <n> - 7"
#define AARCH64_TRCACATR_8		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0000, 0b011)
#define AARCH64_TRCACATR_8_NAME			"TRCACATR_8"
#define AARCH64_TRCACATR_8_DESC			"Address Comparator Access Type Register <n> - 8"
#define AARCH64_TRCACATR_9		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0010, 0b011)
#define AARCH64_TRCACATR_9_NAME			"TRCACATR_9"
#define AARCH64_TRCACATR_9_DESC			"Address Comparator Access Type Register <n> - 9"
#define AARCH64_TRCACATR_10		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0100, 0b011)
#define AARCH64_TRCACATR_10_NAME		"TRCACATR_10"
#define AARCH64_TRCACATR_10_DESC		"Address Comparator Access Type Register <n> - 10"
#define AARCH64_TRCACATR_11		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0110, 0b011)
#define AARCH64_TRCACATR_11_NAME		"TRCACATR_11"
#define AARCH64_TRCACATR_11_DESC		"Address Comparator Access Type Register <n> - 11"
#define AARCH64_TRCACATR_12		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1000, 0b011)
#define AARCH64_TRCACATR_12_NAME		"TRCACATR_12"
#define AARCH64_TRCACATR_12_DESC		"Address Comparator Access Type Register <n> - 12"
#define AARCH64_TRCACATR_13		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1010, 0b011)
#define AARCH64_TRCACATR_13_NAME		"TRCACATR_13"
#define AARCH64_TRCACATR_13_DESC		"Address Comparator Access Type Register <n> - 13"
#define AARCH64_TRCACATR_14		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1100, 0b011)
#define AARCH64_TRCACATR_14_NAME		"TRCACATR_14"
#define AARCH64_TRCACATR_14_DESC		"Address Comparator Access Type Register <n> - 14"
#define AARCH64_TRCACATR_15		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1110, 0b011)
#define AARCH64_TRCACATR_15_NAME		"TRCACATR_15"
#define AARCH64_TRCACATR_15_DESC		"Address Comparator Access Type Register <n> - 15"

#define AARCH64_TRCACVR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0000, 0b000)
#define AARCH64_TRCACVR_0_NAME			"TRCACVR_0"
#define AARCH64_TRCACVR_0_DESC			"Address Comparator Value Register <n> - 0"
#define AARCH64_TRCACVR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0010, 0b000)
#define AARCH64_TRCACVR_1_NAME			"TRCACVR_1"
#define AARCH64_TRCACVR_1_DESC			"Address Comparator Value Register <n> - 1"
#define AARCH64_TRCACVR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0100, 0b000)
#define AARCH64_TRCACVR_2_NAME			"TRCACVR_2"
#define AARCH64_TRCACVR_2_DESC			"Address Comparator Value Register <n> - 2"
#define AARCH64_TRCACVR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0110, 0b000)
#define AARCH64_TRCACVR_3_NAME			"TRCACVR_3"
#define AARCH64_TRCACVR_3_DESC			"Address Comparator Value Register <n> - 3"
#define AARCH64_TRCACVR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1000, 0b000)
#define AARCH64_TRCACVR_4_NAME			"TRCACVR_4"
#define AARCH64_TRCACVR_4_DESC			"Address Comparator Value Register <n> - 4"
#define AARCH64_TRCACVR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1010, 0b000)
#define AARCH64_TRCACVR_5_NAME			"TRCACVR_5"
#define AARCH64_TRCACVR_5_DESC			"Address Comparator Value Register <n> - 5"
#define AARCH64_TRCACVR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1100, 0b000)
#define AARCH64_TRCACVR_6_NAME			"TRCACVR_6"
#define AARCH64_TRCACVR_6_DESC			"Address Comparator Value Register <n> - 6"
#define AARCH64_TRCACVR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1110, 0b000)
#define AARCH64_TRCACVR_7_NAME			"TRCACVR_7"
#define AARCH64_TRCACVR_7_DESC			"Address Comparator Value Register <n> - 7"
#define AARCH64_TRCACVR_8		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0000, 0b001)
#define AARCH64_TRCACVR_8_NAME			"TRCACVR_8"
#define AARCH64_TRCACVR_8_DESC			"Address Comparator Value Register <n> - 8"
#define AARCH64_TRCACVR_9		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0010, 0b001)
#define AARCH64_TRCACVR_9_NAME			"TRCACVR_9"
#define AARCH64_TRCACVR_9_DESC			"Address Comparator Value Register <n> - 9"
#define AARCH64_TRCACVR_10		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0100, 0b001)
#define AARCH64_TRCACVR_10_NAME			"TRCACVR_10"
#define AARCH64_TRCACVR_10_DESC			"Address Comparator Value Register <n> - 10"
#define AARCH64_TRCACVR_11		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b0110, 0b001)
#define AARCH64_TRCACVR_11_NAME			"TRCACVR_11"
#define AARCH64_TRCACVR_11_DESC			"Address Comparator Value Register <n> - 11"
#define AARCH64_TRCACVR_12		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1000, 0b001)
#define AARCH64_TRCACVR_12_NAME			"TRCACVR_12"
#define AARCH64_TRCACVR_12_DESC			"Address Comparator Value Register <n> - 12"
#define AARCH64_TRCACVR_13		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1010, 0b001)
#define AARCH64_TRCACVR_13_NAME			"TRCACVR_13"
#define AARCH64_TRCACVR_13_DESC			"Address Comparator Value Register <n> - 13"
#define AARCH64_TRCACVR_14		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1100, 0b001)
#define AARCH64_TRCACVR_14_NAME			"TRCACVR_14"
#define AARCH64_TRCACVR_14_DESC			"Address Comparator Value Register <n> - 14"
#define AARCH64_TRCACVR_15		__AARCH64_SYS_REG(0b10, 0b001, 0b0010, 0b1110, 0b001)
#define AARCH64_TRCACVR_15_NAME			"TRCACVR_15"
#define AARCH64_TRCACVR_15_DESC			"Address Comparator Value Register <n> - 15"

#define AARCH64_TRCAUTHSTATUS		__AARCH64_SYS_REG(0b10, 0b001, 0b0111, 0b1110, 0b110)
#define AARCH64_TRCAUTHSTATUS_NAME		"TRCAUTHSTATUS"
#define AARCH64_TRCAUTHSTATUS_DESC		"Authentication Status Register"

#define AARCH64_TRCAUXCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0110, 0b000)
#define AARCH64_TRCAUXCTLR_NAME			"TRCAUXCTLR"
#define AARCH64_TRCAUXCTLR_DESC			"Auxiliary Control Register"

#define AARCH64_TRCBBCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1111, 0b000)
#define AARCH64_TRCBBCTLR_NAME			"TRCBBCTLR"
#define AARCH64_TRCBBCTLR_DESC			"Branch Broadcast Control Register"

#define AARCH64_TRCCCCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1110, 0b000)
#define AARCH64_TRCCCCTLR_NAME			"TRCCCCTLR"
#define AARCH64_TRCCCCTLR_DESC			"Cycle Count Control Register"

#define AARCH64_TRCCIDCCTLR0		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0000, 0b010)
#define AARCH64_TRCCIDCCTLR0_NAME		"TRCCIDCCTLR0"
#define AARCH64_TRCCIDCCTLR0_DESC		"Context Identifier Comparator Control Register 0"

#define AARCH64_TRCCIDCCTLR1		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0001, 0b010)
#define AARCH64_TRCCIDCCTLR1_NAME		"TRCCIDCCTLR1"
#define AARCH64_TRCCIDCCTLR1_DESC		"Context Identifier Comparator Control Register 1"

#define AARCH64_TRCCIDCVR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0000, 0b000)
#define AARCH64_TRCCIDCVR_0_NAME		"TRCCIDCVR_0"
#define AARCH64_TRCCIDCVR_0_DESC		"Context Identifier Comparator Value Registers <n> - 0"
#define AARCH64_TRCCIDCVR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0010, 0b000)
#define AARCH64_TRCCIDCVR_1_NAME		"TRCCIDCVR_1"
#define AARCH64_TRCCIDCVR_1_DESC		"Context Identifier Comparator Value Registers <n> - 1"
#define AARCH64_TRCCIDCVR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0100, 0b000)
#define AARCH64_TRCCIDCVR_2_NAME		"TRCCIDCVR_2"
#define AARCH64_TRCCIDCVR_2_DESC		"Context Identifier Comparator Value Registers <n> - 2"
#define AARCH64_TRCCIDCVR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0110, 0b000)
#define AARCH64_TRCCIDCVR_3_NAME		"TRCCIDCVR_3"
#define AARCH64_TRCCIDCVR_3_DESC		"Context Identifier Comparator Value Registers <n> - 3"
#define AARCH64_TRCCIDCVR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1000, 0b000)
#define AARCH64_TRCCIDCVR_4_NAME		"TRCCIDCVR_4"
#define AARCH64_TRCCIDCVR_4_DESC		"Context Identifier Comparator Value Registers <n> - 4"
#define AARCH64_TRCCIDCVR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1010, 0b000)
#define AARCH64_TRCCIDCVR_5_NAME		"TRCCIDCVR_5"
#define AARCH64_TRCCIDCVR_5_DESC		"Context Identifier Comparator Value Registers <n> - 5"
#define AARCH64_TRCCIDCVR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1100, 0b000)
#define AARCH64_TRCCIDCVR_6_NAME		"TRCCIDCVR_6"
#define AARCH64_TRCCIDCVR_6_DESC		"Context Identifier Comparator Value Registers <n> - 6"
#define AARCH64_TRCCIDCVR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1110, 0b000)
#define AARCH64_TRCCIDCVR_7_NAME		"TRCCIDCVR_7"
#define AARCH64_TRCCIDCVR_7_DESC		"Context Identifier Comparator Value Registers <n> - 7"

#define AARCH64_TRCCLAIMCLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0111, 0b1001, 0b110)
#define AARCH64_TRCCLAIMCLR_NAME		"TRCCLAIMCLR"
#define AARCH64_TRCCLAIMCLR_DESC		"Claim Tag Clear Register"

#define AARCH64_TRCCLAIMSET		__AARCH64_SYS_REG(0b10, 0b001, 0b0111, 0b1000, 0b110)
#define AARCH64_TRCCLAIMSET_NAME		"TRCCLAIMSET"
#define AARCH64_TRCCLAIMSET_DESC		"Claim Tag Set Register"

#define AARCH64_TRCCNTCTLR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0100, 0b101)
#define AARCH64_TRCCNTCTLR_0_NAME		"TRCCNTCTLR_0"
#define AARCH64_TRCCNTCTLR_0_DESC		"Counter Control Register <n> - 0"
#define AARCH64_TRCCNTCTLR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0101, 0b101)
#define AARCH64_TRCCNTCTLR_1_NAME		"TRCCNTCTLR_1"
#define AARCH64_TRCCNTCTLR_1_DESC		"Counter Control Register <n> - 1"
#define AARCH64_TRCCNTCTLR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0110, 0b101)
#define AARCH64_TRCCNTCTLR_2_NAME		"TRCCNTCTLR_2"
#define AARCH64_TRCCNTCTLR_2_DESC		"Counter Control Register <n> - 2"
#define AARCH64_TRCCNTCTLR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0111, 0b101)
#define AARCH64_TRCCNTCTLR_3_NAME		"TRCCNTCTLR_3"
#define AARCH64_TRCCNTCTLR_3_DESC		"Counter Control Register <n> - 3"

#define AARCH64_TRCCNTRLDVR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0000, 0b101)
#define AARCH64_TRCCNTRLDVR_0_NAME		"TRCCNTRLDVR_0"
#define AARCH64_TRCCNTRLDVR_0_DESC		"Counter Reload Value Register <n> - 0"
#define AARCH64_TRCCNTRLDVR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0001, 0b101)
#define AARCH64_TRCCNTRLDVR_1_NAME		"TRCCNTRLDVR_1"
#define AARCH64_TRCCNTRLDVR_1_DESC		"Counter Reload Value Register <n> - 1"
#define AARCH64_TRCCNTRLDVR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0010, 0b101)
#define AARCH64_TRCCNTRLDVR_2_NAME		"TRCCNTRLDVR_2"
#define AARCH64_TRCCNTRLDVR_2_DESC		"Counter Reload Value Register <n> - 2"
#define AARCH64_TRCCNTRLDVR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0011, 0b101)
#define AARCH64_TRCCNTRLDVR_3_NAME		"TRCCNTRLDVR_3"
#define AARCH64_TRCCNTRLDVR_3_DESC		"Counter Reload Value Register <n> - 3"

#define AARCH64_TRCCNTVR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1000, 0b101)
#define AARCH64_TRCCNTVR_0_NAME			"TRCCNTVR_0"
#define AARCH64_TRCCNTVR_0_DESC			"Counter Value Register <n> - 0"
#define AARCH64_TRCCNTVR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1001, 0b101)
#define AARCH64_TRCCNTVR_1_NAME			"TRCCNTVR_1"
#define AARCH64_TRCCNTVR_1_DESC			"Counter Value Register <n> - 1"
#define AARCH64_TRCCNTVR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1010, 0b101)
#define AARCH64_TRCCNTVR_2_NAME			"TRCCNTVR_2"
#define AARCH64_TRCCNTVR_2_DESC			"Counter Value Register <n> - 2"
#define AARCH64_TRCCNTVR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1011, 0b101)
#define AARCH64_TRCCNTVR_3_NAME			"TRCCNTVR_3"
#define AARCH64_TRCCNTVR_3_DESC			"Counter Value Register <n> - 3"

#define AARCH64_TRCCONFIGR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0100, 0b000)
#define AARCH64_TRCCONFIGR_NAME			"TRCCONFIGR"
#define AARCH64_TRCCONFIGR_DESC			"Trace Configuration Register"

#define AARCH64_TRCDEVARCH		__AARCH64_SYS_REG(0b10, 0b001, 0b0111, 0b1111, 0b110)
#define AARCH64_TRCDEVARCH_NAME			"TRCDEVARCH"
#define AARCH64_TRCDEVARCH_DESC			"Device Architecture Register"

#define AARCH64_TRCDEVID		__AARCH64_SYS_REG(0b10, 0b001, 0b0111, 0b0010, 0b111)
#define AARCH64_TRCDEVID_NAME			"TRCDEVID"
#define AARCH64_TRCDEVID_DESC			"Device Configuration Register"

#define AARCH64_TRCEVENTCTL0R		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1000, 0b000)
#define AARCH64_TRCEVENTCTL0R_NAME		"TRCEVENTCTL0R"
#define AARCH64_TRCEVENTCTL0R_DESC		"Event Control 0 Register"

#define AARCH64_TRCEVENTCTL1R		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1001, 0b000)
#define AARCH64_TRCEVENTCTL1R_NAME		"TRCEVENTCTL1R"
#define AARCH64_TRCEVENTCTL1R_DESC		"Event Control 1 Register"

#define AARCH64_TRCEXTINSELR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1000, 0b100)
#define AARCH64_TRCEXTINSELR_0_NAME		"TRCEXTINSELR_0"
#define AARCH64_TRCEXTINSELR_0_DESC		"External Input Select Register <n> - 0"
#define AARCH64_TRCEXTINSELR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1001, 0b100)
#define AARCH64_TRCEXTINSELR_1_NAME		"TRCEXTINSELR_1"
#define AARCH64_TRCEXTINSELR_1_DESC		"External Input Select Register <n> - 1"
#define AARCH64_TRCEXTINSELR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1010, 0b100)
#define AARCH64_TRCEXTINSELR_2_NAME		"TRCEXTINSELR_2"
#define AARCH64_TRCEXTINSELR_2_DESC		"External Input Select Register <n> - 2"
#define AARCH64_TRCEXTINSELR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1011, 0b100)
#define AARCH64_TRCEXTINSELR_3_NAME		"TRCEXTINSELR_3"
#define AARCH64_TRCEXTINSELR_3_DESC		"External Input Select Register <n> - 3"

#define AARCH64_TRCIDR0			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1000, 0b111)
#define AARCH64_TRCIDR0_NAME			"TRCIDR0"
#define AARCH64_TRCIDR0_DESC			"ID Register 0"

#define AARCH64_TRCIDR10		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0010, 0b110)
#define AARCH64_TRCIDR10_NAME			"TRCIDR10"
#define AARCH64_TRCIDR10_DESC			"ID Register 10"

#define AARCH64_TRCIDR11		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0011, 0b110)
#define AARCH64_TRCIDR11_NAME			"TRCIDR11"
#define AARCH64_TRCIDR11_DESC			"ID Register 11"

#define AARCH64_TRCIDR12		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0100, 0b110)
#define AARCH64_TRCIDR12_NAME			"TRCIDR12"
#define AARCH64_TRCIDR12_DESC			"ID Register 12"

#define AARCH64_TRCIDR13		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0101, 0b110)
#define AARCH64_TRCIDR13_NAME			"TRCIDR13"
#define AARCH64_TRCIDR13_DESC			"ID Register 13"

#define AARCH64_TRCIDR1			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1001, 0b111)
#define AARCH64_TRCIDR1_NAME			"TRCIDR1"
#define AARCH64_TRCIDR1_DESC			"ID Register 1"

#define AARCH64_TRCIDR2			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1010, 0b111)
#define AARCH64_TRCIDR2_NAME			"TRCIDR2"
#define AARCH64_TRCIDR2_DESC			"ID Register 2"

#define AARCH64_TRCIDR3			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1011, 0b111)
#define AARCH64_TRCIDR3_NAME			"TRCIDR3"
#define AARCH64_TRCIDR3_DESC			"ID Register 3"

#define AARCH64_TRCIDR4			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1100, 0b111)
#define AARCH64_TRCIDR4_NAME			"TRCIDR4"
#define AARCH64_TRCIDR4_DESC			"ID Register 4"

#define AARCH64_TRCIDR5			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1101, 0b111)
#define AARCH64_TRCIDR5_NAME			"TRCIDR5"
#define AARCH64_TRCIDR5_DESC			"ID Register 5"

#define AARCH64_TRCIDR6			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1110, 0b111)
#define AARCH64_TRCIDR6_NAME			"TRCIDR6"
#define AARCH64_TRCIDR6_DESC			"ID Register 6"

#define AARCH64_TRCIDR7			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1111, 0b111)
#define AARCH64_TRCIDR7_NAME			"TRCIDR7"
#define AARCH64_TRCIDR7_DESC			"ID Register 7"

#define AARCH64_TRCIDR8			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0000, 0b110)
#define AARCH64_TRCIDR8_NAME			"TRCIDR8"
#define AARCH64_TRCIDR8_DESC			"ID Register 8"

#define AARCH64_TRCIDR9			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0001, 0b110)
#define AARCH64_TRCIDR9_NAME			"TRCIDR9"
#define AARCH64_TRCIDR9_DESC			"ID Register 9"

#define AARCH64_TRCIMSPEC0		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0000, 0b111)
#define AARCH64_TRCIMSPEC0_NAME			"TRCIMSPEC0"
#define AARCH64_TRCIMSPEC0_DESC			"IMP DEF Register 0"

#define AARCH64_TRCIMSPEC_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0001, 0b111)
#define AARCH64_TRCIMSPEC_1_NAME		"TRCIMSPEC_1"
#define AARCH64_TRCIMSPEC_1_DESC		"IMP DEF Register <n> - 1"
#define AARCH64_TRCIMSPEC_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0010, 0b111)
#define AARCH64_TRCIMSPEC_2_NAME		"TRCIMSPEC_2"
#define AARCH64_TRCIMSPEC_2_DESC		"IMP DEF Register <n> - 2"
#define AARCH64_TRCIMSPEC_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0011, 0b111)
#define AARCH64_TRCIMSPEC_3_NAME		"TRCIMSPEC_3"
#define AARCH64_TRCIMSPEC_3_DESC		"IMP DEF Register <n> - 3"
#define AARCH64_TRCIMSPEC_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0100, 0b111)
#define AARCH64_TRCIMSPEC_4_NAME		"TRCIMSPEC_4"
#define AARCH64_TRCIMSPEC_4_DESC		"IMP DEF Register <n> - 4"
#define AARCH64_TRCIMSPEC_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0101, 0b111)
#define AARCH64_TRCIMSPEC_5_NAME		"TRCIMSPEC_5"
#define AARCH64_TRCIMSPEC_5_DESC		"IMP DEF Register <n> - 5"
#define AARCH64_TRCIMSPEC_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0110, 0b111)
#define AARCH64_TRCIMSPEC_6_NAME		"TRCIMSPEC_6"
#define AARCH64_TRCIMSPEC_6_DESC		"IMP DEF Register <n> - 6"
#define AARCH64_TRCIMSPEC_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0111, 0b111)
#define AARCH64_TRCIMSPEC_7_NAME		"TRCIMSPEC_7"
#define AARCH64_TRCIMSPEC_7_DESC		"IMP DEF Register <n> - 7"

#define AARCH64_TRCITECR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0010, 0b011)
#define AARCH64_TRCITECR_EL1_NAME		"TRCITECR_EL1"
#define AARCH64_TRCITECR_EL1_DESC		"Instrumentation Trace Control Register (EL1)"

#define AARCH64_TRCITECR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0001, 0b0010, 0b011)
#define AARCH64_TRCITECR_EL12_NAME		"TRCITECR_EL12"
#define AARCH64_TRCITECR_EL12_DESC		"Instrumentation Trace Control Register (EL1)"

#define AARCH64_TRCITECR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0010, 0b011)
#define AARCH64_TRCITECR_EL2_NAME		"TRCITECR_EL2"
#define AARCH64_TRCITECR_EL2_DESC		"Instrumentation Trace Control Register (EL2)"

#define AARCH64_TRCITEEDCR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0010, 0b001)
#define AARCH64_TRCITEEDCR_NAME			"TRCITEEDCR"
#define AARCH64_TRCITEEDCR_DESC			"Instrumentation Trace Extension External Debug Control Register"

#define AARCH64_TRCOSLSR		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0001, 0b100)
#define AARCH64_TRCOSLSR_NAME			"TRCOSLSR"
#define AARCH64_TRCOSLSR_DESC			"Trace OS Lock Status Register"

#define AARCH64_TRCPRGCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0001, 0b000)
#define AARCH64_TRCPRGCTLR_NAME			"TRCPRGCTLR"
#define AARCH64_TRCPRGCTLR_DESC			"Programming Control Register"

#define AARCH64_TRCQCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0001, 0b001)
#define AARCH64_TRCQCTLR_NAME			"TRCQCTLR"
#define AARCH64_TRCQCTLR_DESC			"Q Element Control Register"

#define AARCH64_TRCRSCTLR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0010, 0b000)
#define AARCH64_TRCRSCTLR_2_NAME		"TRCRSCTLR_2"
#define AARCH64_TRCRSCTLR_2_DESC		"Resource Selection Control Register <n> - 2"
#define AARCH64_TRCRSCTLR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0011, 0b000)
#define AARCH64_TRCRSCTLR_3_NAME		"TRCRSCTLR_3"
#define AARCH64_TRCRSCTLR_3_DESC		"Resource Selection Control Register <n> - 3"
#define AARCH64_TRCRSCTLR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0100, 0b000)
#define AARCH64_TRCRSCTLR_4_NAME		"TRCRSCTLR_4"
#define AARCH64_TRCRSCTLR_4_DESC		"Resource Selection Control Register <n> - 4"
#define AARCH64_TRCRSCTLR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0101, 0b000)
#define AARCH64_TRCRSCTLR_5_NAME		"TRCRSCTLR_5"
#define AARCH64_TRCRSCTLR_5_DESC		"Resource Selection Control Register <n> - 5"
#define AARCH64_TRCRSCTLR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0110, 0b000)
#define AARCH64_TRCRSCTLR_6_NAME		"TRCRSCTLR_6"
#define AARCH64_TRCRSCTLR_6_DESC		"Resource Selection Control Register <n> - 6"
#define AARCH64_TRCRSCTLR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0111, 0b000)
#define AARCH64_TRCRSCTLR_7_NAME		"TRCRSCTLR_7"
#define AARCH64_TRCRSCTLR_7_DESC		"Resource Selection Control Register <n> - 7"
#define AARCH64_TRCRSCTLR_8		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1000, 0b000)
#define AARCH64_TRCRSCTLR_8_NAME		"TRCRSCTLR_8"
#define AARCH64_TRCRSCTLR_8_DESC		"Resource Selection Control Register <n> - 8"
#define AARCH64_TRCRSCTLR_9		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1001, 0b000)
#define AARCH64_TRCRSCTLR_9_NAME		"TRCRSCTLR_9"
#define AARCH64_TRCRSCTLR_9_DESC		"Resource Selection Control Register <n> - 9"
#define AARCH64_TRCRSCTLR_10		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1010, 0b000)
#define AARCH64_TRCRSCTLR_10_NAME		"TRCRSCTLR_10"
#define AARCH64_TRCRSCTLR_10_DESC		"Resource Selection Control Register <n> - 10"
#define AARCH64_TRCRSCTLR_11		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1011, 0b000)
#define AARCH64_TRCRSCTLR_11_NAME		"TRCRSCTLR_11"
#define AARCH64_TRCRSCTLR_11_DESC		"Resource Selection Control Register <n> - 11"
#define AARCH64_TRCRSCTLR_12		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1100, 0b000)
#define AARCH64_TRCRSCTLR_12_NAME		"TRCRSCTLR_12"
#define AARCH64_TRCRSCTLR_12_DESC		"Resource Selection Control Register <n> - 12"
#define AARCH64_TRCRSCTLR_13		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1101, 0b000)
#define AARCH64_TRCRSCTLR_13_NAME		"TRCRSCTLR_13"
#define AARCH64_TRCRSCTLR_13_DESC		"Resource Selection Control Register <n> - 13"
#define AARCH64_TRCRSCTLR_14		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1110, 0b000)
#define AARCH64_TRCRSCTLR_14_NAME		"TRCRSCTLR_14"
#define AARCH64_TRCRSCTLR_14_DESC		"Resource Selection Control Register <n> - 14"
#define AARCH64_TRCRSCTLR_15		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1111, 0b000)
#define AARCH64_TRCRSCTLR_15_NAME		"TRCRSCTLR_15"
#define AARCH64_TRCRSCTLR_15_DESC		"Resource Selection Control Register <n> - 15"
#define AARCH64_TRCRSCTLR_16		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0000, 0b001)
#define AARCH64_TRCRSCTLR_16_NAME		"TRCRSCTLR_16"
#define AARCH64_TRCRSCTLR_16_DESC		"Resource Selection Control Register <n> - 16"
#define AARCH64_TRCRSCTLR_17		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0001, 0b001)
#define AARCH64_TRCRSCTLR_17_NAME		"TRCRSCTLR_17"
#define AARCH64_TRCRSCTLR_17_DESC		"Resource Selection Control Register <n> - 17"
#define AARCH64_TRCRSCTLR_18		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0010, 0b001)
#define AARCH64_TRCRSCTLR_18_NAME		"TRCRSCTLR_18"
#define AARCH64_TRCRSCTLR_18_DESC		"Resource Selection Control Register <n> - 18"
#define AARCH64_TRCRSCTLR_19		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0011, 0b001)
#define AARCH64_TRCRSCTLR_19_NAME		"TRCRSCTLR_19"
#define AARCH64_TRCRSCTLR_19_DESC		"Resource Selection Control Register <n> - 19"
#define AARCH64_TRCRSCTLR_20		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0100, 0b001)
#define AARCH64_TRCRSCTLR_20_NAME		"TRCRSCTLR_20"
#define AARCH64_TRCRSCTLR_20_DESC		"Resource Selection Control Register <n> - 20"
#define AARCH64_TRCRSCTLR_21		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0101, 0b001)
#define AARCH64_TRCRSCTLR_21_NAME		"TRCRSCTLR_21"
#define AARCH64_TRCRSCTLR_21_DESC		"Resource Selection Control Register <n> - 21"
#define AARCH64_TRCRSCTLR_22		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0110, 0b001)
#define AARCH64_TRCRSCTLR_22_NAME		"TRCRSCTLR_22"
#define AARCH64_TRCRSCTLR_22_DESC		"Resource Selection Control Register <n> - 22"
#define AARCH64_TRCRSCTLR_23		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0111, 0b001)
#define AARCH64_TRCRSCTLR_23_NAME		"TRCRSCTLR_23"
#define AARCH64_TRCRSCTLR_23_DESC		"Resource Selection Control Register <n> - 23"
#define AARCH64_TRCRSCTLR_24		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1000, 0b001)
#define AARCH64_TRCRSCTLR_24_NAME		"TRCRSCTLR_24"
#define AARCH64_TRCRSCTLR_24_DESC		"Resource Selection Control Register <n> - 24"
#define AARCH64_TRCRSCTLR_25		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1001, 0b001)
#define AARCH64_TRCRSCTLR_25_NAME		"TRCRSCTLR_25"
#define AARCH64_TRCRSCTLR_25_DESC		"Resource Selection Control Register <n> - 25"
#define AARCH64_TRCRSCTLR_26		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1010, 0b001)
#define AARCH64_TRCRSCTLR_26_NAME		"TRCRSCTLR_26"
#define AARCH64_TRCRSCTLR_26_DESC		"Resource Selection Control Register <n> - 26"
#define AARCH64_TRCRSCTLR_27		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1011, 0b001)
#define AARCH64_TRCRSCTLR_27_NAME		"TRCRSCTLR_27"
#define AARCH64_TRCRSCTLR_27_DESC		"Resource Selection Control Register <n> - 27"
#define AARCH64_TRCRSCTLR_28		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1100, 0b001)
#define AARCH64_TRCRSCTLR_28_NAME		"TRCRSCTLR_28"
#define AARCH64_TRCRSCTLR_28_DESC		"Resource Selection Control Register <n> - 28"
#define AARCH64_TRCRSCTLR_29		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1101, 0b001)
#define AARCH64_TRCRSCTLR_29_NAME		"TRCRSCTLR_29"
#define AARCH64_TRCRSCTLR_29_DESC		"Resource Selection Control Register <n> - 29"
#define AARCH64_TRCRSCTLR_30		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1110, 0b001)
#define AARCH64_TRCRSCTLR_30_NAME		"TRCRSCTLR_30"
#define AARCH64_TRCRSCTLR_30_DESC		"Resource Selection Control Register <n> - 30"
#define AARCH64_TRCRSCTLR_31		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1111, 0b001)
#define AARCH64_TRCRSCTLR_31_NAME		"TRCRSCTLR_31"
#define AARCH64_TRCRSCTLR_31_DESC		"Resource Selection Control Register <n> - 31"

#define AARCH64_TRCRSR			__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1010, 0b000)
#define AARCH64_TRCRSR_NAME			"TRCRSR"
#define AARCH64_TRCRSR_DESC			"Resources Status Register"

#define AARCH64_TRCSEQEVR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0000, 0b100)
#define AARCH64_TRCSEQEVR_0_NAME		"TRCSEQEVR_0"
#define AARCH64_TRCSEQEVR_0_DESC		"Sequencer State Transition Control Register <n> - 0"
#define AARCH64_TRCSEQEVR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0001, 0b100)
#define AARCH64_TRCSEQEVR_1_NAME		"TRCSEQEVR_1"
#define AARCH64_TRCSEQEVR_1_DESC		"Sequencer State Transition Control Register <n> - 1"
#define AARCH64_TRCSEQEVR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0010, 0b100)
#define AARCH64_TRCSEQEVR_2_NAME		"TRCSEQEVR_2"
#define AARCH64_TRCSEQEVR_2_DESC		"Sequencer State Transition Control Register <n> - 2"

#define AARCH64_TRCSEQRSTEVR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0110, 0b100)
#define AARCH64_TRCSEQRSTEVR_NAME		"TRCSEQRSTEVR"
#define AARCH64_TRCSEQRSTEVR_DESC		"Sequencer Reset Control Register"

#define AARCH64_TRCSEQSTR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0111, 0b100)
#define AARCH64_TRCSEQSTR_NAME			"TRCSEQSTR"
#define AARCH64_TRCSEQSTR_DESC			"Sequencer State Register"

#define AARCH64_TRCSSCCR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0000, 0b010)
#define AARCH64_TRCSSCCR_0_NAME			"TRCSSCCR_0"
#define AARCH64_TRCSSCCR_0_DESC			"Single-shot Comparator Control Register <n> - 0"
#define AARCH64_TRCSSCCR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0001, 0b010)
#define AARCH64_TRCSSCCR_1_NAME			"TRCSSCCR_1"
#define AARCH64_TRCSSCCR_1_DESC			"Single-shot Comparator Control Register <n> - 1"
#define AARCH64_TRCSSCCR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0010, 0b010)
#define AARCH64_TRCSSCCR_2_NAME			"TRCSSCCR_2"
#define AARCH64_TRCSSCCR_2_DESC			"Single-shot Comparator Control Register <n> - 2"
#define AARCH64_TRCSSCCR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0011, 0b010)
#define AARCH64_TRCSSCCR_3_NAME			"TRCSSCCR_3"
#define AARCH64_TRCSSCCR_3_DESC			"Single-shot Comparator Control Register <n> - 3"
#define AARCH64_TRCSSCCR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0100, 0b010)
#define AARCH64_TRCSSCCR_4_NAME			"TRCSSCCR_4"
#define AARCH64_TRCSSCCR_4_DESC			"Single-shot Comparator Control Register <n> - 4"
#define AARCH64_TRCSSCCR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0101, 0b010)
#define AARCH64_TRCSSCCR_5_NAME			"TRCSSCCR_5"
#define AARCH64_TRCSSCCR_5_DESC			"Single-shot Comparator Control Register <n> - 5"
#define AARCH64_TRCSSCCR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0110, 0b010)
#define AARCH64_TRCSSCCR_6_NAME			"TRCSSCCR_6"
#define AARCH64_TRCSSCCR_6_DESC			"Single-shot Comparator Control Register <n> - 6"
#define AARCH64_TRCSSCCR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0111, 0b010)
#define AARCH64_TRCSSCCR_7_NAME			"TRCSSCCR_7"
#define AARCH64_TRCSSCCR_7_DESC			"Single-shot Comparator Control Register <n> - 7"

#define AARCH64_TRCSSCSR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1000, 0b010)
#define AARCH64_TRCSSCSR_0_NAME			"TRCSSCSR_0"
#define AARCH64_TRCSSCSR_0_DESC			"Single-shot Comparator Control Status Register <n> - 0"
#define AARCH64_TRCSSCSR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1001, 0b010)
#define AARCH64_TRCSSCSR_1_NAME			"TRCSSCSR_1"
#define AARCH64_TRCSSCSR_1_DESC			"Single-shot Comparator Control Status Register <n> - 1"
#define AARCH64_TRCSSCSR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1010, 0b010)
#define AARCH64_TRCSSCSR_2_NAME			"TRCSSCSR_2"
#define AARCH64_TRCSSCSR_2_DESC			"Single-shot Comparator Control Status Register <n> - 2"
#define AARCH64_TRCSSCSR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1011, 0b010)
#define AARCH64_TRCSSCSR_3_NAME			"TRCSSCSR_3"
#define AARCH64_TRCSSCSR_3_DESC			"Single-shot Comparator Control Status Register <n> - 3"
#define AARCH64_TRCSSCSR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1100, 0b010)
#define AARCH64_TRCSSCSR_4_NAME			"TRCSSCSR_4"
#define AARCH64_TRCSSCSR_4_DESC			"Single-shot Comparator Control Status Register <n> - 4"
#define AARCH64_TRCSSCSR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1101, 0b010)
#define AARCH64_TRCSSCSR_5_NAME			"TRCSSCSR_5"
#define AARCH64_TRCSSCSR_5_DESC			"Single-shot Comparator Control Status Register <n> - 5"
#define AARCH64_TRCSSCSR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1110, 0b010)
#define AARCH64_TRCSSCSR_6_NAME			"TRCSSCSR_6"
#define AARCH64_TRCSSCSR_6_DESC			"Single-shot Comparator Control Status Register <n> - 6"
#define AARCH64_TRCSSCSR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b1111, 0b010)
#define AARCH64_TRCSSCSR_7_NAME			"TRCSSCSR_7"
#define AARCH64_TRCSSCSR_7_DESC			"Single-shot Comparator Control Status Register <n> - 7"

#define AARCH64_TRCSSPCICR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0000, 0b011)
#define AARCH64_TRCSSPCICR_0_NAME		"TRCSSPCICR_0"
#define AARCH64_TRCSSPCICR_0_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 0"
#define AARCH64_TRCSSPCICR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0001, 0b011)
#define AARCH64_TRCSSPCICR_1_NAME		"TRCSSPCICR_1"
#define AARCH64_TRCSSPCICR_1_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 1"
#define AARCH64_TRCSSPCICR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0010, 0b011)
#define AARCH64_TRCSSPCICR_2_NAME		"TRCSSPCICR_2"
#define AARCH64_TRCSSPCICR_2_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 2"
#define AARCH64_TRCSSPCICR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0011, 0b011)
#define AARCH64_TRCSSPCICR_3_NAME		"TRCSSPCICR_3"
#define AARCH64_TRCSSPCICR_3_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 3"
#define AARCH64_TRCSSPCICR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0100, 0b011)
#define AARCH64_TRCSSPCICR_4_NAME		"TRCSSPCICR_4"
#define AARCH64_TRCSSPCICR_4_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 4"
#define AARCH64_TRCSSPCICR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0101, 0b011)
#define AARCH64_TRCSSPCICR_5_NAME		"TRCSSPCICR_5"
#define AARCH64_TRCSSPCICR_5_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 5"
#define AARCH64_TRCSSPCICR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0110, 0b011)
#define AARCH64_TRCSSPCICR_6_NAME		"TRCSSPCICR_6"
#define AARCH64_TRCSSPCICR_6_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 6"
#define AARCH64_TRCSSPCICR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0001, 0b0111, 0b011)
#define AARCH64_TRCSSPCICR_7_NAME		"TRCSSPCICR_7"
#define AARCH64_TRCSSPCICR_7_DESC		"Single-shot Processing Element Comparator Input Control Register <n> - 7"

#define AARCH64_TRCSTALLCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1011, 0b000)
#define AARCH64_TRCSTALLCTLR_NAME		"TRCSTALLCTLR"
#define AARCH64_TRCSTALLCTLR_DESC		"Stall Control Register"

#define AARCH64_TRCSTATR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0011, 0b000)
#define AARCH64_TRCSTATR_NAME			"TRCSTATR"
#define AARCH64_TRCSTATR_DESC			"Trace Status Register"

#define AARCH64_TRCSYNCPR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1101, 0b000)
#define AARCH64_TRCSYNCPR_NAME			"TRCSYNCPR"
#define AARCH64_TRCSYNCPR_DESC			"Synchronization Period Register"

#define AARCH64_TRCTRACEIDR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0000, 0b001)
#define AARCH64_TRCTRACEIDR_NAME		"TRCTRACEIDR"
#define AARCH64_TRCTRACEIDR_DESC		"Trace ID Register"

#define AARCH64_TRCTSCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b1100, 0b000)
#define AARCH64_TRCTSCTLR_NAME			"TRCTSCTLR"
#define AARCH64_TRCTSCTLR_DESC			"Timestamp Control Register"

#define AARCH64_TRCVICTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0000, 0b010)
#define AARCH64_TRCVICTLR_NAME			"TRCVICTLR"
#define AARCH64_TRCVICTLR_DESC			"ViewInst Main Control Register"

#define AARCH64_TRCVIIECTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0001, 0b010)
#define AARCH64_TRCVIIECTLR_NAME		"TRCVIIECTLR"
#define AARCH64_TRCVIIECTLR_DESC		"ViewInst Include/Exclude Control Register"

#define AARCH64_TRCVIPCSSCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0011, 0b010)
#define AARCH64_TRCVIPCSSCTLR_NAME		"TRCVIPCSSCTLR"
#define AARCH64_TRCVIPCSSCTLR_DESC		"ViewInst Start/Stop PE Comparator Control Register"

#define AARCH64_TRCVISSCTLR		__AARCH64_SYS_REG(0b10, 0b001, 0b0000, 0b0010, 0b010)
#define AARCH64_TRCVISSCTLR_NAME		"TRCVISSCTLR"
#define AARCH64_TRCVISSCTLR_DESC		"ViewInst Start/Stop Control Register"

#define AARCH64_TRCVMIDCCTLR0		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0010, 0b010)
#define AARCH64_TRCVMIDCCTLR0_NAME		"TRCVMIDCCTLR0"
#define AARCH64_TRCVMIDCCTLR0_DESC		"Virtual Context Identifier Comparator Control Register 0"

#define AARCH64_TRCVMIDCCTLR1		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0011, 0b010)
#define AARCH64_TRCVMIDCCTLR1_NAME		"TRCVMIDCCTLR1"
#define AARCH64_TRCVMIDCCTLR1_DESC		"Virtual Context Identifier Comparator Control Register 1"

#define AARCH64_TRCVMIDCVR_0		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0000, 0b001)
#define AARCH64_TRCVMIDCVR_0_NAME		"TRCVMIDCVR_0"
#define AARCH64_TRCVMIDCVR_0_DESC		"Virtual Context Identifier Comparator Value Register <n> - 0"
#define AARCH64_TRCVMIDCVR_1		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0010, 0b001)
#define AARCH64_TRCVMIDCVR_1_NAME		"TRCVMIDCVR_1"
#define AARCH64_TRCVMIDCVR_1_DESC		"Virtual Context Identifier Comparator Value Register <n> - 1"
#define AARCH64_TRCVMIDCVR_2		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0100, 0b001)
#define AARCH64_TRCVMIDCVR_2_NAME		"TRCVMIDCVR_2"
#define AARCH64_TRCVMIDCVR_2_DESC		"Virtual Context Identifier Comparator Value Register <n> - 2"
#define AARCH64_TRCVMIDCVR_3		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b0110, 0b001)
#define AARCH64_TRCVMIDCVR_3_NAME		"TRCVMIDCVR_3"
#define AARCH64_TRCVMIDCVR_3_DESC		"Virtual Context Identifier Comparator Value Register <n> - 3"
#define AARCH64_TRCVMIDCVR_4		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1000, 0b001)
#define AARCH64_TRCVMIDCVR_4_NAME		"TRCVMIDCVR_4"
#define AARCH64_TRCVMIDCVR_4_DESC		"Virtual Context Identifier Comparator Value Register <n> - 4"
#define AARCH64_TRCVMIDCVR_5		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1010, 0b001)
#define AARCH64_TRCVMIDCVR_5_NAME		"TRCVMIDCVR_5"
#define AARCH64_TRCVMIDCVR_5_DESC		"Virtual Context Identifier Comparator Value Register <n> - 5"
#define AARCH64_TRCVMIDCVR_6		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1100, 0b001)
#define AARCH64_TRCVMIDCVR_6_NAME		"TRCVMIDCVR_6"
#define AARCH64_TRCVMIDCVR_6_DESC		"Virtual Context Identifier Comparator Value Register <n> - 6"
#define AARCH64_TRCVMIDCVR_7		__AARCH64_SYS_REG(0b10, 0b001, 0b0011, 0b1110, 0b001)
#define AARCH64_TRCVMIDCVR_7_NAME		"TRCVMIDCVR_7"
#define AARCH64_TRCVMIDCVR_7_DESC		"Virtual Context Identifier Comparator Value Register <n> - 7"

#define AARCH64_TRFCR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0001, 0b0010, 0b001)
#define AARCH64_TRFCR_EL12_NAME			"TRFCR_EL12"
#define AARCH64_TRFCR_EL12_DESC			"Trace Filter Control Register (EL1)"

#define AARCH64_TRFCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0010, 0b001)
#define AARCH64_TRFCR_EL2_NAME			"TRFCR_EL2"
#define AARCH64_TRFCR_EL2_DESC			"Trace Filter Control Register (EL2)"

#define AARCH64_TTBR0_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0000, 0b000)
#define AARCH64_TTBR0_EL1_NAME			"TTBR0_EL1"
#define AARCH64_TTBR0_EL1_DESC			"Translation Table Base Register 0 (EL1)"

#define AARCH64_TTBR0_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0010, 0b0000, 0b000)
#define AARCH64_TTBR0_EL12_NAME			"TTBR0_EL12"
#define AARCH64_TTBR0_EL12_DESC			"Translation Table Base Register 0 (EL1)"

#define AARCH64_TTBR0_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0000, 0b000)
#define AARCH64_TTBR0_EL2_NAME			"TTBR0_EL2"
#define AARCH64_TTBR0_EL2_DESC			"Translation Table Base Register 0 (EL2)"

#define AARCH64_TTBR0_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b0010, 0b0000, 0b000)
#define AARCH64_TTBR0_EL3_NAME			"TTBR0_EL3"
#define AARCH64_TTBR0_EL3_DESC			"Translation Table Base Register 0 (EL3)"

#define AARCH64_TTBR1_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b0010, 0b0000, 0b001)
#define AARCH64_TTBR1_EL1_NAME			"TTBR1_EL1"
#define AARCH64_TTBR1_EL1_DESC			"Translation Table Base Register 1 (EL1)"

#define AARCH64_TTBR1_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0010, 0b0000, 0b001)
#define AARCH64_TTBR1_EL12_NAME			"TTBR1_EL12"
#define AARCH64_TTBR1_EL12_DESC			"Translation Table Base Register 1 (EL1)"

#define AARCH64_TTBR1_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0000, 0b001)
#define AARCH64_TTBR1_EL2_NAME			"TTBR1_EL2"
#define AARCH64_TTBR1_EL2_DESC			"Translation Table Base Register 1 (EL2)"

#define AARCH64_UAO			__AARCH64_SYS_REG(0b11, 0b000, 0b0100, 0b0010, 0b100)
#define AARCH64_UAO_NAME			"UAO"
#define AARCH64_UAO_DESC			"User Access Override"

#define AARCH64_VBAR_EL1		__AARCH64_SYS_REG(0b11, 0b000, 0b1100, 0b0000, 0b000)
#define AARCH64_VBAR_EL1_NAME			"VBAR_EL1"
#define AARCH64_VBAR_EL1_DESC			"Vector Base Address Register (EL1)"

#define AARCH64_VBAR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b1100, 0b0000, 0b000)
#define AARCH64_VBAR_EL12_NAME			"VBAR_EL12"
#define AARCH64_VBAR_EL12_DESC			"Vector Base Address Register (EL1)"

#define AARCH64_VBAR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b0000, 0b000)
#define AARCH64_VBAR_EL2_NAME			"VBAR_EL2"
#define AARCH64_VBAR_EL2_DESC			"Vector Base Address Register (EL2)"

#define AARCH64_VBAR_EL3		__AARCH64_SYS_REG(0b11, 0b110, 0b1100, 0b0000, 0b000)
#define AARCH64_VBAR_EL3_NAME			"VBAR_EL3"
#define AARCH64_VBAR_EL3_DESC			"Vector Base Address Register (EL3)"

#define AARCH64_VDISR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1100, 0b0001, 0b001)
#define AARCH64_VDISR_EL2_NAME			"VDISR_EL2"
#define AARCH64_VDISR_EL2_DESC			"Virtual Deferred Interrupt Status Register"

#define AARCH64_VMECID_A_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b1001, 0b001)
#define AARCH64_VMECID_A_EL2_NAME		"VMECID_A_EL2"
#define AARCH64_VMECID_A_EL2_DESC		"Alternate MECID for EL1&0 stage 2 translation regime"

#define AARCH64_VMECID_P_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b1010, 0b1001, 0b000)
#define AARCH64_VMECID_P_EL2_NAME		"VMECID_P_EL2"
#define AARCH64_VMECID_P_EL2_DESC		"Primary MECID for EL1&0 stage 2 translation regime"

#define AARCH64_VMPIDR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0000, 0b0000, 0b101)
#define AARCH64_VMPIDR_EL2_NAME			"VMPIDR_EL2"
#define AARCH64_VMPIDR_EL2_DESC			"Virtualization Multiprocessor ID Register"

#define AARCH64_VNCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0010, 0b000)
#define AARCH64_VNCR_EL2_NAME			"VNCR_EL2"
#define AARCH64_VNCR_EL2_DESC			"Virtual Nested Control Register"

#define AARCH64_VPIDR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0000, 0b0000, 0b000)
#define AARCH64_VPIDR_EL2_NAME			"VPIDR_EL2"
#define AARCH64_VPIDR_EL2_DESC			"Virtualization Processor ID Register"

#define AARCH64_VSESR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0101, 0b0010, 0b011)
#define AARCH64_VSESR_EL2_NAME			"VSESR_EL2"
#define AARCH64_VSESR_EL2_DESC			"Virtual SError Exception Syndrome Register"

#define AARCH64_VSTCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0110, 0b010)
#define AARCH64_VSTCR_EL2_NAME			"VSTCR_EL2"
#define AARCH64_VSTCR_EL2_DESC			"Virtualization Secure Translation Control Register"

#define AARCH64_VSTTBR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0110, 0b000)
#define AARCH64_VSTTBR_EL2_NAME			"VSTTBR_EL2"
#define AARCH64_VSTTBR_EL2_DESC			"Virtualization Secure Translation Table Base Register"

#define AARCH64_VTCR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0001, 0b010)
#define AARCH64_VTCR_EL2_NAME			"VTCR_EL2"
#define AARCH64_VTCR_EL2_DESC			"Virtualization Translation Control Register"

#define AARCH64_VTTBR_EL2		__AARCH64_SYS_REG(0b11, 0b100, 0b0010, 0b0001, 0b000)
#define AARCH64_VTTBR_EL2_NAME			"VTTBR_EL2"
#define AARCH64_VTTBR_EL2_DESC			"Virtualization Translation Table Base Register"

#define AARCH64_ZCR_EL1			__AARCH64_SYS_REG(0b11, 0b000, 0b0001, 0b0010, 0b000)
#define AARCH64_ZCR_EL1_NAME			"ZCR_EL1"
#define AARCH64_ZCR_EL1_DESC			"SVE Control Register (EL1)"

#define AARCH64_ZCR_EL12		__AARCH64_SYS_REG(0b11, 0b101, 0b0001, 0b0010, 0b000)
#define AARCH64_ZCR_EL12_NAME			"ZCR_EL12"
#define AARCH64_ZCR_EL12_DESC			"SVE Control Register (EL1)"

#define AARCH64_ZCR_EL2			__AARCH64_SYS_REG(0b11, 0b100, 0b0001, 0b0010, 0b000)
#define AARCH64_ZCR_EL2_NAME			"ZCR_EL2"
#define AARCH64_ZCR_EL2_DESC			"SVE Control Register (EL2)"

#define AARCH64_ZCR_EL3			__AARCH64_SYS_REG(0b11, 0b110, 0b0001, 0b0010, 0b000)
#define AARCH64_ZCR_EL3_NAME			"ZCR_EL3"
#define AARCH64_ZCR_EL3_DESC			"SVE Control Register (EL3)"

#endif
