# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../AddSub Unit/AddSub Unit.srcs/sources_1/new/ASU.vhd" \
"../../../../../PC/PC.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../../InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../../RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../../EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sources_1/new/EightWay4Bit_MUX.vhd" \
"../../../../../3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd" \
"../../../../../3BitAdder/3BitAdder.srcs/sources_1/imports/new/HA.vhd" \
"../../../../../InstructionDecoder/InstructionDecoder.srcs/sources_1/new/InstructionDecoder.vhd" \
"../../../../../ProgramROM/ProgramROM.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../../Seven_Segment_Display/Seven_Segment_Display.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../../PC/PC.srcs/sources_1/new/PC.vhd" \
"../../../../../3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd" \
"../../../../../AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../../RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd" \
"../../../../../RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd" \
"../../../../../Processor_Clock/Processor_Clock.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../../3BitAdder/3BitAdder.srcs/sources_1/new/ThreeBA.vhd" \
"../../../../../TwoWay3Bit_MUX/TwoWay3Bit_MUX.srcs/sources_1/new/TwoWay3Bit_MUX.vhd" \
"../../../../../TwoWay4Bit_MUX/TwoWay4Bit_MUX.srcs/sources_1/new/TwoWay4Bit_Mux.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/NanoprocessorSim.vhd" \

# Do not sort compile order
nosort
