{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424789835688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424789835690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 14:57:15 2015 " "Processing started: Tue Feb 24 14:57:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424789835690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424789835690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424789835690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424789836964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789837191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789837191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_add_sub0.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e-RTL " "Found design unit 1: altfp_add_sub0_altbarrel_shift_q3e-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub0_altbarrel_shift_07g-RTL " "Found design unit 2: altfp_add_sub0_altbarrel_shift_07g-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub0_altpriority_encoder_3e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub0_altpriority_encoder_6e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub0_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub0_altpriority_encoder_be8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub0_altpriority_encoder_3v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub0_altpriority_encoder_6v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub0_altpriority_encoder_bv7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_add_sub0_altpriority_encoder_uv8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_add_sub0_altpriority_encoder_ue9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_add_sub0_altpriority_encoder_ou8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub0_altpriority_encoder_nh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub0_altpriority_encoder_qh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub0_altpriority_encoder_vh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_add_sub0_altpriority_encoder_ii9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub0_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub0_altpriority_encoder_n28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub0_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub0_altpriority_encoder_q28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub0_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub0_altpriority_encoder_v28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub0_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_add_sub0_altpriority_encoder_i39-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub0_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_add_sub0_altpriority_encoder_cna-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub0_altfp_add_sub_a5j-RTL " "Found design unit 21: altfp_add_sub0_altfp_add_sub_a5j-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub0-RTL " "Found design unit 22: altfp_add_sub0-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e " "Found entity 1: altfp_add_sub0_altbarrel_shift_q3e" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub0_altbarrel_shift_07g " "Found entity 2: altfp_add_sub0_altbarrel_shift_07g" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub0_altpriority_encoder_3e8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub0_altpriority_encoder_6e8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub0_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub0_altpriority_encoder_be8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub0_altpriority_encoder_3v7" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub0_altpriority_encoder_6v7" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub0_altpriority_encoder_bv7" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8 " "Found entity 9: altfp_add_sub0_altpriority_encoder_uv8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9 " "Found entity 10: altfp_add_sub0_altpriority_encoder_ue9" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8 " "Found entity 11: altfp_add_sub0_altpriority_encoder_ou8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub0_altpriority_encoder_nh8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub0_altpriority_encoder_qh8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub0_altpriority_encoder_vh8" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9 " "Found entity 15: altfp_add_sub0_altpriority_encoder_ii9" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub0_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub0_altpriority_encoder_n28" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub0_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub0_altpriority_encoder_q28" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub0_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub0_altpriority_encoder_v28" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub0_altpriority_encoder_i39 " "Found entity 19: altfp_add_sub0_altpriority_encoder_i39" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub0_altpriority_encoder_cna " "Found entity 20: altfp_add_sub0_altpriority_encoder_cna" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub0_altfp_add_sub_a5j " "Found entity 21: altfp_add_sub0_altfp_add_sub_a5j" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub0 " "Found entity 22: altfp_add_sub0" {  } { { "altfp_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/altfp_add_sub0.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838087 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "H:/fpga_lab/multiplier/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838121 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bitreg " "Found entity 1: 5bitreg" {  } { { "5bitreg.bdf" "" { Schematic "H:/fpga_lab/multiplier/5bitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10bitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 10bitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10bitreg " "Found entity 1: 10bitreg" {  } { { "10bitreg.bdf" "" { Schematic "H:/fpga_lab/multiplier/10bitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift2-SYN " "Found design unit 1: lpm_clshift2-SYN" {  } { { "lpm_clshift2.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838171 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift2 " "Found entity 1: lpm_clshift2" {  } { { "lpm_clshift2.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift3-SYN " "Found design unit 1: lpm_clshift3-SYN" {  } { { "lpm_clshift3.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838185 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift3 " "Found entity 1: lpm_clshift3" {  } { { "lpm_clshift3.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl0_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl0_altclkctrl_uhi-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/fpga_lab/multiplier/altclkctrl0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838264 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl0-RTL " "Found design unit 2: altclkctrl0-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/fpga_lab/multiplier/altclkctrl0.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838264 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl0_altclkctrl_uhi " "Found entity 1: altclkctrl0_altclkctrl_uhi" {  } { { "altclkctrl0.vhd" "" { Text "H:/fpga_lab/multiplier/altclkctrl0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838264 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl0 " "Found entity 2: altclkctrl0" {  } { { "altclkctrl0.vhd" "" { Text "H:/fpga_lab/multiplier/altclkctrl0.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424789838555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10bitreg 10bitreg:inst13 " "Elaborating entity \"10bitreg\" for hierarchy \"10bitreg:inst13\"" {  } { { "multiplier.bdf" "inst13" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 80 1880 2048 176 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift3 10bitreg:inst13\|lpm_clshift3:inst1 " "Elaborating entity \"lpm_clshift3\" for hierarchy \"10bitreg:inst13\|lpm_clshift3:inst1\"" {  } { { "10bitreg.bdf" "inst1" { Schematic "H:/fpga_lab/multiplier/10bitreg.bdf" { { 256 488 664 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift3.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift3.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424789838884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789838918 ""}  } { { "lpm_clshift3.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424789838918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_kid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_kid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_kid " "Found entity 1: lpm_clshift_kid" {  } { { "db/lpm_clshift_kid.tdf" "" { Text "H:/fpga_lab/multiplier/db/lpm_clshift_kid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789838982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789838982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_kid 10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_kid:auto_generated " "Elaborating entity \"lpm_clshift_kid\" for hierarchy \"10bitreg:inst13\|lpm_clshift3:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_kid:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0 altclkctrl0:inst14 " "Elaborating entity \"altclkctrl0\" for hierarchy \"altclkctrl0:inst14\"" {  } { { "multiplier.bdf" "inst14" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 568 432 592 632 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0_altclkctrl_uhi altclkctrl0:inst14\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component " "Elaborating entity \"altclkctrl0_altclkctrl_uhi\" for hierarchy \"altclkctrl0:inst14\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\"" {  } { { "altclkctrl0.vhd" "altclkctrl0_altclkctrl_uhi_component" { Text "H:/fpga_lab/multiplier/altclkctrl0.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:inst4 " "Elaborating entity \"block\" for hierarchy \"block:inst4\"" {  } { { "multiplier.bdf" "inst4" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 48 1696 1840 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 block:inst4\|lpm_clshift0:inst " "Elaborating entity \"lpm_clshift0\" for hierarchy \"block:inst4\|lpm_clshift0:inst\"" {  } { { "block.bdf" "inst" { Schematic "H:/fpga_lab/multiplier/block.bdf" { { 80 480 656 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424789839399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839399 ""}  } { { "lpm_clshift0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424789839399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_skb " "Found entity 1: lpm_clshift_skb" {  } { { "db/lpm_clshift_skb.tdf" "" { Text "H:/fpga_lab/multiplier/db/lpm_clshift_skb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789839471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789839471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_skb block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_skb:auto_generated " "Elaborating entity \"lpm_clshift_skb\" for hierarchy \"block:inst4\|lpm_clshift0:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_skb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 block:inst4\|lpm_add_sub0:inst11 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"block:inst4\|lpm_add_sub0:inst11\"" {  } { { "block.bdf" "inst11" { Schematic "H:/fpga_lab/multiplier/block.bdf" { { 496 856 1016 592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424789839800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839801 ""}  } { { "lpm_add_sub0.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424789839801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uoh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uoh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uoh " "Found entity 1: add_sub_uoh" {  } { { "db/add_sub_uoh.tdf" "" { Text "H:/fpga_lab/multiplier/db/add_sub_uoh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789839948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789839948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uoh block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uoh:auto_generated " "Elaborating entity \"add_sub_uoh\" for hierarchy \"block:inst4\|lpm_add_sub0:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uoh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789839995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift1.vhd 2 1 " "Using design file lpm_clshift1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "lpm_clshift1.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789840073 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789840073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1424789840073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 block:inst4\|lpm_clshift1:inst4 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"block:inst4\|lpm_clshift1:inst4\"" {  } { { "block.bdf" "inst4" { Schematic "H:/fpga_lab/multiplier/block.bdf" { { 304 488 664 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bitreg 5bitreg:inst23 " "Elaborating entity \"5bitreg\" for hierarchy \"5bitreg:inst23\"" {  } { { "multiplier.bdf" "inst23" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { -224 1432 1600 -128 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift2 5bitreg:inst23\|lpm_clshift2:inst1 " "Elaborating entity \"lpm_clshift2\" for hierarchy \"5bitreg:inst23\|lpm_clshift2:inst1\"" {  } { { "5bitreg.bdf" "inst1" { Schematic "H:/fpga_lab/multiplier/5bitreg.bdf" { { 240 320 496 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift2.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424789840415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840415 ""}  } { { "lpm_clshift2.vhd" "" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424789840415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_5hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_5hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_5hd " "Found entity 1: lpm_clshift_5hd" {  } { { "db/lpm_clshift_5hd.tdf" "" { Text "H:/fpga_lab/multiplier/db/lpm_clshift_5hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424789840474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424789840474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_5hd 5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_5hd:auto_generated " "Elaborating entity \"lpm_clshift_5hd\" for hierarchy \"5bitreg:inst23\|lpm_clshift2:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_5hd:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424789840512 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift3.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845066 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845088 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift3.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845089 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845090 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift3.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845090 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845091 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845093 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845094 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845094 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845096 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845097 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845098 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845100 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845100 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845102 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845102 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845103 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845104 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift2.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845106 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845107 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift0.vhd" 78 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845108 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift3.vhd" "LPM_CLSHIFT_component" { Text "H:/fpga_lab/multiplier/lpm_clshift3.vhd" 81 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424789845109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 104 2088 2264 120 "R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424789846293 "|multiplier|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 104 2088 2264 120 "R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424789846293 "|multiplier|R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1424789846293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1424789846465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1424789846664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424789852648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424789852648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 72 8 176 88 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424789852852 "|multiplier|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 72 8 176 88 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424789852852 "|multiplier|A[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1424789852852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424789852895 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424789852895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424789852895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424789852895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424789853106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 14:57:32 2015 " "Processing ended: Tue Feb 24 14:57:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424789853106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424789853106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424789853106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424789853106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424789856493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424789856529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 14:57:35 2015 " "Processing started: Tue Feb 24 14:57:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424789856529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1424789856529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiplier -c multiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1424789856540 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1424789856705 ""}
{ "Info" "0" "" "Project  = multiplier" {  } {  } 0 0 "Project  = multiplier" 0 0 "Fitter" 0 0 1424789856706 ""}
{ "Info" "0" "" "Revision = multiplier" {  } {  } 0 0 "Revision = multiplier" 0 0 "Fitter" 0 0 1424789856706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1424789857098 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiplier EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"multiplier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1424789857417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424789857496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424789857496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424789857497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1424789857650 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424789858018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424789858018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424789858018 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1424789858018 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fpga_lab/multiplier/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424789858042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fpga_lab/multiplier/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424789858042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fpga_lab/multiplier/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424789858042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fpga_lab/multiplier/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424789858042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fpga_lab/multiplier/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424789858042 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1424789858042 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1424789858055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Promoted node clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altclkctrl0:inst14\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\|clkctrl1 Global Clock CLKCTRL_G9 " "Automatically promoted altclkctrl0:inst14\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "altclkctrl0.vhd" "" { Text "H:/fpga_lab/multiplier/altclkctrl0.vhd" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altclkctrl0:inst14|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fpga_lab/multiplier/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1424789859290 ""}  } { { "multiplier.bdf" "" { Schematic "H:/fpga_lab/multiplier/multiplier.bdf" { { 592 256 424 608 "clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fpga_lab/multiplier/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1424789859290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier.sdc " "Synopsys Design Constraints File file not found: 'multiplier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1424789859869 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1424789859882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1424789859906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1424789859918 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1424789859964 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1424789859984 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1424789859997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1424789860009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1424789860034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1424789860048 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1424789860061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1424789860077 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1424789860092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1424789860131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1424789860155 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1424789860155 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424789860200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1424789861649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424789861763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1424789861787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1424789862229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424789862240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1424789862894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "H:/fpga_lab/multiplier/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1424789863814 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1424789863814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424789864896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1424789864921 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1424789864921 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1424789864956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1424789865049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1424789865533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1424789865612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1424789865891 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424789866598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fpga_lab/multiplier/output_files/multiplier.fit.smsg " "Generated suppressed messages file H:/fpga_lab/multiplier/output_files/multiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1424789867932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424789868935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 14:57:48 2015 " "Processing ended: Tue Feb 24 14:57:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424789868935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424789868935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424789868935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1424789868935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1424789871860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424789871863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 14:57:51 2015 " "Processing started: Tue Feb 24 14:57:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424789871863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1424789871863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiplier -c multiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1424789871864 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1424789873187 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1424789873254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424789874027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 14:57:54 2015 " "Processing ended: Tue Feb 24 14:57:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424789874027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424789874027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424789874027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1424789874027 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1424789874754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1424789876301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424789876345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 14:57:55 2015 " "Processing started: Tue Feb 24 14:57:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424789876345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424789876345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiplier -c multiplier " "Command: quartus_sta multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424789876365 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1424789876524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424789877158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424789877170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424789877241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424789877241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier.sdc " "Synopsys Design Constraints File file not found: 'multiplier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1424789877753 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1424789877767 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424789877779 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424789877779 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1424789877791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424789877803 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1424789877862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1424789877926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424789878109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424789878109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.332 " "Worst-case setup slack is -1.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332       -15.450 clock  " "   -1.332       -15.450 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789878143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 clock  " "    0.357         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789878157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424789878183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424789878197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -48.000 clock  " "   -3.000       -48.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789878209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789878209 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1424789878366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1424789878404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1424789878984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424789879084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424789879084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.071 " "Worst-case setup slack is -1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071       -10.751 clock  " "   -1.071       -10.751 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789879098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 clock  " "    0.330         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789879115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424789879130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424789879145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -48.000 clock  " "   -3.000       -48.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789879162 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1424789879313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424789879642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424789879642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.310 " "Worst-case setup slack is -0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310        -0.949 clock  " "   -0.310        -0.949 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789879660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clock  " "    0.181         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789879677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424789879694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424789879713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.824 clock  " "   -3.000       -50.824 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424789879736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424789879736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1424789880242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1424789880242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424789880642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 14:58:00 2015 " "Processing ended: Tue Feb 24 14:58:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424789880642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424789880642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424789880642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424789880642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424789884202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424789884209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 14:58:03 2015 " "Processing started: Tue Feb 24 14:58:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424789884209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424789884209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multiplier -c multiplier " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424789884209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplier.vo H:/fpga_lab/multiplier/simulation/modelsim/ simulation " "Generated file multiplier.vo in folder \"H:/fpga_lab/multiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424789885187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424789885298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 14:58:05 2015 " "Processing ended: Tue Feb 24 14:58:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424789885298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424789885298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424789885298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424789885298 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424789886063 ""}
