<stg><name>dut_update_knn</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="2">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="31">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="5">
<condition id="30">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="3">
<condition id="36">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_34_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_34)

]]></node>
<StgValue><ssdm name="tmp_34_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

]]></node>
<StgValue><ssdm name="train_inst_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

]]></node>
<StgValue><ssdm name="test_inst_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="6" op_0_bw="4">
<![CDATA[
:3  %tmp_34_cast_cast = zext i4 %tmp_34_read to i6

]]></node>
<StgValue><ssdm name="tmp_34_cast_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_34_read, i2 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_s = sub i6 %tmp, %tmp_34_cast_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="49" op_0_bw="48">
<![CDATA[
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

]]></node>
<StgValue><ssdm name="train_inst_V_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:7  %r_V_2 = xor i49 %train_inst_V_cast, %test_inst_V_read

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="49" op_0_bw="49" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i49 [ %r_V_2, %0 ], [ %r_V_4, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %val_assign = phi i32 [ 0, %0 ], [ %dist_0_s, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %i = phi i6 [ 0, %0 ], [ %i_1, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond = icmp eq i6 %i, -15

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %i_1 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.preheader, label %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="49">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %r_V = trunc i49 %p_s to i1

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %dist = add nsw i32 1, %val_assign

]]></node>
<StgValue><ssdm name="dist"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %dist_0_s = select i1 %r_V, i32 %dist, i32 %val_assign

]]></node>
<StgValue><ssdm name="dist_0_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="48" op_0_bw="48" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %r_V_3 = call i48 @_ssdm_op_PartSelect.i48.i49.i32.i32(i49 %p_s, i32 1, i32 48)

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="49" op_0_bw="48">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V_4 = zext i48 %r_V_3 to i49

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i2 [ %i_2, %._crit_edge94 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %tmp_5 = icmp eq i2 %i1, -1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %i_2 = add i2 %i1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_5, label %.loopexit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="2">
<![CDATA[
:1  %tmp_6_cast = zext i2 %i1 to i6

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_3 = add i6 %tmp_s, %tmp_6_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_13_cast = sext i6 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_13_cast

]]></node>
<StgValue><ssdm name="min_distances_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="5">
<![CDATA[
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="5">
<![CDATA[
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="6">
<![CDATA[
:6  %tmp_7 = zext i6 %min_distances_V_load to i32

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_8 = icmp slt i32 %val_assign, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_8, label %3, label %._crit_edge94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="2">
<![CDATA[
:0  %tmp_cast = zext i2 %i_2 to i6

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_6 = add i6 %tmp_s, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_14_cast = sext i6 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %min_distances_V_addr_1 = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_14_cast

]]></node>
<StgValue><ssdm name="min_distances_V_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="5">
<![CDATA[
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tmp_4 = icmp ne i6 %min_distances_V_load, -14

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="5">
<![CDATA[
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
:5  %tmp_2 = zext i6 %min_distances_V_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %slt = icmp slt i32 %val_assign, %tmp_2

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %demorgan = and i1 %slt, %tmp_4

]]></node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %demorgan, label %._crit_edge94, label %._crit_edge91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge94:0  %tmp_1 = icmp eq i2 %i1, -2

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge94:1  %or_cond = and i1 %tmp_8, %tmp_1

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge94:2  br i1 %or_cond, label %._crit_edge91, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge91:0  %tmp_9 = trunc i32 %val_assign to i6

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
._crit_edge91:1  store i6 %tmp_9, i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge91:2  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="test_inst_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_inst_V"/></StgValue>
</port>
<port id="72" name="train_inst_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="train_inst_V"/></StgValue>
</port>
<port id="73" name="min_distances_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="tmp_34" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_34"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="_ssdm_op_Read.ap_auto.i4" to="tmp_34_read" fromId="75" toId="6">
</dataflow>
<dataflow id="77" from="tmp_34" to="tmp_34_read" fromId="74" toId="6">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i48" to="train_inst_V_read" fromId="78" toId="7">
</dataflow>
<dataflow id="80" from="train_inst_V" to="train_inst_V_read" fromId="72" toId="7">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i49" to="test_inst_V_read" fromId="81" toId="8">
</dataflow>
<dataflow id="83" from="test_inst_V" to="test_inst_V_read" fromId="71" toId="8">
</dataflow>
<dataflow id="84" from="tmp_34_read" to="tmp_34_cast_cast" fromId="6" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="tmp" fromId="85" toId="10">
</dataflow>
<dataflow id="87" from="tmp_34_read" to="tmp" fromId="6" toId="10">
</dataflow>
<dataflow id="89" from="stg_88" to="tmp" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="tmp" to="tmp_s" fromId="10" toId="11">
</dataflow>
<dataflow id="91" from="tmp_34_cast_cast" to="tmp_s" fromId="9" toId="11">
</dataflow>
<dataflow id="92" from="train_inst_V_read" to="train_inst_V_cast" fromId="7" toId="12">
</dataflow>
<dataflow id="93" from="train_inst_V_cast" to="r_V_2" fromId="12" toId="13">
</dataflow>
<dataflow id="94" from="test_inst_V_read" to="r_V_2" fromId="8" toId="13">
</dataflow>
<dataflow id="95" from="r_V_2" to="p_s" fromId="13" toId="15">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="stg_14" to="p_s" fromId="14" toId="15">
</dataflow>
<dataflow id="97" from="r_V_4" to="p_s" fromId="27" toId="15">
<BackEdge/>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="stg_28" to="p_s" fromId="28" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="100" from="stg_99" to="val_assign" fromId="99" toId="16">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="stg_14" to="val_assign" fromId="14" toId="16">
</dataflow>
<dataflow id="102" from="dist_0_s" to="val_assign" fromId="25" toId="16">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="stg_28" to="val_assign" fromId="28" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="105" from="stg_104" to="i" fromId="104" toId="17">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="stg_14" to="i" fromId="14" toId="17">
</dataflow>
<dataflow id="107" from="i_1" to="i" fromId="20" toId="17">
<BackEdge/>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="stg_28" to="i" fromId="28" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="109" from="i" to="exitcond" fromId="17" toId="18">
</dataflow>
<dataflow id="111" from="stg_110" to="exitcond" fromId="110" toId="18">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="112" toId="19">
</dataflow>
<dataflow id="115" from="stg_114" to="empty" fromId="114" toId="19">
</dataflow>
<dataflow id="116" from="stg_114" to="empty" fromId="114" toId="19">
</dataflow>
<dataflow id="117" from="stg_114" to="empty" fromId="114" toId="19">
</dataflow>
<dataflow id="118" from="i" to="i_1" fromId="17" toId="20">
</dataflow>
<dataflow id="120" from="stg_119" to="i_1" fromId="119" toId="20">
</dataflow>
<dataflow id="121" from="exitcond" to="stg_21" fromId="18" toId="21">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopName" to="stg_22" fromId="122" toId="22">
</dataflow>
<dataflow id="125" from="p_str3" to="stg_22" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="p_s" to="r_V" fromId="15" toId="23">
</dataflow>
<dataflow id="128" from="stg_127" to="dist" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="val_assign" to="dist" fromId="16" toId="24">
</dataflow>
<dataflow id="130" from="r_V" to="dist_0_s" fromId="23" toId="25">
</dataflow>
<dataflow id="131" from="dist" to="dist_0_s" fromId="24" toId="25">
</dataflow>
<dataflow id="132" from="val_assign" to="dist_0_s" fromId="16" toId="25">
</dataflow>
<dataflow id="134" from="_ssdm_op_PartSelect.i48.i49.i32.i32" to="r_V_3" fromId="133" toId="26">
</dataflow>
<dataflow id="135" from="p_s" to="r_V_3" fromId="15" toId="26">
</dataflow>
<dataflow id="136" from="stg_127" to="r_V_3" fromId="127" toId="26">
</dataflow>
<dataflow id="138" from="stg_137" to="r_V_3" fromId="137" toId="26">
</dataflow>
<dataflow id="139" from="r_V_3" to="r_V_4" fromId="26" toId="27">
</dataflow>
<dataflow id="140" from="i_2" to="i1" fromId="32" toId="29">
<BackEdge/>
<condition id="48">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="stg_57" to="i1" fromId="57" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="142" from="stg_88" to="i1" fromId="88" toId="29">
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="stg_21" to="i1" fromId="21" toId="29">
</dataflow>
<dataflow id="144" from="i1" to="tmp_5" fromId="29" toId="30">
</dataflow>
<dataflow id="146" from="stg_145" to="tmp_5" fromId="145" toId="30">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="112" toId="31">
</dataflow>
<dataflow id="149" from="stg_148" to="empty_6" fromId="148" toId="31">
</dataflow>
<dataflow id="151" from="stg_150" to="empty_6" fromId="150" toId="31">
</dataflow>
<dataflow id="153" from="stg_152" to="empty_6" fromId="152" toId="31">
</dataflow>
<dataflow id="154" from="i1" to="i_2" fromId="29" toId="32">
</dataflow>
<dataflow id="156" from="stg_155" to="i_2" fromId="155" toId="32">
</dataflow>
<dataflow id="157" from="tmp_5" to="stg_33" fromId="30" toId="33">
</dataflow>
<dataflow id="158" from="i1" to="tmp_6_cast" fromId="29" toId="34">
</dataflow>
<dataflow id="159" from="tmp_s" to="tmp_3" fromId="11" toId="35">
</dataflow>
<dataflow id="160" from="tmp_6_cast" to="tmp_3" fromId="34" toId="35">
</dataflow>
<dataflow id="161" from="tmp_3" to="tmp_13_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="min_distances_V" to="min_distances_V_addr" fromId="73" toId="37">
</dataflow>
<dataflow id="164" from="stg_163" to="min_distances_V_addr" fromId="163" toId="37">
</dataflow>
<dataflow id="165" from="tmp_13_cast" to="min_distances_V_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="166" from="min_distances_V_addr" to="min_distances_V_load" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="stg_39" fromId="122" toId="39">
</dataflow>
<dataflow id="169" from="p_str4" to="stg_39" fromId="168" toId="39">
</dataflow>
<dataflow id="170" from="min_distances_V_addr" to="min_distances_V_load" fromId="37" toId="40">
</dataflow>
<dataflow id="171" from="min_distances_V_load" to="tmp_7" fromId="40" toId="41">
</dataflow>
<dataflow id="172" from="val_assign" to="tmp_8" fromId="16" toId="42">
</dataflow>
<dataflow id="173" from="tmp_7" to="tmp_8" fromId="41" toId="42">
</dataflow>
<dataflow id="174" from="tmp_8" to="stg_43" fromId="42" toId="43">
</dataflow>
<dataflow id="175" from="i_2" to="tmp_cast" fromId="32" toId="44">
</dataflow>
<dataflow id="176" from="tmp_s" to="tmp_6" fromId="11" toId="45">
</dataflow>
<dataflow id="177" from="tmp_cast" to="tmp_6" fromId="44" toId="45">
</dataflow>
<dataflow id="178" from="tmp_6" to="tmp_14_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="179" from="min_distances_V" to="min_distances_V_addr_1" fromId="73" toId="47">
</dataflow>
<dataflow id="180" from="stg_163" to="min_distances_V_addr_1" fromId="163" toId="47">
</dataflow>
<dataflow id="181" from="tmp_14_cast" to="min_distances_V_addr_1" fromId="46" toId="47">
</dataflow>
<dataflow id="182" from="min_distances_V_addr_1" to="min_distances_V_load_1" fromId="47" toId="48">
</dataflow>
<dataflow id="183" from="min_distances_V_load" to="tmp_4" fromId="40" toId="49">
</dataflow>
<dataflow id="185" from="stg_184" to="tmp_4" fromId="184" toId="49">
</dataflow>
<dataflow id="186" from="min_distances_V_addr_1" to="min_distances_V_load_1" fromId="47" toId="50">
</dataflow>
<dataflow id="187" from="min_distances_V_load_1" to="tmp_2" fromId="50" toId="51">
</dataflow>
<dataflow id="188" from="val_assign" to="slt" fromId="16" toId="52">
</dataflow>
<dataflow id="189" from="tmp_2" to="slt" fromId="51" toId="52">
</dataflow>
<dataflow id="190" from="slt" to="demorgan" fromId="52" toId="53">
</dataflow>
<dataflow id="191" from="tmp_4" to="demorgan" fromId="49" toId="53">
</dataflow>
<dataflow id="192" from="demorgan" to="stg_54" fromId="53" toId="54">
</dataflow>
<dataflow id="193" from="i1" to="tmp_1" fromId="29" toId="55">
</dataflow>
<dataflow id="195" from="stg_194" to="tmp_1" fromId="194" toId="55">
</dataflow>
<dataflow id="196" from="tmp_8" to="or_cond" fromId="42" toId="56">
</dataflow>
<dataflow id="197" from="tmp_1" to="or_cond" fromId="55" toId="56">
</dataflow>
<dataflow id="198" from="or_cond" to="stg_57" fromId="56" toId="57">
</dataflow>
<dataflow id="199" from="val_assign" to="tmp_9" fromId="16" toId="58">
</dataflow>
<dataflow id="200" from="tmp_9" to="stg_59" fromId="58" toId="59">
</dataflow>
<dataflow id="201" from="min_distances_V_addr" to="stg_59" fromId="37" toId="59">
</dataflow>
<dataflow id="202" from="exitcond" to="stg_2" fromId="18" toId="2">
</dataflow>
<dataflow id="203" from="tmp_5" to="stg_3" fromId="30" toId="3">
</dataflow>
<dataflow id="204" from="tmp_8" to="stg_4" fromId="42" toId="4">
</dataflow>
<dataflow id="205" from="tmp_5" to="stg_5" fromId="30" toId="5">
</dataflow>
<dataflow id="206" from="tmp_8" to="stg_5" fromId="42" toId="5">
</dataflow>
<dataflow id="207" from="demorgan" to="stg_5" fromId="53" toId="5">
</dataflow>
<dataflow id="208" from="or_cond" to="stg_5" fromId="56" toId="5">
</dataflow>
</dataflows>


</stg>
