#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED0 */
LED0__0__DR EQU CYREG_GPIO_PRT0_DR
LED0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED0__0__HSIOM_MASK EQU 0x0000000F
LED0__0__HSIOM_SHIFT EQU 0
LED0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED0__0__MASK EQU 0x01
LED0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED0__0__PC EQU CYREG_GPIO_PRT0_PC
LED0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED0__0__PORT EQU 0
LED0__0__PS EQU CYREG_GPIO_PRT0_PS
LED0__0__SHIFT EQU 0
LED0__DR EQU CYREG_GPIO_PRT0_DR
LED0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__INTR EQU CYREG_GPIO_PRT0_INTR
LED0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED0__MASK EQU 0x01
LED0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED0__PC EQU CYREG_GPIO_PRT0_PC
LED0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED0__PORT EQU 0
LED0__PS EQU CYREG_GPIO_PRT0_PS
LED0__SHIFT EQU 0

/* LED1 */
LED1__0__DR EQU CYREG_GPIO_PRT0_DR
LED1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED1__0__HSIOM_MASK EQU 0x000000F0
LED1__0__HSIOM_SHIFT EQU 4
LED1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED1__0__MASK EQU 0x02
LED1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED1__0__PC EQU CYREG_GPIO_PRT0_PC
LED1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED1__0__PORT EQU 0
LED1__0__PS EQU CYREG_GPIO_PRT0_PS
LED1__0__SHIFT EQU 1
LED1__DR EQU CYREG_GPIO_PRT0_DR
LED1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__INTR EQU CYREG_GPIO_PRT0_INTR
LED1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED1__MASK EQU 0x02
LED1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED1__PC EQU CYREG_GPIO_PRT0_PC
LED1__PC2 EQU CYREG_GPIO_PRT0_PC2
LED1__PORT EQU 0
LED1__PS EQU CYREG_GPIO_PRT0_PS
LED1__SHIFT EQU 1

/* LED2 */
LED2__0__DR EQU CYREG_GPIO_PRT0_DR
LED2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED2__0__HSIOM_MASK EQU 0x00000F00
LED2__0__HSIOM_SHIFT EQU 8
LED2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED2__0__MASK EQU 0x04
LED2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__0__PC EQU CYREG_GPIO_PRT0_PC
LED2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED2__0__PORT EQU 0
LED2__0__PS EQU CYREG_GPIO_PRT0_PS
LED2__0__SHIFT EQU 2
LED2__DR EQU CYREG_GPIO_PRT0_DR
LED2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__INTR EQU CYREG_GPIO_PRT0_INTR
LED2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED2__MASK EQU 0x04
LED2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__PC EQU CYREG_GPIO_PRT0_PC
LED2__PC2 EQU CYREG_GPIO_PRT0_PC2
LED2__PORT EQU 0
LED2__PS EQU CYREG_GPIO_PRT0_PS
LED2__SHIFT EQU 2

/* LED3 */
LED3__0__DR EQU CYREG_GPIO_PRT0_DR
LED3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED3__0__HSIOM_MASK EQU 0x0000F000
LED3__0__HSIOM_SHIFT EQU 12
LED3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED3__0__MASK EQU 0x08
LED3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED3__0__PC EQU CYREG_GPIO_PRT0_PC
LED3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED3__0__PORT EQU 0
LED3__0__PS EQU CYREG_GPIO_PRT0_PS
LED3__0__SHIFT EQU 3
LED3__DR EQU CYREG_GPIO_PRT0_DR
LED3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__INTR EQU CYREG_GPIO_PRT0_INTR
LED3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED3__MASK EQU 0x08
LED3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED3__PC EQU CYREG_GPIO_PRT0_PC
LED3__PC2 EQU CYREG_GPIO_PRT0_PC2
LED3__PORT EQU 0
LED3__PS EQU CYREG_GPIO_PRT0_PS
LED3__SHIFT EQU 3

/* LED4 */
LED4__0__DR EQU CYREG_GPIO_PRT0_DR
LED4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED4__0__HSIOM_MASK EQU 0x000F0000
LED4__0__HSIOM_SHIFT EQU 16
LED4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED4__0__MASK EQU 0x10
LED4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__0__PC EQU CYREG_GPIO_PRT0_PC
LED4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED4__0__PORT EQU 0
LED4__0__PS EQU CYREG_GPIO_PRT0_PS
LED4__0__SHIFT EQU 4
LED4__DR EQU CYREG_GPIO_PRT0_DR
LED4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__INTR EQU CYREG_GPIO_PRT0_INTR
LED4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED4__MASK EQU 0x10
LED4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__PC EQU CYREG_GPIO_PRT0_PC
LED4__PC2 EQU CYREG_GPIO_PRT0_PC2
LED4__PORT EQU 0
LED4__PS EQU CYREG_GPIO_PRT0_PS
LED4__SHIFT EQU 4

/* LED5 */
LED5__0__DR EQU CYREG_GPIO_PRT0_DR
LED5__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED5__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED5__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED5__0__HSIOM_MASK EQU 0x00F00000
LED5__0__HSIOM_SHIFT EQU 20
LED5__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED5__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED5__0__MASK EQU 0x20
LED5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED5__0__PC EQU CYREG_GPIO_PRT0_PC
LED5__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED5__0__PORT EQU 0
LED5__0__PS EQU CYREG_GPIO_PRT0_PS
LED5__0__SHIFT EQU 5
LED5__DR EQU CYREG_GPIO_PRT0_DR
LED5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__INTR EQU CYREG_GPIO_PRT0_INTR
LED5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED5__MASK EQU 0x20
LED5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED5__PC EQU CYREG_GPIO_PRT0_PC
LED5__PC2 EQU CYREG_GPIO_PRT0_PC2
LED5__PORT EQU 0
LED5__PS EQU CYREG_GPIO_PRT0_PS
LED5__SHIFT EQU 5

/* LED6 */
LED6__0__DR EQU CYREG_GPIO_PRT1_DR
LED6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED6__0__HSIOM_MASK EQU 0x0000000F
LED6__0__HSIOM_SHIFT EQU 0
LED6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED6__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED6__0__MASK EQU 0x01
LED6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED6__0__PC EQU CYREG_GPIO_PRT1_PC
LED6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED6__0__PORT EQU 1
LED6__0__PS EQU CYREG_GPIO_PRT1_PS
LED6__0__SHIFT EQU 0
LED6__DR EQU CYREG_GPIO_PRT1_DR
LED6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED6__INTR EQU CYREG_GPIO_PRT1_INTR
LED6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED6__MASK EQU 0x01
LED6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED6__PC EQU CYREG_GPIO_PRT1_PC
LED6__PC2 EQU CYREG_GPIO_PRT1_PC2
LED6__PORT EQU 1
LED6__PS EQU CYREG_GPIO_PRT1_PS
LED6__SHIFT EQU 0

/* DEBUG_rx */
DEBUG_rx__0__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DEBUG_rx__0__HSIOM_MASK EQU 0x000F0000
DEBUG_rx__0__HSIOM_SHIFT EQU 16
DEBUG_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__0__MASK EQU 0x10
DEBUG_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_rx__0__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_rx__0__PORT EQU 1
DEBUG_rx__0__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_rx__0__SHIFT EQU 4
DEBUG_rx__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_rx__MASK EQU 0x10
DEBUG_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_rx__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_rx__PORT EQU 1
DEBUG_rx__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_rx__SHIFT EQU 4

/* DEBUG_SCB */
DEBUG_SCB__CTRL EQU CYREG_SCB0_CTRL
DEBUG_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
DEBUG_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
DEBUG_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
DEBUG_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
DEBUG_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
DEBUG_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
DEBUG_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
DEBUG_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
DEBUG_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
DEBUG_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
DEBUG_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
DEBUG_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
DEBUG_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
DEBUG_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
DEBUG_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
DEBUG_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
DEBUG_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
DEBUG_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
DEBUG_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
DEBUG_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
DEBUG_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
DEBUG_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
DEBUG_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
DEBUG_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
DEBUG_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
DEBUG_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
DEBUG_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
DEBUG_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
DEBUG_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
DEBUG_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
DEBUG_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
DEBUG_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
DEBUG_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
DEBUG_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
DEBUG_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
DEBUG_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
DEBUG_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
DEBUG_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
DEBUG_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
DEBUG_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
DEBUG_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
DEBUG_SCB__INTR_M EQU CYREG_SCB0_INTR_M
DEBUG_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
DEBUG_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
DEBUG_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
DEBUG_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
DEBUG_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
DEBUG_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
DEBUG_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
DEBUG_SCB__INTR_S EQU CYREG_SCB0_INTR_S
DEBUG_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
DEBUG_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
DEBUG_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
DEBUG_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
DEBUG_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
DEBUG_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
DEBUG_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
DEBUG_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
DEBUG_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
DEBUG_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
DEBUG_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
DEBUG_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
DEBUG_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
DEBUG_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
DEBUG_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
DEBUG_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
DEBUG_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
DEBUG_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
DEBUG_SCB__SS0_POSISTION EQU 0
DEBUG_SCB__SS1_POSISTION EQU 1
DEBUG_SCB__SS2_POSISTION EQU 2
DEBUG_SCB__SS3_POSISTION EQU 3
DEBUG_SCB__STATUS EQU CYREG_SCB0_STATUS
DEBUG_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
DEBUG_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
DEBUG_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
DEBUG_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
DEBUG_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
DEBUG_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
DEBUG_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
DEBUG_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
DEBUG_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* DEBUG_SCBCLK */
DEBUG_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
DEBUG_SCBCLK__DIV_ID EQU 0x00000041
DEBUG_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
DEBUG_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* DEBUG_tx */
DEBUG_tx__0__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DEBUG_tx__0__HSIOM_MASK EQU 0x00F00000
DEBUG_tx__0__HSIOM_SHIFT EQU 20
DEBUG_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__0__MASK EQU 0x20
DEBUG_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__0__OUT_SEL_SHIFT EQU 10
DEBUG_tx__0__OUT_SEL_VAL EQU -1
DEBUG_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_tx__0__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_tx__0__PORT EQU 1
DEBUG_tx__0__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_tx__0__SHIFT EQU 5
DEBUG_tx__DR EQU CYREG_GPIO_PRT1_DR
DEBUG_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DEBUG_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DEBUG_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DEBUG_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__INTR EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DEBUG_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DEBUG_tx__MASK EQU 0x20
DEBUG_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_tx__PC EQU CYREG_GPIO_PRT1_PC
DEBUG_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
DEBUG_tx__PORT EQU 1
DEBUG_tx__PS EQU CYREG_GPIO_PRT1_PS
DEBUG_tx__SHIFT EQU 5

/* GPIO_0 */
GPIO_0__0__DR EQU CYREG_GPIO_PRT2_DR
GPIO_0__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPIO_0__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPIO_0__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPIO_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GPIO_0__0__HSIOM_MASK EQU 0x00F00000
GPIO_0__0__HSIOM_SHIFT EQU 20
GPIO_0__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_0__0__INTR EQU CYREG_GPIO_PRT2_INTR
GPIO_0__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_0__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPIO_0__0__MASK EQU 0x20
GPIO_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_0__0__PC EQU CYREG_GPIO_PRT2_PC
GPIO_0__0__PC2 EQU CYREG_GPIO_PRT2_PC2
GPIO_0__0__PORT EQU 2
GPIO_0__0__PS EQU CYREG_GPIO_PRT2_PS
GPIO_0__0__SHIFT EQU 5
GPIO_0__DR EQU CYREG_GPIO_PRT2_DR
GPIO_0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPIO_0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPIO_0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPIO_0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_0__INTR EQU CYREG_GPIO_PRT2_INTR
GPIO_0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPIO_0__MASK EQU 0x20
GPIO_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_0__PC EQU CYREG_GPIO_PRT2_PC
GPIO_0__PC2 EQU CYREG_GPIO_PRT2_PC2
GPIO_0__PORT EQU 2
GPIO_0__PS EQU CYREG_GPIO_PRT2_PS
GPIO_0__SHIFT EQU 5

/* GPIO_1 */
GPIO_1__0__DR EQU CYREG_GPIO_PRT2_DR
GPIO_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPIO_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPIO_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPIO_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GPIO_1__0__HSIOM_MASK EQU 0xF0000000
GPIO_1__0__HSIOM_SHIFT EQU 28
GPIO_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
GPIO_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPIO_1__0__MASK EQU 0x80
GPIO_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_1__0__PC EQU CYREG_GPIO_PRT2_PC
GPIO_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
GPIO_1__0__PORT EQU 2
GPIO_1__0__PS EQU CYREG_GPIO_PRT2_PS
GPIO_1__0__SHIFT EQU 7
GPIO_1__DR EQU CYREG_GPIO_PRT2_DR
GPIO_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPIO_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPIO_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPIO_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_1__INTR EQU CYREG_GPIO_PRT2_INTR
GPIO_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPIO_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPIO_1__MASK EQU 0x80
GPIO_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_1__PC EQU CYREG_GPIO_PRT2_PC
GPIO_1__PC2 EQU CYREG_GPIO_PRT2_PC2
GPIO_1__PORT EQU 2
GPIO_1__PS EQU CYREG_GPIO_PRT2_PS
GPIO_1__SHIFT EQU 7

/* I2C_SCB */
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 1
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_scl */
I2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_MASK EQU 0x00F00000
I2C_scl__0__HSIOM_SHIFT EQU 20
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__MASK EQU 0x20
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__0__SHIFT EQU 5
I2C_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__MASK EQU 0x20
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__SHIFT EQU 5

/* I2C_sda */
I2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_MASK EQU 0x000F0000
I2C_sda__0__HSIOM_SHIFT EQU 16
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__MASK EQU 0x10
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__0__SHIFT EQU 4
I2C_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__MASK EQU 0x10
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__SHIFT EQU 4

/* i2c_isr */
i2c_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
i2c_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
i2c_isr__INTC_MASK EQU 0x40000
i2c_isr__INTC_NUMBER EQU 18
i2c_isr__INTC_PRIOR_MASK EQU 0xC00000
i2c_isr__INTC_PRIOR_NUM EQU 2
i2c_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
i2c_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
i2c_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* led_isr */
led_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
led_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
led_isr__INTC_MASK EQU 0x20000
led_isr__INTC_NUMBER EQU 17
led_isr__INTC_PRIOR_MASK EQU 0xC000
led_isr__INTC_PRIOR_NUM EQU 3
led_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
led_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
led_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* MOTOR1_1 */
MOTOR1_1__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR1_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR1_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR1_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR1_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR1_1__0__HSIOM_MASK EQU 0xF0000000
MOTOR1_1__0__HSIOM_SHIFT EQU 28
MOTOR1_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR1_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR1_1__0__MASK EQU 0x80
MOTOR1_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR1_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR1_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR1_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR1_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR1_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR1_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR1_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR1_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR1_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR1_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR1_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR1_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR1_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR1_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR1_1__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR1_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR1_1__0__PORT EQU 1
MOTOR1_1__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR1_1__0__SHIFT EQU 7
MOTOR1_1__DR EQU CYREG_GPIO_PRT1_DR
MOTOR1_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR1_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR1_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR1_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_1__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR1_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR1_1__MASK EQU 0x80
MOTOR1_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR1_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR1_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR1_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR1_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR1_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR1_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR1_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR1_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR1_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR1_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR1_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR1_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR1_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR1_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR1_1__PC EQU CYREG_GPIO_PRT1_PC
MOTOR1_1__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR1_1__PORT EQU 1
MOTOR1_1__PS EQU CYREG_GPIO_PRT1_PS
MOTOR1_1__SHIFT EQU 7

/* MOTOR1_2 */
MOTOR1_2__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR1_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR1_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR1_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR1_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR1_2__0__HSIOM_MASK EQU 0x0000F000
MOTOR1_2__0__HSIOM_SHIFT EQU 12
MOTOR1_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR1_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR1_2__0__MASK EQU 0x08
MOTOR1_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR1_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR1_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR1_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR1_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR1_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR1_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR1_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR1_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR1_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR1_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR1_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR1_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR1_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR1_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR1_2__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR1_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR1_2__0__PORT EQU 1
MOTOR1_2__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR1_2__0__SHIFT EQU 3
MOTOR1_2__DR EQU CYREG_GPIO_PRT1_DR
MOTOR1_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR1_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR1_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR1_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_2__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR1_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR1_2__MASK EQU 0x08
MOTOR1_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR1_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR1_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR1_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR1_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR1_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR1_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR1_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR1_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR1_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR1_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR1_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR1_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR1_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR1_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR1_2__PC EQU CYREG_GPIO_PRT1_PC
MOTOR1_2__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR1_2__PORT EQU 1
MOTOR1_2__PS EQU CYREG_GPIO_PRT1_PS
MOTOR1_2__SHIFT EQU 3

/* MOTOR2_1 */
MOTOR2_1__0__DR EQU CYREG_GPIO_PRT0_DR
MOTOR2_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOTOR2_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOTOR2_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOTOR2_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOTOR2_1__0__HSIOM_MASK EQU 0xF0000000
MOTOR2_1__0__HSIOM_SHIFT EQU 28
MOTOR2_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR2_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
MOTOR2_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR2_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOTOR2_1__0__MASK EQU 0x80
MOTOR2_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOTOR2_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOTOR2_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOTOR2_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOTOR2_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOTOR2_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOTOR2_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOTOR2_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOTOR2_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOTOR2_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOTOR2_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOTOR2_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOTOR2_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOTOR2_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOTOR2_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOTOR2_1__0__PC EQU CYREG_GPIO_PRT0_PC
MOTOR2_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MOTOR2_1__0__PORT EQU 0
MOTOR2_1__0__PS EQU CYREG_GPIO_PRT0_PS
MOTOR2_1__0__SHIFT EQU 7
MOTOR2_1__DR EQU CYREG_GPIO_PRT0_DR
MOTOR2_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOTOR2_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOTOR2_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOTOR2_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR2_1__INTR EQU CYREG_GPIO_PRT0_INTR
MOTOR2_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR2_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOTOR2_1__MASK EQU 0x80
MOTOR2_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOTOR2_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOTOR2_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOTOR2_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOTOR2_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOTOR2_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOTOR2_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOTOR2_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOTOR2_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOTOR2_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOTOR2_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOTOR2_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOTOR2_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOTOR2_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOTOR2_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOTOR2_1__PC EQU CYREG_GPIO_PRT0_PC
MOTOR2_1__PC2 EQU CYREG_GPIO_PRT0_PC2
MOTOR2_1__PORT EQU 0
MOTOR2_1__PS EQU CYREG_GPIO_PRT0_PS
MOTOR2_1__SHIFT EQU 7

/* MOTOR2_2 */
MOTOR2_2__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR2_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR2_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR2_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR2_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR2_2__0__HSIOM_MASK EQU 0x000000F0
MOTOR2_2__0__HSIOM_SHIFT EQU 4
MOTOR2_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR2_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR2_2__0__MASK EQU 0x02
MOTOR2_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR2_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR2_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR2_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR2_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR2_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR2_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR2_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR2_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR2_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR2_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR2_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR2_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR2_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR2_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR2_2__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR2_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR2_2__0__PORT EQU 1
MOTOR2_2__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR2_2__0__SHIFT EQU 1
MOTOR2_2__DR EQU CYREG_GPIO_PRT1_DR
MOTOR2_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR2_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR2_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR2_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_2__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR2_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR2_2__MASK EQU 0x02
MOTOR2_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR2_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR2_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR2_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR2_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR2_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR2_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR2_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR2_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR2_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR2_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR2_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR2_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR2_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR2_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR2_2__PC EQU CYREG_GPIO_PRT1_PC
MOTOR2_2__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR2_2__PORT EQU 1
MOTOR2_2__PS EQU CYREG_GPIO_PRT1_PS
MOTOR2_2__SHIFT EQU 1

/* MainClock */
MainClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
MainClock__DIV_ID EQU 0x00000042
MainClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
MainClock__PA_DIV_ID EQU 0x000000FF

/* PWM_MOTOR_PWMUDB */
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
PWM_MOTOR_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_MOTOR_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_MOTOR_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_MOTOR_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
PWM_MOTOR_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_MOTOR_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_MOTOR_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_MOTOR_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_MOTOR_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2

/* I2C_SCBCLK */
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000040
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* MOTOR1_PWM */
MOTOR1_PWM__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR1_PWM__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR1_PWM__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR1_PWM__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR1_PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR1_PWM__0__HSIOM_MASK EQU 0x0F000000
MOTOR1_PWM__0__HSIOM_SHIFT EQU 24
MOTOR1_PWM__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_PWM__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR1_PWM__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_PWM__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR1_PWM__0__MASK EQU 0x40
MOTOR1_PWM__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
MOTOR1_PWM__0__OUT_SEL_SHIFT EQU 12
MOTOR1_PWM__0__OUT_SEL_VAL EQU 2
MOTOR1_PWM__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR1_PWM__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR1_PWM__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR1_PWM__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR1_PWM__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR1_PWM__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR1_PWM__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR1_PWM__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR1_PWM__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR1_PWM__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR1_PWM__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR1_PWM__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR1_PWM__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR1_PWM__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR1_PWM__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR1_PWM__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR1_PWM__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR1_PWM__0__PORT EQU 1
MOTOR1_PWM__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR1_PWM__0__SHIFT EQU 6
MOTOR1_PWM__DR EQU CYREG_GPIO_PRT1_DR
MOTOR1_PWM__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR1_PWM__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR1_PWM__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR1_PWM__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_PWM__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR1_PWM__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR1_PWM__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR1_PWM__MASK EQU 0x40
MOTOR1_PWM__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR1_PWM__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR1_PWM__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR1_PWM__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR1_PWM__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR1_PWM__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR1_PWM__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR1_PWM__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR1_PWM__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR1_PWM__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR1_PWM__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR1_PWM__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR1_PWM__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR1_PWM__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR1_PWM__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR1_PWM__PC EQU CYREG_GPIO_PRT1_PC
MOTOR1_PWM__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR1_PWM__PORT EQU 1
MOTOR1_PWM__PS EQU CYREG_GPIO_PRT1_PS
MOTOR1_PWM__SHIFT EQU 6

/* MOTOR2_PWM */
MOTOR2_PWM__0__DR EQU CYREG_GPIO_PRT1_DR
MOTOR2_PWM__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR2_PWM__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR2_PWM__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR2_PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MOTOR2_PWM__0__HSIOM_MASK EQU 0x00000F00
MOTOR2_PWM__0__HSIOM_SHIFT EQU 8
MOTOR2_PWM__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_PWM__0__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR2_PWM__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_PWM__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR2_PWM__0__MASK EQU 0x04
MOTOR2_PWM__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
MOTOR2_PWM__0__OUT_SEL_SHIFT EQU 4
MOTOR2_PWM__0__OUT_SEL_VAL EQU 2
MOTOR2_PWM__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR2_PWM__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR2_PWM__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR2_PWM__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR2_PWM__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR2_PWM__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR2_PWM__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR2_PWM__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR2_PWM__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR2_PWM__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR2_PWM__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR2_PWM__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR2_PWM__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR2_PWM__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR2_PWM__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR2_PWM__0__PC EQU CYREG_GPIO_PRT1_PC
MOTOR2_PWM__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR2_PWM__0__PORT EQU 1
MOTOR2_PWM__0__PS EQU CYREG_GPIO_PRT1_PS
MOTOR2_PWM__0__SHIFT EQU 2
MOTOR2_PWM__DR EQU CYREG_GPIO_PRT1_DR
MOTOR2_PWM__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MOTOR2_PWM__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MOTOR2_PWM__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MOTOR2_PWM__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_PWM__INTR EQU CYREG_GPIO_PRT1_INTR
MOTOR2_PWM__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MOTOR2_PWM__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MOTOR2_PWM__MASK EQU 0x04
MOTOR2_PWM__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MOTOR2_PWM__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MOTOR2_PWM__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MOTOR2_PWM__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MOTOR2_PWM__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MOTOR2_PWM__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MOTOR2_PWM__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MOTOR2_PWM__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MOTOR2_PWM__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MOTOR2_PWM__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MOTOR2_PWM__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MOTOR2_PWM__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MOTOR2_PWM__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MOTOR2_PWM__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MOTOR2_PWM__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MOTOR2_PWM__PC EQU CYREG_GPIO_PRT1_PC
MOTOR2_PWM__PC2 EQU CYREG_GPIO_PRT1_PC2
MOTOR2_PWM__PORT EQU 1
MOTOR2_PWM__PS EQU CYREG_GPIO_PRT1_PS
MOTOR2_PWM__SHIFT EQU 2

/* ENK_MOTOR1A */
ENK_MOTOR1A__0__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR1A__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR1A__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR1A__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR1A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ENK_MOTOR1A__0__HSIOM_MASK EQU 0x0F000000
ENK_MOTOR1A__0__HSIOM_SHIFT EQU 24
ENK_MOTOR1A__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1A__0__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1A__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1A__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1A__0__MASK EQU 0x40
ENK_MOTOR1A__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR1A__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR1A__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR1A__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR1A__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR1A__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR1A__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR1A__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR1A__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR1A__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR1A__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR1A__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR1A__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR1A__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR1A__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR1A__0__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR1A__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR1A__0__PORT EQU 3
ENK_MOTOR1A__0__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR1A__0__SHIFT EQU 6
ENK_MOTOR1A__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR1A__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR1A__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR1A__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR1A__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1A__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1A__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1A__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1A__MASK EQU 0x40
ENK_MOTOR1A__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR1A__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR1A__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR1A__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR1A__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR1A__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR1A__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR1A__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR1A__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR1A__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR1A__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR1A__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR1A__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR1A__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR1A__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR1A__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR1A__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR1A__PORT EQU 3
ENK_MOTOR1A__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR1A__SHIFT EQU 6

/* ENK_MOTOR1B */
ENK_MOTOR1B__0__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR1B__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR1B__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR1B__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR1B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ENK_MOTOR1B__0__HSIOM_MASK EQU 0xF0000000
ENK_MOTOR1B__0__HSIOM_SHIFT EQU 28
ENK_MOTOR1B__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1B__0__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1B__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1B__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1B__0__MASK EQU 0x80
ENK_MOTOR1B__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR1B__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR1B__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR1B__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR1B__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR1B__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR1B__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR1B__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR1B__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR1B__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR1B__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR1B__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR1B__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR1B__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR1B__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR1B__0__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR1B__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR1B__0__PORT EQU 3
ENK_MOTOR1B__0__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR1B__0__SHIFT EQU 7
ENK_MOTOR1B__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR1B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR1B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR1B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR1B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1B__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR1B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR1B__MASK EQU 0x80
ENK_MOTOR1B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR1B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR1B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR1B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR1B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR1B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR1B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR1B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR1B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR1B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR1B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR1B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR1B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR1B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR1B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR1B__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR1B__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR1B__PORT EQU 3
ENK_MOTOR1B__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR1B__SHIFT EQU 7

/* ENK_MOTOR2A */
ENK_MOTOR2A__0__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR2A__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR2A__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR2A__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR2A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ENK_MOTOR2A__0__HSIOM_MASK EQU 0x00000F00
ENK_MOTOR2A__0__HSIOM_SHIFT EQU 8
ENK_MOTOR2A__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2A__0__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2A__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2A__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2A__0__MASK EQU 0x04
ENK_MOTOR2A__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR2A__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR2A__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR2A__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR2A__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR2A__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR2A__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR2A__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR2A__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR2A__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR2A__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR2A__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR2A__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR2A__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR2A__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR2A__0__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR2A__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR2A__0__PORT EQU 3
ENK_MOTOR2A__0__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR2A__0__SHIFT EQU 2
ENK_MOTOR2A__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR2A__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR2A__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR2A__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR2A__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2A__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2A__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2A__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2A__MASK EQU 0x04
ENK_MOTOR2A__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR2A__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR2A__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR2A__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR2A__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR2A__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR2A__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR2A__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR2A__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR2A__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR2A__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR2A__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR2A__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR2A__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR2A__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR2A__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR2A__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR2A__PORT EQU 3
ENK_MOTOR2A__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR2A__SHIFT EQU 2

/* ENK_MOTOR2B */
ENK_MOTOR2B__0__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR2B__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR2B__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR2B__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR2B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ENK_MOTOR2B__0__HSIOM_MASK EQU 0x0000F000
ENK_MOTOR2B__0__HSIOM_SHIFT EQU 12
ENK_MOTOR2B__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2B__0__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2B__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2B__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2B__0__MASK EQU 0x08
ENK_MOTOR2B__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR2B__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR2B__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR2B__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR2B__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR2B__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR2B__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR2B__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR2B__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR2B__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR2B__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR2B__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR2B__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR2B__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR2B__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR2B__0__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR2B__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR2B__0__PORT EQU 3
ENK_MOTOR2B__0__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR2B__0__SHIFT EQU 3
ENK_MOTOR2B__DR EQU CYREG_GPIO_PRT3_DR
ENK_MOTOR2B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ENK_MOTOR2B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ENK_MOTOR2B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ENK_MOTOR2B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2B__INTR EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ENK_MOTOR2B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ENK_MOTOR2B__MASK EQU 0x08
ENK_MOTOR2B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ENK_MOTOR2B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ENK_MOTOR2B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ENK_MOTOR2B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ENK_MOTOR2B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ENK_MOTOR2B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ENK_MOTOR2B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ENK_MOTOR2B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ENK_MOTOR2B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ENK_MOTOR2B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ENK_MOTOR2B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ENK_MOTOR2B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ENK_MOTOR2B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ENK_MOTOR2B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ENK_MOTOR2B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ENK_MOTOR2B__PC EQU CYREG_GPIO_PRT3_PC
ENK_MOTOR2B__PC2 EQU CYREG_GPIO_PRT3_PC2
ENK_MOTOR2B__PORT EQU 3
ENK_MOTOR2B__PS EQU CYREG_GPIO_PRT3_PS
ENK_MOTOR2B__SHIFT EQU 3

/* Timer_i2c_isr_cy_m0s8_tcpwm_1 */
Timer_i2c_isr_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_i2c_isr_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_i2c_isr_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_i2c_isr_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_i2c_isr_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_i2c_isr_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_i2c_isr_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_i2c_isr_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_i2c_isr_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_i2c_isr_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_i2c_isr_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_i2c_isr_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_led_isr_cy_m0s8_tcpwm_1 */
Timer_led_isr_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_led_isr_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_led_isr_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_led_isr_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_led_isr_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_led_isr_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_led_isr_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_led_isr_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_led_isr_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_led_isr_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_led_isr_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_led_isr_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_led_isr_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_led_isr_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_led_isr_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDR_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
