// Seed: 1629286799
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input supply0 id_2
);
  assign id_1 = 1;
  reg id_4;
  always @(*)
    if ({id_0, (1)} && id_0) begin : LABEL_0
      id_4 <= 1'b0;
    end
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 module_1,
    output uwire id_5,
    output tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri0 id_11,
    input wor id_12,
    input uwire id_13,
    output uwire id_14,
    input wire id_15,
    input uwire id_16,
    output tri0 id_17,
    input wand id_18
    , id_20
);
  wire id_21, id_22;
  module_0 modCall_1 (
      id_18,
      id_2,
      id_7
  );
endmodule
