{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 16:40:10 2006 " "Info: Processing started: Sat Aug 19 16:40:10 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "FX2 Clock " "Warning: Clock Setting \"FX2 Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 601 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Rx_register\[2\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a2~portb_datain_reg0 9.504 ns " "Info: Slack time is 9.504 ns for clock \"IFCLK\" between source register \"Rx_register\[2\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a2~portb_datain_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.823 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.417 ns + " "Info: + Setup relationship between source and destination is 10.417 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.756 ns + Largest " "Info: + Largest clock skew is 2.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.505 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 5.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns SLRD~reg0 3 REG LCFF_X1_Y6_N29 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 307 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G0; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.858 ns) 5.505 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a2~portb_datain_reg0 5 MEM M4K_X23_Y10 1 " "Info: 5: + IC(0.781 ns) + CELL(0.858 ns) = 5.505 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a2~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.639 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 53.73 % ) " "Info: Total cell delay = 2.958 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 46.27 % ) " "Info: Total interconnect delay = 2.547 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.505 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.505 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.781ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.749 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.749 ns Rx_register\[2\] 3 REG LCFF_X6_Y6_N5 1 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X6_Y6_N5; Fanout = 1; REG Node = 'Rx_register\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.479 ns" { IFCLK~clkctrl Rx_register[2] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.33 % ) " "Info: Total cell delay = 1.796 ns ( 65.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 34.67 % ) " "Info: Total interconnect delay = 0.953 ns ( 34.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[2] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.505 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.505 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.781ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[2] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 115 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.505 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.505 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.781ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[2] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.319 ns - Longest register memory " "Info: - Longest register to memory delay is 3.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[2\] 1 REG LCFF_X6_Y6_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N5; Fanout = 1; REG Node = 'Rx_register\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_register[2] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.189 ns) + CELL(0.130 ns) 3.319 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a2~portb_datain_reg0 2 MEM M4K_X23_Y10 1 " "Info: 2: + IC(3.189 ns) + CELL(0.130 ns) = 3.319 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a2~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.319 ns" { Rx_register[2] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 3.92 % ) " "Info: Total cell delay = 0.130 ns ( 3.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.189 ns ( 96.08 % ) " "Info: Total interconnect delay = 3.189 ns ( 96.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.319 ns" { Rx_register[2] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.319 ns" { Rx_register[2] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } { 0.000ns 3.189ns } { 0.000ns 0.130ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.505 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.505 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.781ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.749 ns" { IFCLK IFCLK~clkctrl Rx_register[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.749 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[2] } { 0.000ns 0.000ns 0.140ns 0.813ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.319 ns" { Rx_register[2] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.319 ns" { Rx_register[2] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0 } { 0.000ns 3.189ns } { 0.000ns 0.130ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[13\] register state_PWM.00000 13.48 ns " "Info: Slack time is 13.48 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[13\]\" and destination register \"state_PWM.00000\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "72.83 MHz 13.73 ns " "Info: Fmax is 72.83 MHz (period= 13.73 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.331 ns + Largest memory register " "Info: + Largest memory to register requirement is 19.331 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.794 ns + Largest " "Info: + Largest clock skew is -0.794 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.386 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.666 ns) 3.386 ns state_PWM.00000 2 REG LCFF_X24_Y9_N1 8 " "Info: 2: + IC(1.725 ns) + CELL(0.666 ns) = 3.386 ns; Loc. = LCFF_X24_Y9_N1; Fanout = 8; REG Node = 'state_PWM.00000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.391 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 49.05 % ) " "Info: Total cell delay = 1.661 ns ( 49.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.725 ns ( 50.95 % ) " "Info: Total interconnect delay = 1.725 ns ( 50.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.386 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.386 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.725ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.180 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(0.815 ns) 4.180 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[13\] 2 MEM M4K_X23_Y11 5 " "Info: 2: + IC(2.370 ns) + CELL(0.815 ns) = 4.180 ns; Loc. = M4K_X23_Y11; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.185 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 43.30 % ) " "Info: Total cell delay = 1.810 ns ( 43.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.370 ns ( 56.70 % ) " "Info: Total interconnect delay = 2.370 ns ( 56.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.180 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.180 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } { 0.000ns 0.000ns 2.370ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.386 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.386 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.725ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.180 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.180 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } { 0.000ns 0.000ns 2.370ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 773 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.386 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.386 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.725ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.180 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.180 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } { 0.000ns 0.000ns 2.370ns } { 0.000ns 0.995ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.851 ns - Longest memory register " "Info: - Longest memory to register delay is 5.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[13\] 1 MEM M4K_X23_Y11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y11; Fanout = 5; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.650 ns) 2.272 ns Equal5~73 2 COMB LCCOMB_X24_Y9_N18 1 " "Info: 2: + IC(1.513 ns) + CELL(0.650 ns) = 2.272 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'Equal5~73'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.163 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] Equal5~73 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 842 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 3.233 ns Equal5~74 3 COMB LCCOMB_X24_Y9_N28 7 " "Info: 3: + IC(0.372 ns) + CELL(0.589 ns) = 3.233 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 7; COMB Node = 'Equal5~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.961 ns" { Equal5~73 Equal5~74 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 842 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.624 ns) 4.257 ns Equal3~100 4 COMB LCCOMB_X24_Y9_N20 2 " "Info: 4: + IC(0.400 ns) + CELL(0.624 ns) = 4.257 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'Equal3~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.024 ns" { Equal5~74 Equal3~100 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.366 ns) 5.010 ns Selector60~140 5 COMB LCCOMB_X24_Y9_N8 1 " "Info: 5: + IC(0.387 ns) + CELL(0.366 ns) = 5.010 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 1; COMB Node = 'Selector60~140'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.753 ns" { Equal3~100 Selector60~140 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 794 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.370 ns) 5.743 ns Selector60~141 6 COMB LCCOMB_X24_Y9_N0 1 " "Info: 6: + IC(0.363 ns) + CELL(0.370 ns) = 5.743 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 1; COMB Node = 'Selector60~141'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.733 ns" { Selector60~140 Selector60~141 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 794 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.851 ns state_PWM.00000 7 REG LCFF_X24_Y9_N1 8 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.851 ns; Loc. = LCFF_X24_Y9_N1; Fanout = 8; REG Node = 'state_PWM.00000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector60~141 state_PWM.00000 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.816 ns ( 48.13 % ) " "Info: Total cell delay = 2.816 ns ( 48.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.035 ns ( 51.87 % ) " "Info: Total interconnect delay = 3.035 ns ( 51.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] Equal5~73 Equal5~74 Equal3~100 Selector60~140 Selector60~141 state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] Equal5~73 Equal5~74 Equal3~100 Selector60~140 Selector60~141 state_PWM.00000 } { 0.000ns 1.513ns 0.372ns 0.400ns 0.387ns 0.363ns 0.000ns } { 0.109ns 0.650ns 0.589ns 0.624ns 0.366ns 0.370ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.386 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.386 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.725ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.180 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.180 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] } { 0.000ns 0.000ns 2.370ns } { 0.000ns 0.995ns 0.815ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] Equal5~73 Equal5~74 Equal3~100 Selector60~140 Selector60~141 state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.851 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] Equal5~73 Equal5~74 Equal3~100 Selector60~140 Selector60~141 state_PWM.00000 } { 0.000ns 1.513ns 0.372ns 0.400ns 0.387ns 0.363ns 0.000ns } { 0.109ns 0.650ns 0.589ns 0.624ns 0.366ns 0.370ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_24MHZ register clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] register I2SAudioOut:I2SAO\|local_right_sample\[6\] 19.215 ns " "Info: Slack time is 19.215 ns for clock \"CLK_24MHZ\" between source register \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]\" and destination register \"I2SAudioOut:I2SAO\|local_right_sample\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.563 ns + Largest register register " "Info: + Largest register to register requirement is 23.563 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.482 ns + Largest " "Info: + Largest clock skew is 3.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 6.476 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 6.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.970 ns) 3.298 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y13_N9 4 " "Info: 2: + IC(1.333 ns) + CELL(0.970 ns) = 3.298 ns; Loc. = LCFF_X27_Y13_N9; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.303 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.000 ns) 4.978 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G4 79 " "Info: 3: + IC(1.680 ns) + CELL(0.000 ns) = 4.978 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.680 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.476 ns I2SAudioOut:I2SAO\|local_right_sample\[6\] 4 REG LCFF_X26_Y6_N9 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.476 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_right_sample\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.498 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 40.63 % ) " "Info: Total cell delay = 2.631 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.845 ns ( 59.37 % ) " "Info: Total interconnect delay = 3.845 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.476 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.476 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } { 0.000ns 0.000ns 1.333ns 1.680ns 0.832ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 2.994 ns - Longest register " "Info: - Longest clock path from clock \"CLK_24MHZ\" to source register is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.666 ns) 2.994 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] 2 REG LCFF_X27_Y13_N21 17 " "Info: 2: + IC(1.333 ns) + CELL(0.666 ns) = 2.994 ns; Loc. = LCFF_X27_Y13_N21; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.999 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 55.48 % ) " "Info: Total cell delay = 1.661 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 44.52 % ) " "Info: Total interconnect delay = 1.333 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.994 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.994 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.333ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.476 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.476 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } { 0.000ns 0.000ns 1.333ns 1.680ns 0.832ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.994 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.994 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.333ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.476 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.476 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } { 0.000ns 0.000ns 1.333ns 1.680ns 0.832ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.994 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.994 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.333ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.348 ns - Longest register register " "Info: - Longest register to register delay is 4.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] 1 REG LCFF_X27_Y13_N21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N21; Fanout = 17; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.370 ns) 2.413 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LCCOMB_X26_Y9_N16 32 " "Info: 2: + IC(2.043 ns) + CELL(0.370 ns) = 2.413 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.413 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.855 ns) 4.348 ns I2SAudioOut:I2SAO\|local_right_sample\[6\] 3 REG LCFF_X26_Y6_N9 1 " "Info: 3: + IC(1.080 ns) + CELL(0.855 ns) = 4.348 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_right_sample\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.935 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 28.17 % ) " "Info: Total cell delay = 1.225 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.123 ns ( 71.83 % ) " "Info: Total interconnect delay = 3.123 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.348 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.348 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[6] } { 0.000ns 2.043ns 1.080ns } { 0.000ns 0.370ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.476 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.476 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[6] } { 0.000ns 0.000ns 1.333ns 1.680ns 0.832ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.994 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.994 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } { 0.000ns 0.000ns 1.333ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.348 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.348 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[6] } { 0.000ns 2.043ns 1.080ns } { 0.000ns 0.370ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register debounce:de_PTT\|clean_pb register debounce:de_PTT\|clean_pb 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"debounce:de_PTT\|clean_pb\" and destination register \"debounce:de_PTT\|clean_pb\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:de_PTT\|clean_pb 1 REG LCFF_X15_Y6_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 3; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns debounce:de_PTT\|clean_pb~113 2 COMB LCCOMB_X15_Y6_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 1; COMB Node = 'debounce:de_PTT\|clean_pb~113'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X15_Y6_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 3; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.747 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.747 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X15_Y6_N29 3 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 3; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.477 ns" { IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.38 % ) " "Info: Total cell delay = 1.796 ns ( 65.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 34.62 % ) " "Info: Total interconnect delay = 0.951 ns ( 34.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.747 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.747 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X15_Y6_N29 3 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 3; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.477 ns" { IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.38 % ) " "Info: Total cell delay = 1.796 ns ( 65.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 34.62 % ) " "Info: Total interconnect delay = 0.951 ns ( 34.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~113 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.747 ns" { IFCLK IFCLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.747 ns" { IFCLK IFCLK~combout IFCLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.140ns 0.811ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a12~porta_address_reg5 394 ps " "Info: Minimum slack time is 394 ps for clock \"BCLK\" between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a12~porta_address_reg5\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.089 ns + Shortest register memory " "Info: + Shortest register to memory delay is 1.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] 1 REG LCFF_X24_Y13_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N17; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.176 ns) 1.089 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a12~porta_address_reg5 2 MEM M4K_X23_Y13 1 " "Info: 2: + IC(0.913 ns) + CELL(0.176 ns) = 1.089 ns; Loc. = M4K_X23_Y13; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a12~porta_address_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.089 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 425 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 16.16 % ) " "Info: Total cell delay = 0.176 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 83.84 % ) " "Info: Total interconnect delay = 0.913 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.089 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.089 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } { 0.000ns 0.913ns } { 0.000ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.695 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.695 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.732 ns + Smallest " "Info: + Smallest clock skew is 0.732 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 4.185 ns + Longest memory " "Info: + Longest clock path from clock \"BCLK\" to destination memory is 4.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.835 ns) 4.185 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a12~porta_address_reg5 2 MEM M4K_X23_Y13 1 " "Info: 2: + IC(2.355 ns) + CELL(0.835 ns) = 4.185 ns; Loc. = M4K_X23_Y13; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a12~porta_address_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.190 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 425 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 43.73 % ) " "Info: Total cell delay = 1.830 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.355 ns ( 56.27 % ) " "Info: Total interconnect delay = 2.355 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.185 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.185 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } { 0.000ns 0.000ns 2.355ns } { 0.000ns 0.995ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.453 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns BCLK 1 CLK PIN_143 679 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 679; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.666 ns) 3.453 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] 2 REG LCFF_X24_Y13_N17 20 " "Info: 2: + IC(1.792 ns) + CELL(0.666 ns) = 3.453 ns; Loc. = LCFF_X24_Y13_N17; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.458 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 48.10 % ) " "Info: Total cell delay = 1.661 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.792 ns ( 51.90 % ) " "Info: Total interconnect delay = 1.792 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.453 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.453 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.792ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.185 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.185 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } { 0.000ns 0.000ns 2.355ns } { 0.000ns 0.995ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.453 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.453 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.792ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 425 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.185 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.185 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } { 0.000ns 0.000ns 2.355ns } { 0.000ns 0.995ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.453 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.453 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.792ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.089 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.089 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } { 0.000ns 0.913ns } { 0.000ns 0.176ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.185 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.185 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~porta_address_reg5 } { 0.000ns 0.000ns 2.355ns } { 0.000ns 0.995ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.453 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.453 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.792ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_24MHZ register ad_count\[0\] register ad_count\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_24MHZ\" between source register \"ad_count\[0\]\" and destination register \"ad_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad_count\[0\] 1 REG LCFF_X27_Y8_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ad_count\[0\]~809 2 COMB LCCOMB_X27_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 1; COMB Node = 'ad_count\[0\]~809'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { ad_count[0] ad_count[0]~809 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns ad_count\[0\] 3 REG LCFF_X27_Y8_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 3.034 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 3.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.666 ns) 3.034 ns ad_count\[0\] 2 REG LCFF_X27_Y8_N1 3 " "Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.039 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.75 % ) " "Info: Total cell delay = 1.661 ns ( 54.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 45.25 % ) " "Info: Total interconnect delay = 1.373 ns ( 45.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 3.034 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_24MHZ\" to source register is 3.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.666 ns) 3.034 ns ad_count\[0\] 2 REG LCFF_X27_Y8_N1 3 " "Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 3; REG Node = 'ad_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.039 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.75 % ) " "Info: Total cell delay = 1.661 ns ( 54.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 45.25 % ) " "Info: Total interconnect delay = 1.373 ns ( 45.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 319 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { ad_count[0] ad_count[0]~809 ad_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.034 ns" { CLK_24MHZ ad_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.034 ns" { CLK_24MHZ CLK_24MHZ~combout ad_count[0] } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TX_wait\[1\] FLAGC IFCLK 8.229 ns register " "Info: tsu for register \"TX_wait\[1\]\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 8.229 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.026 ns + Longest pin register " "Info: + Longest pin to register delay is 11.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.699 ns) + CELL(0.539 ns) 8.253 ns Selector35~219 2 COMB LCCOMB_X5_Y6_N10 4 " "Info: 2: + IC(6.699 ns) + CELL(0.539 ns) = 8.253 ns; Loc. = LCCOMB_X5_Y6_N10; Fanout = 4; COMB Node = 'Selector35~219'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.238 ns" { FLAGC Selector35~219 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.206 ns) 9.855 ns TX_wait\[0\]~701 3 COMB LCCOMB_X12_Y6_N26 7 " "Info: 3: + IC(1.396 ns) + CELL(0.206 ns) = 9.855 ns; Loc. = LCCOMB_X12_Y6_N26; Fanout = 7; COMB Node = 'TX_wait\[0\]~701'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.602 ns" { Selector35~219 TX_wait[0]~701 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.855 ns) 11.026 ns TX_wait\[1\] 4 REG LCFF_X12_Y6_N5 3 " "Info: 4: + IC(0.316 ns) + CELL(0.855 ns) = 11.026 ns; Loc. = LCFF_X12_Y6_N5; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.171 ns" { TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.615 ns ( 23.72 % ) " "Info: Total cell delay = 2.615 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.411 ns ( 76.28 % ) " "Info: Total interconnect delay = 8.411 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.026 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.026 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.699ns 1.396ns 0.316ns } { 0.000ns 1.015ns 0.539ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.666 ns) 2.757 ns TX_wait\[1\] 3 REG LCFF_X12_Y6_N5 3 " "Info: 3: + IC(0.821 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X12_Y6_N5; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.487 ns" { IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 65.14 % ) " "Info: Total cell delay = 1.796 ns ( 65.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.961 ns ( 34.86 % ) " "Info: Total interconnect delay = 0.961 ns ( 34.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.757 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.757 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.821ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.026 ns" { FLAGC Selector35~219 TX_wait[0]~701 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.026 ns" { FLAGC FLAGC~combout Selector35~219 TX_wait[0]~701 TX_wait[1] } { 0.000ns 0.000ns 6.699ns 1.396ns 0.316ns } { 0.000ns 1.015ns 0.539ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.757 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.757 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.821ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK LED\[0\] Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 16.240 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"LED\[0\]\" through register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]\" is 16.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.377 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 5.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 115 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns SLRD~reg0 3 REG LCFF_X1_Y6_N29 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.782 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 307 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G0; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 5.377 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 5 REG LCFF_X21_Y9_N25 6 " "Info: 5: + IC(0.845 ns) + CELL(0.666 ns) = 5.377 ns; Loc. = LCFF_X21_Y9_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.511 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 51.44 % ) " "Info: Total cell delay = 2.766 ns ( 51.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.611 ns ( 48.56 % ) " "Info: Total interconnect delay = 2.611 ns ( 48.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.377 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.377 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.845ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.559 ns + Longest register pin " "Info: + Longest register to pin delay is 10.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\] 1 REG LCFF_X21_Y9_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.615 ns) 1.386 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~97_BDD0 2 COMB LCCOMB_X22_Y9_N18 1 " "Info: 2: + IC(0.771 ns) + CELL(0.615 ns) = 1.386 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~97_BDD0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.386 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 2.654 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~91 3 COMB LCCOMB_X22_Y8_N0 2 " "Info: 3: + IC(1.062 ns) + CELL(0.206 ns) = 2.654 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~91'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.268 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 3.535 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X22_Y9_N4 241 " "Info: 4: + IC(0.675 ns) + CELL(0.206 ns) = 3.535 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 241; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_3ob1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.881 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_3ob1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_3ob1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.728 ns) + CELL(3.296 ns) 10.559 ns LED\[0\] 5 PIN PIN_67 0 " "Info: 5: + IC(3.728 ns) + CELL(3.296 ns) = 10.559 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.024 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.323 ns ( 40.94 % ) " "Info: Total cell delay = 4.323 ns ( 40.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.236 ns ( 59.06 % ) " "Info: Total interconnect delay = 6.236 ns ( 59.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.559 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.559 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.771ns 1.062ns 0.675ns 3.728ns } { 0.000ns 0.615ns 0.206ns 0.206ns 3.296ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.377 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.377 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.845ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.559 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.559 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~97_BDD0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.771ns 1.062ns 0.675ns 3.728ns } { 0.000ns 0.615ns 0.206ns 0.206ns 3.296ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGC LED\[1\] 12.108 ns Longest " "Info: Longest tpd from source pin \"FLAGC\" to destination pin \"LED\[1\]\" is 12.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.807 ns) + CELL(3.286 ns) 12.108 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.807 ns) + CELL(3.286 ns) = 12.108 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.093 ns" { FLAGC LED[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 35.52 % ) " "Info: Total cell delay = 4.301 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.807 ns ( 64.48 % ) " "Info: Total interconnect delay = 7.807 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.108 ns" { FLAGC LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.108 ns" { FLAGC FLAGC~combout LED[1] } { 0.000ns 0.000ns 7.807ns } { 0.000ns 1.015ns 3.286ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_24MHZ -0.646 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_24MHZ\") is -0.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 6.481 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_144 103 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 103; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.970 ns) 3.298 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y13_N9 4 " "Info: 2: + IC(1.333 ns) + CELL(0.970 ns) = 3.298 ns; Loc. = LCFF_X27_Y13_N9; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.303 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.000 ns) 4.978 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G4 79 " "Info: 3: + IC(1.680 ns) + CELL(0.000 ns) = 4.978 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.680 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 6.481 ns Tx_q\[0\] 4 REG LCFF_X14_Y9_N7 2 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 6.481 ns; Loc. = LCFF_X14_Y9_N7; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.503 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 40.60 % ) " "Info: Total cell delay = 2.631 ns ( 40.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.850 ns ( 59.40 % ) " "Info: Total interconnect delay = 3.850 ns ( 59.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.481 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.481 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.333ns 1.680ns 0.837ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 537 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.433 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CDOUT 1 PIN PIN_137 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CDOUT } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.134 ns) + CELL(0.206 ns) 7.325 ns Tx_q\[0\]~feeder 2 COMB LCCOMB_X14_Y9_N6 1 " "Info: 2: + IC(6.134 ns) + CELL(0.206 ns) = 7.325 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 1; COMB Node = 'Tx_q\[0\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.340 ns" { CDOUT Tx_q[0]~feeder } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.433 ns Tx_q\[0\] 3 REG LCFF_X14_Y9_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.433 ns; Loc. = LCFF_X14_Y9_N7; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 17.48 % ) " "Info: Total cell delay = 1.299 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns ( 82.52 % ) " "Info: Total interconnect delay = 6.134 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.433 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.433 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 6.134ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.481 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.481 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.333ns 1.680ns 0.837ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.433 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.433 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 6.134ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 16:40:12 2006 " "Info: Processing ended: Sat Aug 19 16:40:12 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
