$date
	Mon Feb 21 00:45:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ rst $end
$var reg 4 % out [3:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
0#
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
1$
#15
1"
#20
0"
1#
#25
b1000 !
b1000 %
b11 &
1"
#30
0"
#35
b1100 !
b1100 %
b11 &
1"
#40
0"
#45
b1110 !
b1110 %
b11 &
1"
#50
0"
#55
b1111 !
b1111 %
b11 &
1"
#60
0"
#65
b111 !
b111 %
b11 &
1"
#70
0"
#75
b11 !
b11 %
b11 &
1"
#80
0"
#85
b1 !
b1 %
b11 &
1"
#90
0"
#95
b0 !
b0 %
b11 &
1"
#100
0"
#105
b1000 !
b1000 %
b11 &
1"
#110
0"
#115
b1100 !
b1100 %
b11 &
1"
#120
0"
