#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000298070ab720 .scope module, "data_processing_tb" "data_processing_tb" 2 3;
 .timescale -9 -12;
v0000029807072d80_0 .var "adc_data", 15 0;
v0000029807101850_0 .var "clk", 0 0;
v00000298071018f0_0 .net "result_data", 15 0, v00000298070abae0_0;  1 drivers
v0000029807101990_0 .var "rst", 0 0;
v0000029807101a30_0 .var "valid_in", 0 0;
v00000298071027a0_0 .net "wr_en", 0 0, v0000029807072c40_0;  1 drivers
S_00000298070ab8b0 .scope task, "test_input" "test_input" 2 66, 2 66 0, S_00000298070ab720;
 .timescale -9 -12;
v000002980705a480_0 .var "val", 15 0;
E_0000029807098610 .event posedge, v000002980705af10_0;
TD_data_processing_tb.test_input ;
    %wait E_0000029807098610;
    %load/vec4 v000002980705a480_0;
    %store/vec4 v0000029807072d80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029807101a30_0, 0, 1;
    %wait E_0000029807098610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029807101a30_0, 0, 1;
    %end;
S_0000029807072970 .scope module, "uut" "data_processing" 2 13, 3 1 0, S_00000298070ab720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "adc_data";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "wr_en";
    .port_info 5 /OUTPUT 16 "result_data";
P_0000029807073210 .param/l "SCALE" 0 3 10, +C4<00000000000000000000001111101000>;
P_0000029807073248 .param/l "SHIFT" 0 3 11, +C4<00000000000000000000000000010000>;
v0000029807072ff0_0 .net "adc_data", 15 0, v0000029807072d80_0;  1 drivers
v000002980705af10_0 .net "clk", 0 0, v0000029807101850_0;  1 drivers
v00000298070aba40_0 .var "millivolts", 15 0;
v00000298070abae0_0 .var "result_data", 15 0;
v0000029807072b00_0 .net "rst", 0 0, v0000029807101990_0;  1 drivers
v0000029807072ba0_0 .net "valid_in", 0 0, v0000029807101a30_0;  1 drivers
v0000029807072c40_0 .var "wr_en", 0 0;
v0000029807072ce0_0 .var "x_ln", 15 0;
E_00000298070a5120 .event posedge, v0000029807072b00_0, v000002980705af10_0;
    .scope S_0000029807072970;
T_1 ;
    %wait E_00000298070a5120;
    %load/vec4 v0000029807072b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029807072c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000298070aba40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000298070abae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029807072ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000029807072ff0_0;
    %pad/u 32;
    %muli 1000, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000298070aba40_0, 0;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.6, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 12, 0, 16;
    %addi 65524, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 101, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.9, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 2, 0, 16;
    %addi 1004, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 201, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.12, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 300, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 1, 0, 16;
    %addi 1150, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 301, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.15, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 400, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 1, 0, 16;
    %addi 1240, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 401, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.18, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 500, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 1, 0, 16;
    %addi 1306, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 501, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.21, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 600, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 0, 0, 16;
    %addi 1358, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 601, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.24, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 700, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 0, 0, 16;
    %addi 1401, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 701, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.27, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 800, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 0, 0, 16;
    %addi 1438, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 801, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.30, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 900, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 0, 0, 16;
    %addi 1470, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 901, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.33, 5;
    %load/vec4 v00000298070aba40_0;
    %pad/u 32;
    %cmpi/u 1000, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %load/vec4 v00000298070aba40_0;
    %muli 0, 0, 16;
    %addi 1499, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029807072ce0_0, 0;
T_1.32 ;
T_1.29 ;
T_1.26 ;
T_1.23 ;
T_1.20 ;
T_1.17 ;
T_1.14 ;
T_1.11 ;
T_1.8 ;
T_1.5 ;
    %load/vec4 v0000029807072ce0_0;
    %assign/vec4 v00000298070abae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029807072c40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029807072c40_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000298070ab720;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0000029807101850_0;
    %inv;
    %store/vec4 v0000029807101850_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000298070ab720;
T_3 ;
    %vpi_call 2 27 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000298070ab720 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000298070ab720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029807101850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029807101990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029807101a30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000029807072d80_0, 0, 16;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029807101990_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002980705a480_0, 0, 16;
    %fork TD_data_processing_tb.test_input, S_00000298070ab8b0;
    %join;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002980705a480_0, 0, 16;
    %fork TD_data_processing_tb.test_input, S_00000298070ab8b0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v000002980705a480_0, 0, 16;
    %fork TD_data_processing_tb.test_input, S_00000298070ab8b0;
    %join;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v000002980705a480_0, 0, 16;
    %fork TD_data_processing_tb.test_input, S_00000298070ab8b0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000002980705a480_0, 0, 16;
    %fork TD_data_processing_tb.test_input, S_00000298070ab8b0;
    %join;
    %delay 200000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "data_processing_tb.v";
    "data_processing.v";
