Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun 13 17:38:38 2023
| Host         : DESKTOP-H1FPKE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nano_processor_control_sets_placed.rpt
| Design       : nano_processor
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            3 |
|      6 |            4 |
|      8 |            6 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------+------------------------------+------------------+----------------+
|           Clock Signal          |                        Enable Signal                        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------------------------------------+------------------------------+------------------+----------------+
|  Program_Counter/Q_reg[0]       |                                                             | Program_Counter/E[0]         |                1 |              2 |
|  Program_Counter/Instruction[5] |                                                             |                              |                1 |              4 |
|  Program_Counter/Q_reg[1][0]    |                                                             |                              |                1 |              4 |
|  Program_Counter/E[0]           |                                                             |                              |                1 |              4 |
|  Program_Counter/Q_reg[3]_0[0]  |                                                             |                              |                1 |              6 |
|  Program_Counter/Q_reg[3]_1[0]  |                                                             |                              |                1 |              6 |
|  Clk_IBUF_BUFG                  |                                                             |                              |                2 |              6 |
|  Clk_out_BUFG                   |                                                             |                              |                1 |              6 |
|  Clk_out_BUFG                   | Reg_Bank_0/Reg_Bank_Decoder/Decoder_2_to_4_0/decoder_out[2] | pushButton_IBUF              |                1 |              8 |
|  Clk_out_BUFG                   | Reg_Bank_0/Reg_Bank_Decoder/Decoder_2_to_4_0/decoder_out[0] | pushButton_IBUF              |                1 |              8 |
|  Clk_out_BUFG                   | Reg_Bank_0/Reg_Bank_Decoder/Decoder_2_to_4_0/decoder_out[1] | pushButton_IBUF              |                2 |              8 |
|  Clk_out_BUFG                   | Reg_Bank_0/Reg_Bank_Decoder/Decoder_2_to_4_1/decoder_out[0] | pushButton_IBUF              |                2 |              8 |
|  Clk_out_BUFG                   | Reg_Bank_0/Reg_Bank_Decoder/Decoder_2_to_4_1/decoder_out[1] | pushButton_IBUF              |                2 |              8 |
|  Clk_out_BUFG                   | Reg_Bank_0/Reg_Bank_Decoder/Decoder_2_to_4_1/decoder_out[2] | pushButton_IBUF              |                2 |              8 |
|  Clk_out_BUFG                   | Reg_Bank_0/Reg_Bank_Decoder/Decoder_2_to_4_1/decoder_out[3] | pushButton_IBUF              |                1 |             14 |
|  Clk_IBUF_BUFG                  |                                                             | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+---------------------------------+-------------------------------------------------------------+------------------------------+------------------+----------------+


