$date
	Mon Oct 16 16:48:35 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MULTIPLIER_N_BIT_TB $end
$var wire 7 ! out [6:0] $end
$var wire 1 " cout $end
$var reg 7 # a [6:0] $end
$var reg 7 $ b [6:0] $end
$scope module my_multiplier $end
$var wire 7 % in_a [6:0] $end
$var wire 7 & in_b [6:0] $end
$var wire 7 ' out [6:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#1
b1 #
b1 %
#2
b1 !
b1 '
b1 $
b1 &
#3
b1100 !
b1100 '
b100 $
b100 &
b11 #
b11 %
#4
1"
b1100001 !
b1100001 '
b1111 $
b1111 &
b1111 #
b1111 %
