INFO: [VRFC 10-163] Analyzing VHDL file "/home/acg/Desktop/Xilinx Projects/homework2/homework2.srcs/sim_1/new/tb_parkingGate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parkingGate_tb'
