[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847027 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847027 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847027 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11680361 heartbeat IPC: 1.132 cumulative IPC: 1.132 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18966342 heartbeat IPC: 1.372 cumulative IPC: 1.241 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 27238317 heartbeat IPC: 1.209 cumulative IPC: 1.23 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 34918627 heartbeat IPC: 1.302 cumulative IPC: 1.247 (Simulation time: 00 hr 03 min 23 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 32071600 cumulative IPC: 1.247 (Simulation time: 00 hr 03 min 23 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 32071600 cumulative IPC: 1.247 (Simulation time: 00 hr 03 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.247 instructions: 40000002 cycles: 32071600
CPU 0 Branch Prediction Accuracy: 94.9% MPKI: 11.52 Average ROB Occupancy at Mispredict: 42.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 9.647
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197807 HIT:     194198 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197807 HIT:     194198 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568303 HIT:     460281 MISS:     108022 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430581 HIT:     343578 MISS:      87003 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35299 HIT:      21348 MISS:      13951 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95345 HIT:      95099 MISS:        246 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        256 MISS:       6822 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3177470 HIT:    2908898 MISS:     268572 MSHR_MERGE:      68851
cpu0->cpu0_L1I LOAD         ACCESS:    3177470 HIT:    2908898 MISS:     268572 MSHR_MERGE:      68851
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.595 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13363789 HIT:   12945466 MISS:     418323 MSHR_MERGE:     145083
cpu0->cpu0_L1D LOAD         ACCESS:    7468568 HIT:    7172357 MISS:     296211 MSHR_MERGE:      65351
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887479 HIT:    5772461 MISS:     115018 MSHR_MERGE:      79716
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7742 HIT:        648 MISS:       7094 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2808115 HIT:    2763749 MISS:      44366 MSHR_MERGE:      28491
cpu0->cpu0_ITLB LOAD         ACCESS:    2808115 HIT:    2763749 MISS:      44366 MSHR_MERGE:      28491
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12648482 HIT:   12408608 MISS:     239874 MSHR_MERGE:      57942
cpu0->cpu0_DTLB LOAD         ACCESS:   12648482 HIT:   12408608 MISS:     239874 MSHR_MERGE:      57942
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.135 cycles
cpu0->LLC TOTAL        ACCESS:     136563 HIT:     126697 MISS:       9866 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87003 HIT:      82008 MISS:       4995 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13951 HIT:      10761 MISS:       3190 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28787 HIT:      28780 MISS:          7 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6822 HIT:       5148 MISS:       1674 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        570
  ROW_BUFFER_MISS:       9289
  AVG DBUS CONGESTED CYCLE: 14.1
Channel 0 WQ ROW_BUFFER_HIT:        160
  ROW_BUFFER_MISS:       1140
  FULL:          0
Channel 0 REFRESHES ISSUED:       2672
