{"vcs1":{"timestamp_begin":1699258524.492675205, "rt":0.75, "ut":0.39, "st":0.28}}
{"vcselab":{"timestamp_begin":1699258525.338649182, "rt":0.90, "ut":0.57, "st":0.26}}
{"link":{"timestamp_begin":1699258526.297324979, "rt":0.55, "ut":0.17, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699258523.665692880}
{"VCS_COMP_START_TIME": 1699258523.665692880}
{"VCS_COMP_END_TIME": 1699258526.952364947}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338000}}
{"stitch_vcselab": {"peak_mem": 222608}}
