{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573691939915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573691939924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 18:38:59 2019 " "Processing started: Wed Nov 13 18:38:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573691939924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691939924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691939924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573691940833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573691940833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_test " "Found entity 1: xor_gate_test" {  } { { "ALU/xor_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/xor_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "ALU/xor_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/srl_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/srl_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_test " "Found entity 1: srl_test" {  } { { "ALU/srl_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/srl_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "ALU/slr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_test " "Found entity 1: sll_test" {  } { { "ALU/sll_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sll_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU/sll.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc_test " "Found entity 1: sc_test" {  } { { "ALU/sc_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sc_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "ALU/sc.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar_test " "Found entity 1: sar_test" {  } { { "ALU/sar_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sar_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "ALU/sar.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_test " "Found entity 1: or_gate_test" {  } { { "ALU/or_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/or_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "ALU/or_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result_test " "Found entity 1: mux_result_test" {  } { { "ALU/mux_result_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_result_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "ALU/mux_result.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not_test " "Found entity 1: mux_not_test" {  } { { "ALU/mux_not_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_not_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "ALU/mux_not.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU/fulladder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator_test " "Found entity 1: flag_generator_test" {  } { { "ALU/flag_generator_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/flag_generator_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573691950988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_test " "Found entity 1: and_gate_test" {  } { { "ALU/and_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/and_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691950996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691950996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "ALU/and_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573691951018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_sub_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_sub_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_test " "Found entity 1: add_sub_test" {  } { { "ALU/add_sub_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/add_sub_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arm " "Found entity 1: Arm" {  } { { "Arm.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/Arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(29) " "Verilog HDL warning at decoder.sv(29): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/decoder.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573691951058 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(42) " "Verilog HDL warning at decoder.sv(42): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/decoder.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573691951058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573691951104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573691951155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691951155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573691951206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arm Arm:arm " "Elaborating entity \"Arm\" for hierarchy \"Arm:arm\"" {  } { { "processor.sv" "arm" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"Arm:arm\|controller:c\"" {  } { { "Arm.sv" "c" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/Arm.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder Arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"Arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic Arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"Arm:arm\|datapath:dp\"" {  } { { "Arm.sv" "dp" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/Arm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"Arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"Arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"Arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"Arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend Arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"Arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Arm:arm\|datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module\"" {  } { { "ALU/ALU.sv" "and_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module\"" {  } { { "ALU/ALU.sv" "or_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module\"" {  } { { "ALU/ALU.sv" "xor_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module\"" {  } { { "ALU/ALU.sv" "mux_not_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module\"" {  } { { "ALU/ALU.sv" "fulladder_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module\"" {  } { { "ALU/ALU.sv" "slr_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module\"" {  } { { "ALU/ALU.sv" "sll_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module\"" {  } { { "ALU/ALU.sv" "mux_result_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module\"" {  } { { "ALU/ALU.sv" "flag_generator_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module\"" {  } { { "ALU/ALU.sv" "sar_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module\"" {  } { { "ALU/ALU.sv" "sc_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "processor.sv" "imem" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951810 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RAM imem.sv(4) " "Verilog HDL warning at imem.sv(4): object RAM used but never assigned" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1573691951812 "|processor|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "processor.sv" "dmem" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691951816 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_and\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_and\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_or\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_or\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[31\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[30\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[29\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[28\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[27\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[26\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[25\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[24\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[23\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[22\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[21\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[20\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[19\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[18\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[17\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[16\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[15\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[14\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[13\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[12\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[11\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[10\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[9\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[8\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[7\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[6\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[5\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[4\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[3\] " "Net \"Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573691951979 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573691951979 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"Arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573691955232 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573691955232 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573691955844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|WriteData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[0\] GND " "Pin \"DataAdr\[0\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[1\] GND " "Pin \"DataAdr\[1\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[2\] GND " "Pin \"DataAdr\[2\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[3\] GND " "Pin \"DataAdr\[3\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[4\] GND " "Pin \"DataAdr\[4\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[5\] GND " "Pin \"DataAdr\[5\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[6\] GND " "Pin \"DataAdr\[6\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[7\] GND " "Pin \"DataAdr\[7\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[8\] GND " "Pin \"DataAdr\[8\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[9\] GND " "Pin \"DataAdr\[9\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[10\] GND " "Pin \"DataAdr\[10\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[11\] GND " "Pin \"DataAdr\[11\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[12\] GND " "Pin \"DataAdr\[12\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[13\] GND " "Pin \"DataAdr\[13\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[14\] GND " "Pin \"DataAdr\[14\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[15\] GND " "Pin \"DataAdr\[15\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[16\] GND " "Pin \"DataAdr\[16\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[17\] GND " "Pin \"DataAdr\[17\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[18\] GND " "Pin \"DataAdr\[18\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[19\] GND " "Pin \"DataAdr\[19\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[20\] GND " "Pin \"DataAdr\[20\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[21\] GND " "Pin \"DataAdr\[21\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[22\] GND " "Pin \"DataAdr\[22\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[23\] GND " "Pin \"DataAdr\[23\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[24\] GND " "Pin \"DataAdr\[24\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[25\] GND " "Pin \"DataAdr\[25\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[26\] GND " "Pin \"DataAdr\[26\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[27\] GND " "Pin \"DataAdr\[27\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[28\] GND " "Pin \"DataAdr\[28\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[29\] GND " "Pin \"DataAdr\[29\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[30\] GND " "Pin \"DataAdr\[30\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[31\] GND " "Pin \"DataAdr\[31\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|DataAdr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573691956020 "|processor|MemWrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573691956020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "483 " "483 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573691956772 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691957333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573691960635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573691960635 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573691963871 "|processor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573691963871 "|processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573691963871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573691963877 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573691963877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573691963877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 363 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 363 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573691963929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 18:39:23 2019 " "Processing ended: Wed Nov 13 18:39:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573691963929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573691963929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573691963929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573691963929 ""}
