# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ff_jk_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/ff_jk/ff_jk.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:33 on Apr 25,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/ff_jk/ff_jk.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff_jk
# -- Compiling architecture rtl of ff_jk
# End time: 15:59:34 on Apr 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.ff_jk
# vsim work.ff_jk 
# Start time: 15:59:37 on Apr 25,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ff_jk(rtl)
do C:/intelFPGA_lite/17.1/ff_jk/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 0
add wave -position end  sim:/ff_jk/Q
add wave -position end  sim:/ff_jk/Q_n
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/ff_jk/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/ff_jk/simulation/modelsim/wave.do -append
# End time: 16:02:23 on Apr 25,2020, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
