<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: AVR Core Implementation</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>AVR Core Implementation<br/>
<small>
[<a class="el" href="group___a_v_r.html">MegaAVR</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p>AVR specific port code, structures and macros.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for AVR Core Implementation:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___a_v_r___c_o_r_e.png" border="0" alt="" usemap="#group______a__v__r______c__o__r__e"/>
<map name="group______a__v__r______c__o__r__e" id="group______a__v__r______c__o__r__e">
<area shape="rect" id="node2" href="group___a_v_r.html" title="MegaAVR" alt="" coords="7,5,76,32"/></map>
</td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>AVR specific port code, structures and macros. </p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga13307aec3ffde1e4ae1334bd02bcb9d6">ENABLE_WFI_IDLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If enabled allows the idle thread to enter a low power mode.  <a href="#ga13307aec3ffde1e4ae1334bd02bcb9d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga9301e94486a728d594e52eaf3d5d539d">CH_ARCHITECTURE_AVR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macro defining the AVR architecture.  <a href="#ga9301e94486a728d594e52eaf3d5d539d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&nbsp;&nbsp;&nbsp;&quot;AVR&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the implemented architecture.  <a href="#gaee128c531d64d5a635def6857fef3179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&nbsp;&nbsp;&nbsp;&quot;MegaAVR&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the architecture variant (optional).  <a href="#gad807bcd87b78f852f9cdf25022c0f11b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace, wsize, pf, arg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform dependent part of the <code>chThdInit()</code> API.  <a href="#gaf5777aa68e4c4786b577953c7237a95d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaf470de5c7ee71a407e5c7e0c5825af35">IDLE_THREAD_STACK_SIZE</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="#gaf470de5c7ee71a407e5c7e0c5825af35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga010023936d16c8077e8cafa28ea3fc25">INT_REQUIRED_STACK</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="#ga010023936d16c8077e8cafa28ea3fc25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="#gaae5413761dbdc6dd267ba0d43a9098ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Computes the thread working area global size.  <a href="#gaf7a83c1c8bde96b77299c36dc598d33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s, n)&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static working area allocation.  <a href="#gac8b681d521d3b6c25e7a0304674732c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ prologue code.  <a href="#gaf1bf4fcf135197fa2b8faf1935a25186"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ epilogue code.  <a href="#ga65dc6ecfb3cd68961f7abde3a25c2260"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&nbsp;&nbsp;&nbsp;ISR(id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ handler function declaration.  <a href="#gae312af21c95e70c459af69c298eb0f9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga5c2ba800834495bb295891490cb1c760">port_init</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port-related initialization code.  <a href="#ga5c2ba800834495bb295891490cb1c760"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga93afe5003f89aed6823c53abde85008c">port_lock</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;cli&quot; : : : &quot;memory&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action.  <a href="#ga93afe5003f89aed6823c53abde85008c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga7f8aec032be1430c9aa2da540bbb3d02">port_unlock</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;sei&quot; : : : &quot;memory&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action.  <a href="#ga7f8aec032be1430c9aa2da540bbb3d02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaad2c29ddbf3beaa7a56a92934c6ecc10">port_lock_from_isr</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="#gaad2c29ddbf3beaa7a56a92934c6ecc10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga808180b335dab0cc87ccdae7abf1e7e1">port_unlock_from_isr</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="#ga808180b335dab0cc87ccdae7abf1e7e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaf6d31bd514eb29e7197ef1cd55282e72">port_disable</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;cli&quot; : : : &quot;memory&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="#gaf6d31bd514eb29e7197ef1cd55282e72"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga1e90cd880fe5c41f84b2e2fe5e519343">port_suspend</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;cli&quot; : : : &quot;memory&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="#ga1e90cd880fe5c41f84b2e2fe5e519343"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga41dd91365ec18f6fa7c2b2691357313d">port_enable</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;sei&quot; : : : &quot;memory&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="#ga41dd91365ec18f6fa7c2b2691357313d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga36d8e6fbb66f0c2e93db8a7fccfd5d8a">port_wait_for_interrupt</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enters an architecture-dependent IRQ-waiting mode.  <a href="#ga36d8e6fbb66f0c2e93db8a7fccfd5d8a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a>&nbsp;&nbsp;&nbsp;inline</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inline function modifier.  <a href="#ga2eb6f9e0395b47b8d5e3eeae4fe0c116"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga8883267a1c9ca4a465f53b8030f1deb3">ROMCONST</a>&nbsp;&nbsp;&nbsp;const</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ROM constant modifier.  <a href="#ga8883267a1c9ca4a465f53b8030f1deb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga33623da05bb55497534c3dc26ebebeb2">PACK_STRUCT_STRUCT</a>&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((packed))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (within).  <a href="#ga33623da05bb55497534c3dc26ebebeb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga73199061891adf1b912d20835c7d5e96">PACK_STRUCT_BEGIN</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (before).  <a href="#ga73199061891adf1b912d20835c7d5e96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga465fef70f294e21cbf4ea51fc342f20e">PACK_STRUCT_END</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (after).  <a href="#ga465fef70f294e21cbf4ea51fc342f20e"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gadae302cd6125c8c0d3da27caa5f41657">stkalign_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 bits stack and memory alignment enforcement.  <a href="#gadae302cd6125c8c0d3da27caa5f41657"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaef44329758059c91c76d334e8fc09700">int8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaf900ae86327eeeb5750901c89f1f8912">bool_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaf4461feef628fb5e5f64e1074b6fbb6a">tprio_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga932e6ccc3d54c58f761c1aead83bd6d7">int16_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga1e402860c42e2ceda36d0307f3aa6209">msg_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gad4ae80baed083888334165fb820dad11">eventid_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga5a2c45e2f40668cdd66fe8d2e700ff64">eventmask_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gac46524873fe28f00864e5ebe155bb523">systime_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaef44329758059c91c76d334e8fc09700">int8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga599be663216dfec505327e5bbb2beb43">cnt_t</a></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga15f282e0911ec832d2b12ced3170ba90">port_switch</a> (<a class="el" href="struct_thread.html">Thread</a> *ntp, <a class="el" href="struct_thread.html">Thread</a> *otp)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="#ga15f282e0911ec832d2b12ced3170ba90"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halts the system.  <a href="#gaffa627cc34d473a5c1b00810798c1592"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_v_r___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start a thread by invoking its work function.  <a href="#ga0ef5f090a97bb3e66c7d9da7c4af3c52"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga13307aec3ffde1e4ae1334bd02bcb9d6"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::ENABLE_WFI_IDLE" ref="ga13307aec3ffde1e4ae1334bd02bcb9d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_WFI_IDLE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If enabled allows the idle thread to enter a low power mode. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00045">45</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9301e94486a728d594e52eaf3d5d539d"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::CH_ARCHITECTURE_AVR" ref="ga9301e94486a728d594e52eaf3d5d539d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_AVR</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macro defining the AVR architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00051">51</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee128c531d64d5a635def6857fef3179"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::CH_ARCHITECTURE_NAME" ref="gaee128c531d64d5a635def6857fef3179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_NAME&nbsp;&nbsp;&nbsp;&quot;AVR&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name of the implemented architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00056">56</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad807bcd87b78f852f9cdf25022c0f11b"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::CH_CORE_VARIANT_NAME" ref="gad807bcd87b78f852f9cdf25022c0f11b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_CORE_VARIANT_NAME&nbsp;&nbsp;&nbsp;&quot;MegaAVR&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name of the architecture variant (optional). </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00061">61</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5777aa68e4c4786b577953c7237a95d"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::SETUP_CONTEXT" ref="gaf5777aa68e4c4786b577953c7237a95d" args="(workspace, wsize, pf, arg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SETUP_CONTEXT</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">workspace, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">wsize, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">pf, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">arg</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                      \
  tp-&gt;p_ctx.sp = (<span class="keyword">struct </span><a class="code" href="structintctx.html" title="System saved context.">intctx</a>*)((<a class="code" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)workspace + wsize  -       \
                                  <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structintctx.html" title="System saved context.">intctx</a>));               \
  tp-&gt;p_ctx.sp-&gt;r2  = (int)pf;                                          \
  tp-&gt;p_ctx.sp-&gt;r3  = (int)pf &gt;&gt; 8;                                     \
  tp-&gt;p_ctx.sp-&gt;r4  = (int)arg;                                         \
  tp-&gt;p_ctx.sp-&gt;r5  = (int)arg &gt;&gt; 8;                                    \
  tp-&gt;p_ctx.sp-&gt;pcl = (int)<a class="code" href="group___a_v_r___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52" title="Start a thread by invoking its work function.">_port_thread_start</a> &gt;&gt; 8;                     \
  tp-&gt;p_ctx.sp-&gt;pch = (int)<a class="code" href="group___a_v_r___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52" title="Start a thread by invoking its work function.">_port_thread_start</a>;                          \
}
</pre></div>
<p>Platform dependent part of the <code>chThdInit()</code> API. </p>
<p>This code usually setup the context switching frame represented by an <code>intctx</code> structure. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00149">149</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf470de5c7ee71a407e5c7e0c5825af35"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::IDLE_THREAD_STACK_SIZE" ref="gaf470de5c7ee71a407e5c7e0c5825af35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDLE_THREAD_STACK_SIZE&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stack size for the system idle thread. </p>
<p>This size depends on the idle thread implementation, usually the idle thread should take no more space than those reserved by <code>INT_REQUIRED_STACK</code>. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In this port it is set to 8. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00168">168</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga010023936d16c8077e8cafa28ea3fc25"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::INT_REQUIRED_STACK" ref="ga010023936d16c8077e8cafa28ea3fc25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_REQUIRED_STACK&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Per-thread stack overhead for interrupts servicing. </p>
<p>This constant is used in the calculation of the correct working area size. This value can be zero on those architecture where there is a separate interrupt stack and the stack space between <code>intctx</code> and <code>extctx</code> is known to be zero. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In this port the default is 32 bytes per thread. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00181">181</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae5413761dbdc6dd267ba0d43a9098ac"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::STACK_ALIGN" ref="gaae5413761dbdc6dd267ba0d43a9098ac" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STACK_ALIGN</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">n</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enforces a correct alignment for a stack area size value. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00187">187</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7a83c1c8bde96b77299c36dc598d33d"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::THD_WA_SIZE" ref="gaf7a83c1c8bde96b77299c36dc598d33d" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THD_WA_SIZE</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">n</td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="group___a_v_r___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac" title="Enforces a correct alignment for a stack area size value.">STACK_ALIGN</a>(<span class="keyword">sizeof</span>(<a class="code" href="struct_thread.html" title="Structure representing a thread.">Thread</a>) +                     \
                                   (<span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structintctx.html" title="System saved context.">intctx</a>) - 1) +        \
                                   (<span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structextctx.html" title="Interrupt saved context.">extctx</a>) - 1) +        \
                                   (n) + (<a class="code" href="group___a_v_r___c_o_r_e.html#ga010023936d16c8077e8cafa28ea3fc25" title="Per-thread stack overhead for interrupts servicing.">INT_REQUIRED_STACK</a>))
</pre></div>
<p>Computes the thread working area global size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00192">192</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8b681d521d3b6c25e7a0304674732c9"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::WORKING_AREA" ref="gac8b681d521d3b6c25e7a0304674732c9" args="(s, n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WORKING_AREA</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">n</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td>&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Static working area allocation. </p>
<p>This macro is used to allocate a static thread working area aligned as both position and size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00202">202</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1bf4fcf135197fa2b8faf1935a25186"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::PORT_IRQ_PROLOGUE" ref="gaf1bf4fcf135197fa2b8faf1935a25186" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_PROLOGUE</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                           \
  <span class="keyword">asm</span> (<span class="stringliteral">&quot;&quot;</span> : : : <span class="stringliteral">&quot;r18&quot;</span>, <span class="stringliteral">&quot;r19&quot;</span>, <span class="stringliteral">&quot;r20&quot;</span>, <span class="stringliteral">&quot;r21&quot;</span>, <span class="stringliteral">&quot;r22&quot;</span>, <span class="stringliteral">&quot;r23&quot;</span>, <span class="stringliteral">&quot;r24&quot;</span>,        \
                <span class="stringliteral">&quot;r25&quot;</span>, <span class="stringliteral">&quot;r26&quot;</span>, <span class="stringliteral">&quot;r27&quot;</span>, <span class="stringliteral">&quot;r30&quot;</span>, <span class="stringliteral">&quot;r31&quot;</span>);                     \
}
</pre></div>
<p>IRQ prologue code. </p>
<p>This macro must be inserted at the start of all IRQ handlers enabled to invoke system APIs. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This code tricks the compiler to save all the specified registers by "touching" them. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00211">211</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65dc6ecfb3cd68961f7abde3a25c2260"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::PORT_IRQ_EPILOGUE" ref="ga65dc6ecfb3cd68961f7abde3a25c2260" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_EPILOGUE</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                           \
  <span class="keywordflow">if</span> (<a class="code" href="group__scheduler.html#ga5fa012ef9d1e920983fe2aea2695a52a" title="Evaluates if a reschedule is required.">chSchIsRescRequiredExI</a>())                                         \
    <a class="code" href="group__scheduler.html#ga0257cf203e72a766a52059750cb97e6e" title="Switches to the first thread on the runnable queue.">chSchDoRescheduleI</a>();                                               \
}
</pre></div>
<p>IRQ epilogue code. </p>
<p>This macro must be inserted at the end of all IRQ handlers enabled to invoke system APIs. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00221">221</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae312af21c95e70c459af69c298eb0f9a"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::PORT_IRQ_HANDLER" ref="gae312af21c95e70c459af69c298eb0f9a" args="(id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">id</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;ISR(id)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>IRQ handler function declaration. </p>
<dl class="note"><dt><b>Note:</b></dt><dd><code>id</code> can be a function name or a vector number depending on the port implementation. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00231">231</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c2ba800834495bb295891490cb1c760"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_init" ref="ga5c2ba800834495bb295891490cb1c760" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_init</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Port-related initialization code. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00237">237</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93afe5003f89aed6823c53abde85008c"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_lock" ref="ga93afe5003f89aed6823c53abde85008c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_lock</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;cli&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-lock action. </p>
<p>Usually this function just disables interrupts but may perform more actions. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Implemented as global interrupt disable. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00245">245</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f8aec032be1430c9aa2da540bbb3d02"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_unlock" ref="ga7f8aec032be1430c9aa2da540bbb3d02" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_unlock</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;sei&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-unlock action. </p>
<p>Usually this function just disables interrupts but may perform more actions. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Implemented as global interrupt enable. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00253">253</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad2c29ddbf3beaa7a56a92934c6ecc10"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_lock_from_isr" ref="gaad2c29ddbf3beaa7a56a92934c6ecc10" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_lock_from_isr</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-lock action from an interrupt handler. </p>
<p>This function is invoked before invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00262">262</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga808180b335dab0cc87ccdae7abf1e7e1"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_unlock_from_isr" ref="ga808180b335dab0cc87ccdae7abf1e7e1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_unlock_from_isr</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Kernel-unlock action from an interrupt handler. </p>
<p>This function is invoked after invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00271">271</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6d31bd514eb29e7197ef1cd55282e72"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_disable" ref="gaf6d31bd514eb29e7197ef1cd55282e72" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_disable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;cli&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disables all the interrupt sources. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Of course non maskable interrupt sources are not included. </dd>
<dd>
Implemented as global interrupt disable. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00278">278</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e90cd880fe5c41f84b2e2fe5e519343"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_suspend" ref="ga1e90cd880fe5c41f84b2e2fe5e519343" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_suspend</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;cli&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disables the interrupt sources below kernel-level priority. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Interrupt sources above kernel level remains enabled. </dd>
<dd>
Same as <code><a class="el" href="group___a_v_r___c_o_r_e.html#gaf6d31bd514eb29e7197ef1cd55282e72" title="Disables all the interrupt sources.">port_disable()</a></code> in this port, there is no difference between the two states. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00286">286</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41dd91365ec18f6fa7c2b2691357313d"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_enable" ref="ga41dd91365ec18f6fa7c2b2691357313d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_enable</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;asm volatile (&quot;sei&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enables all the interrupt sources. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Implemented as global interrupt enable. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00292">292</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36d8e6fbb66f0c2e93db8a7fccfd5d8a"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::port_wait_for_interrupt" ref="ga36d8e6fbb66f0c2e93db8a7fccfd5d8a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_wait_for_interrupt</td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enters an architecture-dependent IRQ-waiting mode. </p>
<p>The function is meant to return when an interrupt becomes pending. The simplest implementation is an empty function or macro but this would not take advantage of architecture-specific power saving modes. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This port function is implemented as inlined code for performance reasons. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00308">308</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eb6f9e0395b47b8d5e3eeae4fe0c116"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::INLINE" ref="ga2eb6f9e0395b47b8d5e3eeae4fe0c116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INLINE&nbsp;&nbsp;&nbsp;inline</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inline function modifier. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00061">61</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8883267a1c9ca4a465f53b8030f1deb3"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::ROMCONST" ref="ga8883267a1c9ca4a465f53b8030f1deb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROMCONST&nbsp;&nbsp;&nbsp;const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ROM constant modifier. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It is set to use the "const" keyword in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00067">67</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33623da05bb55497534c3dc26ebebeb2"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::PACK_STRUCT_STRUCT" ref="ga33623da05bb55497534c3dc26ebebeb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_STRUCT&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((packed))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (within). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It uses the "packed" GCC attribute. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00073">73</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73199061891adf1b912d20835c7d5e96"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::PACK_STRUCT_BEGIN" ref="ga73199061891adf1b912d20835c7d5e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_BEGIN</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (before). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00079">79</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga465fef70f294e21cbf4ea51fc342f20e"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::PACK_STRUCT_END" ref="ga465fef70f294e21cbf4ea51fc342f20e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_END</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (after). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00085">85</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="gadae302cd6125c8c0d3da27caa5f41657"></a><!-- doxytag: member="ports/GCC/AVR/chcore.h::stkalign_t" ref="gadae302cd6125c8c0d3da27caa5f41657" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="structstkalign__t.html">stkalign_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>8 bits stack and memory alignment enforcement. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html#l00066">66</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chcore_8h_source.html">ports/GCC/AVR/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf900ae86327eeeb5750901c89f1f8912"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::bool_t" ref="gaf900ae86327eeeb5750901c89f1f8912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaef44329758059c91c76d334e8fc09700">int8_t</a> <a class="el" href="group__types.html#ga7556af1cb61728b53228fa3af1c851de">bool_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fast boolean type. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00047">47</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a5d8a9ab4f4a012d6763548c3b21ec7"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::tmode_t" ref="ga6a5d8a9ab4f4a012d6763548c3b21ec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group__types.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> flags. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00048">48</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52d7ed152360a74632afa37bbeeca7ca"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::tstate_t" ref="ga52d7ed152360a74632afa37bbeeca7ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group__types.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> state. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00049">49</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga205898ea166481281fec650f2a7e85a3"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::trefs_t" ref="ga205898ea166481281fec650f2a7e85a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group__types.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> references counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00050">50</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4461feef628fb5e5f64e1074b6fbb6a"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::tprio_t" ref="gaf4461feef628fb5e5f64e1074b6fbb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group__types.html#ga5f2488ba73e5969cbc0f7033735374ee">tprio_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> priority. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00051">51</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e402860c42e2ceda36d0307f3aa6209"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::msg_t" ref="ga1e402860c42e2ceda36d0307f3aa6209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga932e6ccc3d54c58f761c1aead83bd6d7">int16_t</a> <a class="el" href="group__types.html#ga35bcb0c321cd7bc45bf1a11fa17ebdd3">msg_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Inter-thread message. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00052">52</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4ae80baed083888334165fb820dad11"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::eventid_t" ref="gad4ae80baed083888334165fb820dad11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group__types.html#gada5ed33935b8347e213aeb76582642e7">eventid_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Id. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00053">53</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a2c45e2f40668cdd66fe8d2e700ff64"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::eventmask_t" ref="ga5a2c45e2f40668cdd66fe8d2e700ff64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group__types.html#gabff0c32475baf20ea8c5c710d6e8b708">eventmask_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Events mask. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00054">54</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac46524873fe28f00864e5ebe155bb523"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::systime_t" ref="gac46524873fe28f00864e5ebe155bb523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="el" href="group__types.html#gae3e32a98d431a02106616da3071832dd">systime_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System time. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00055">55</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga599be663216dfec505327e5bbb2beb43"></a><!-- doxytag: member="ports/GCC/AVR/chtypes.h::cnt_t" ref="ga599be663216dfec505327e5bbb2beb43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaef44329758059c91c76d334e8fc09700">int8_t</a> <a class="el" href="group__types.html#ga090b3bab5602157ebf706a44041dc05e">cnt_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resources counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html#l00056">56</a> of file <a class="el" href="ports_2_g_c_c_2_a_v_r_2chtypes_8h_source.html">ports/GCC/AVR/chtypes.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga15f282e0911ec832d2b12ced3170ba90"></a><!-- doxytag: member="ports/GCC/AVR/chcore.c::port_switch" ref="ga15f282e0911ec832d2b12ced3170ba90" args="(Thread *ntp, Thread *otp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_switch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_thread.html">Thread</a> *&nbsp;</td>
          <td class="paramname"> <em>ntp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_thread.html">Thread</a> *&nbsp;</td>
          <td class="paramname"> <em>otp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Performs a context switch between two threads. </p>
<p>This is the most critical code in any port, this function is responsible for the context switch between 2 threads. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The implementation of this code affects <b>directly</b> the context switch performance so optimize here as much as you can. </dd>
<dd>
The function is declared as a weak symbol, it is possible to redefine it in your application code.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>ntp</em>&nbsp;</td><td>the thread to be switched in </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>otp</em>&nbsp;</td><td>the thread to be switched out </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaffa627cc34d473a5c1b00810798c1592"></a><!-- doxytag: member="ports/GCC/AVR/chcore.c::port_halt" ref="gaffa627cc34d473a5c1b00810798c1592" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_halt </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Halts the system. </p>
<p>This function is invoked by the operating system when an unrecoverable error is detected (as example because a programming error in the application code that triggers an assertion while in debug mode). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The function is declared as a weak symbol, it is possible to redefine it in your application code. </dd></dl>

</div>
</div>
<a class="anchor" id="ga0ef5f090a97bb3e66c7d9da7c4af3c52"></a><!-- doxytag: member="ports/GCC/AVR/chcore.c::_port_thread_start" ref="ga0ef5f090a97bb3e66c7d9da7c4af3c52" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_thread_start </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start a thread by invoking its work function. </p>
<p>If the work function returns <code><a class="el" href="group__threads.html#ga24ab3a3a4d70214ee360867a1c3c75ac" title="Terminates the current thread by specifying an exit status code.">chThdExit()</a></code> is automatically invoked. </p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:46 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
