

================================================================
== Vitis HLS Report for 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL'
================================================================
* Date:           Tue Dec 17 15:06:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.051 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ZCULLING_INIT_ROW_ZCULLING_INIT_COL  |    65536|    65536|         1|          1|          1|  65536|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 4 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %i_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.05>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten"   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.68ns)   --->   "%icmp_ln1027 = icmp_eq  i17 %indvar_flatten_load, i17 65536"   --->   Operation 13 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln1027 = add i17 %indvar_flatten_load, i17 1"   --->   Operation 14 'add' 'add_ln1027' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc17, void %if.end.loopexit.exitStub"   --->   Operation 15 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_V_load = load i9 %j_V"   --->   Operation 16 'load' 'j_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_V_load = load i9 %i_V"   --->   Operation 17 'load' 'i_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%add_ln840 = add i9 %i_V_load, i9 1"   --->   Operation 18 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ZCULLING_INIT_ROW_ZCULLING_INIT_COL_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln1027_1 = icmp_eq  i9 %j_V_load, i9 256"   --->   Operation 21 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i9 0, i9 %j_V_load"   --->   Operation 22 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_1, i9 %add_ln840, i9 %i_V_load"   --->   Operation 23 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i9 %select_ln1027_1" [rendering.cpp:224]   --->   Operation 24 'trunc' 'trunc_ln224' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln224, i8 0" [rendering.cpp:224]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i9 %select_ln1027" [rendering.cpp:224]   --->   Operation 27 'zext' 'zext_ln224' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln224 = add i16 %tmp, i16 %zext_ln224" [rendering.cpp:224]   --->   Operation 28 'add' 'add_ln224' <Predicate = (!icmp_ln1027)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i16 %add_ln224" [rendering.cpp:224]   --->   Operation 29 'zext' 'zext_ln224_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%z_buffer_V_addr = getelementptr i8 %z_buffer_V, i64 0, i64 %zext_ln224_1" [rendering.cpp:224]   --->   Operation 30 'getelementptr' 'z_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [rendering.cpp:222]   --->   Operation 31 'specloopname' 'specloopname_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.24ns)   --->   "%store_ln224 = store i8 255, i16 %z_buffer_V_addr" [rendering.cpp:224]   --->   Operation 32 'store' 'store_ln224' <Predicate = (!icmp_ln1027)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%add_ln840_1 = add i9 %select_ln1027, i9 1"   --->   Operation 33 'add' 'add_ln840_1' <Predicate = (!icmp_ln1027)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln222 = store i17 %add_ln1027, i17 %indvar_flatten" [rendering.cpp:222]   --->   Operation 34 'store' 'store_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln222 = store i9 %select_ln1027_1, i9 %i_V" [rendering.cpp:222]   --->   Operation 35 'store' 'store_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln222 = store i9 %add_ln840_1, i9 %j_V" [rendering.cpp:222]   --->   Operation 36 'store' 'store_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.inc" [rendering.cpp:222]   --->   Operation 37 'br' 'br_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [4]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [5]  (0.387 ns)

 <State 2>: 3.05ns
The critical path consists of the following:
	'load' operation ('i_V_load') on local variable 'i.V' [17]  (0 ns)
	'add' operation ('add_ln840') [18]  (0.715 ns)
	'select' operation ('select_ln1027_1') [23]  (0.303 ns)
	'add' operation ('add_ln224', rendering.cpp:224) [28]  (0.785 ns)
	'getelementptr' operation ('z_buffer_V_addr', rendering.cpp:224) [30]  (0 ns)
	'store' operation ('store_ln224', rendering.cpp:224) of constant 255 on array 'z_buffer_V' [32]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
