{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 09:50:22 2012 " "Info: Processing started: Thu Aug 30 09:50:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cc -c cc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cc -c cc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cc " "Info: Found entity 1: cc" {  } { { "cc.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dd-a " "Info: Found design unit 1: dd-a" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dd " "Info: Found entity 1: dd" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cc " "Info: Elaborating entity \"cc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dd dd:inst " "Info: Elaborating entity \"dd\" for hierarchy \"dd:inst\"" {  } { { "cc.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { { 136 560 728 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check_ck dd.vhd(35) " "Warning (10492): VHDL Process Statement warning at dd.vhd(35): signal \"check_ck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_ck dd.vhd(46) " "Warning (10492): VHDL Process Statement warning at dd.vhd(46): signal \"rec_ck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st dd.vhd(47) " "Warning (10492): VHDL Process Statement warning at dd.vhd(47): signal \"rec_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st dd.vhd(48) " "Warning (10492): VHDL Process Statement warning at dd.vhd(48): signal \"rec_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd_in dd.vhd(49) " "Warning (10492): VHDL Process Statement warning at dd.vhd(49): signal \"rxd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_sig dd.vhd(49) " "Warning (10492): VHDL Process Statement warning at dd.vhd(49): signal \"rec_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_stt dd.vhd(51) " "Warning (10492): VHDL Process Statement warning at dd.vhd(51): signal \"rec_stt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_stt dd.vhd(52) " "Warning (10492): VHDL Process Statement warning at dd.vhd(52): signal \"rec_stt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_sig dd.vhd(53) " "Warning (10492): VHDL Process Statement warning at dd.vhd(53): signal \"rec_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec_sig dd.vhd(28) " "Warning (10631): VHDL Process Statement warning at dd.vhd(28): inferring latch(es) for signal or variable \"rec_sig\", which holds its previous value in one or more paths through the process" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec_stt dd.vhd(28) " "Warning (10631): VHDL Process Statement warning at dd.vhd(28): inferring latch(es) for signal or variable \"rec_stt\", which holds its previous value in one or more paths through the process" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rxd_out dd.vhd(28) " "Warning (10631): VHDL Process Statement warning at dd.vhd(28): inferring latch(es) for signal or variable \"rxd_out\", which holds its previous value in one or more paths through the process" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[0\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[0\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[1\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[1\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[2\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[2\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[3\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[3\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[4\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[4\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[5\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[5\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[6\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[6\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[7\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[7\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[0\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[0\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[1\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[1\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[2\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[2\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[3\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[3\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[0\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[0\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[1\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[1\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[2\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[2\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[3\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[3\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[4\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[4\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[5\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[5\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[6\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[6\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[7\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[7\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[8\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[8\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock.vhd 2 1 " "Warning: Using design file clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-a " "Info: Found design unit 1: clock-a" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst1 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst1\"" {  } { { "cc.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { { 136 264 408 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "Warning (15610): No output dependent on input pin \"clk_in\"" {  } { { "cc.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { { 160 72 240 176 "clk_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 09:50:23 2012 " "Info: Processing ended: Thu Aug 30 09:50:23 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 09:50:24 2012 " "Info: Processing started: Thu Aug 30 09:50:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cc -c cc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cc -c cc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cc EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"cc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "dd:inst\|Equal0~9 Global clock " "Info: Automatically promoted some destinations of signal \"dd:inst\|Equal0~9\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|rxd_out\[7\]~1 " "Info: Destination \"dd:inst\|rxd_out\[7\]~1\" may be non-global or may not use global clock" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|rec_stt\[0\]~0 " "Info: Destination \"dd:inst\|rec_stt\[0\]~0\" may be non-global or may not use global clock" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|rec_st\[0\]~6 " "Info: Destination \"dd:inst\|rec_st\[0\]~6\" may be non-global or may not use global clock" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|Add0~1 " "Info: Destination \"dd:inst\|Add0~1\" may be non-global or may not use global clock" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|Add0~2 " "Info: Destination \"dd:inst\|Add0~2\" may be non-global or may not use global clock" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|Add0~3 " "Info: Destination \"dd:inst\|Add0~3\" may be non-global or may not use global clock" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|rec_st\[3\]~7 " "Info: Destination \"dd:inst\|rec_st\[3\]~7\" may be non-global or may not use global clock" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dd:inst\|Equal0~9 " "Info: Destination \"dd:inst\|Equal0~9\" may be non-global or may not use global clock" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dd:inst\|rxd_out\[7\]~1 Global clock " "Info: Automatically promoted signal \"dd:inst\|rxd_out\[7\]~1\" to use Global clock" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d " "Warning: Node \"d\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rts " "Warning: Node \"rts\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rts" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 09:50:24 2012 " "Info: Processing ended: Thu Aug 30 09:50:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 09:50:25 2012 " "Info: Processing started: Thu Aug 30 09:50:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cc -c cc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cc -c cc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 09:50:25 2012 " "Info: Processing ended: Thu Aug 30 09:50:25 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 09:50:26 2012 " "Info: Processing started: Thu Aug 30 09:50:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cc -c cc " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cc -c cc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_stt\[1\] " "Warning: Node \"dd:inst\|rec_stt\[1\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_stt\[2\] " "Warning: Node \"dd:inst\|rec_stt\[2\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_stt\[3\] " "Warning: Node \"dd:inst\|rec_stt\[3\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[7\] " "Warning: Node \"dd:inst\|rxd_out\[7\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[7\] " "Warning: Node \"dd:inst\|rec_sig\[7\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[6\] " "Warning: Node \"dd:inst\|rxd_out\[6\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[6\] " "Warning: Node \"dd:inst\|rec_sig\[6\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[5\] " "Warning: Node \"dd:inst\|rxd_out\[5\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[5\] " "Warning: Node \"dd:inst\|rec_sig\[5\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[4\] " "Warning: Node \"dd:inst\|rxd_out\[4\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[4\] " "Warning: Node \"dd:inst\|rec_sig\[4\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[3\] " "Warning: Node \"dd:inst\|rxd_out\[3\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[3\] " "Warning: Node \"dd:inst\|rec_sig\[3\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[2\] " "Warning: Node \"dd:inst\|rxd_out\[2\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[2\] " "Warning: Node \"dd:inst\|rec_sig\[2\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[1\] " "Warning: Node \"dd:inst\|rxd_out\[1\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[1\] " "Warning: Node \"dd:inst\|rec_sig\[1\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rxd_out\[0\] " "Warning: Node \"dd:inst\|rxd_out\[0\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[0\] " "Warning: Node \"dd:inst\|rec_sig\[0\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd:inst\|rec_sig\[8\] " "Warning: Node \"dd:inst\|rec_sig\[8\]\" is a latch" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dd:inst\|rec_stt\[0\]~0 " "Warning: Node \"dd:inst\|rec_stt\[0\]~0\"" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "7 " "Warning: Found combinational loop of 7 nodes" { { "Warning" "WTAN_SCC_NODE" "dd:inst\|Equal0~9 " "Warning: Node \"dd:inst\|Equal0~9\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "dd:inst\|rec_st\[3\]~7 " "Warning: Node \"dd:inst\|rec_st\[3\]~7\"" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "dd:inst\|Add0~2 " "Warning: Node \"dd:inst\|Add0~2\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "dd:inst\|Add0~3 " "Warning: Node \"dd:inst\|Add0~3\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "dd:inst\|Equal0~3 " "Warning: Node \"dd:inst\|Equal0~3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "dd:inst\|Add0~1 " "Warning: Node \"dd:inst\|Add0~1\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "dd:inst\|rec_st\[0\]~6 " "Warning: Node \"dd:inst\|rec_st\[0\]~6\"" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 23 -1 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dd:inst\|rec_stt\[3\] " "Info: Detected ripple clock \"dd:inst\|rec_stt\[3\]\" as buffer" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dd:inst\|rec_stt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dd:inst\|rec_stt\[2\] " "Info: Detected ripple clock \"dd:inst\|rec_stt\[2\]\" as buffer" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dd:inst\|rec_stt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dd:inst\|rec_stt\[1\] " "Info: Detected ripple clock \"dd:inst\|rec_stt\[1\]\" as buffer" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dd:inst\|rec_stt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dd:inst\|rxd_out\[7\]~1 " "Info: Detected gated clock \"dd:inst\|rxd_out\[7\]~1\" as buffer" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dd:inst\|rxd_out\[7\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dd:inst\|rxd_out\[7\]~0 " "Info: Detected gated clock \"dd:inst\|rxd_out\[7\]~0\" as buffer" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dd:inst\|rxd_out\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Warning" "WTAN_NOTHING_TO_TIMING_ANALYZE" "" "Warning: No paths found for timing analysis" {  } {  } 0 0 "No paths found for timing analysis" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 09:50:26 2012 " "Info: Processing ended: Thu Aug 30 09:50:26 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Info: Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
