Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Sat Sep 13 17:52:58 2025
| Host         : MyPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file record_top_timing_summary_routed.rpt -pb record_top_timing_summary_routed.pb -rpx record_top_timing_summary_routed.rpx -warn_on_violation
| Design       : record_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 267         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  64          
TIMING-18  Warning           Missing input or output delay               26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1068)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4555)
5. checking no_input_delay (4)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1068)
---------------------------
 There are 267 register/latch pins with no clock driven by root clock pin: bram_clock_genetate_reg/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: my_mic/sample_ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4555)
---------------------------------------------------
 There are 4555 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.936        0.000                      0                 1998        0.076        0.000                      0                 1998        4.020        0.000                       0                   792  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.936        0.000                      0                 1998        0.076        0.000                      0                 1998        4.020        0.000                       0                   792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 my_debouncer2/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_addr_reg[12]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.704ns (11.174%)  route 5.596ns (88.826%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.724     5.327    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  my_debouncer2/latched_reg/Q
                         net (fo=14, routed)          2.408     8.190    my_debouncer2/latched_reg_0[0]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  my_debouncer2/write_addr[19]_i_4/O
                         net (fo=3, routed)           0.734     9.048    my_debouncer2/latched_reg_1
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.172 r  my_debouncer2/write_addr[19]_i_1/O
                         net (fo=209, routed)         2.455    11.627    my_debouncer2_n_2
    SLICE_X66Y52         FDRE                                         r  write_addr_reg[12]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.513    14.936    system_clock_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  write_addr_reg[12]_rep__8/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X66Y52         FDRE (Setup_fdre_C_R)       -0.524    14.563    write_addr_reg[12]_rep__8
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 my_debouncer1/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_addr_reg[7]_rep__6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.580ns (9.319%)  route 5.644ns (90.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.705     5.308    my_debouncer1/system_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  my_debouncer1/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  my_debouncer1/latched_reg/Q
                         net (fo=12, routed)          2.909     8.673    my_debouncer1/LED_OBUF[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  my_debouncer1/read_addr[19]_i_1/O
                         net (fo=150, routed)         2.735    11.531    my_debouncer1_n_1
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[7]_rep__6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[7]_rep__6/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X66Y56         FDRE (Setup_fdre_C_R)       -0.524    14.562    read_addr_reg[7]_rep__6
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 my_debouncer1/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_addr_reg[7]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.580ns (9.319%)  route 5.644ns (90.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.705     5.308    my_debouncer1/system_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  my_debouncer1/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  my_debouncer1/latched_reg/Q
                         net (fo=12, routed)          2.909     8.673    my_debouncer1/LED_OBUF[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  my_debouncer1/read_addr[19]_i_1/O
                         net (fo=150, routed)         2.735    11.531    my_debouncer1_n_1
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[7]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[7]_rep__8/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X66Y56         FDRE (Setup_fdre_C_R)       -0.524    14.562    read_addr_reg[7]_rep__8
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 my_debouncer1/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_addr_reg[9]_rep__6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.580ns (9.319%)  route 5.644ns (90.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.705     5.308    my_debouncer1/system_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  my_debouncer1/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  my_debouncer1/latched_reg/Q
                         net (fo=12, routed)          2.909     8.673    my_debouncer1/LED_OBUF[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  my_debouncer1/read_addr[19]_i_1/O
                         net (fo=150, routed)         2.735    11.531    my_debouncer1_n_1
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[9]_rep__6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[9]_rep__6/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X66Y56         FDRE (Setup_fdre_C_R)       -0.524    14.562    read_addr_reg[9]_rep__6
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 my_debouncer1/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_addr_reg[9]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.580ns (9.319%)  route 5.644ns (90.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.705     5.308    my_debouncer1/system_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  my_debouncer1/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  my_debouncer1/latched_reg/Q
                         net (fo=12, routed)          2.909     8.673    my_debouncer1/LED_OBUF[0]
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  my_debouncer1/read_addr[19]_i_1/O
                         net (fo=150, routed)         2.735    11.531    my_debouncer1_n_1
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[9]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X66Y56         FDRE                                         r  read_addr_reg[9]_rep__8/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X66Y56         FDRE (Setup_fdre_C_R)       -0.524    14.562    read_addr_reg[9]_rep__8
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 my_debouncer2/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_addr_reg[11]_rep__6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.704ns (10.834%)  route 5.794ns (89.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.724     5.327    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  my_debouncer2/latched_reg/Q
                         net (fo=14, routed)          2.408     8.190    my_debouncer2/latched_reg_0[0]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  my_debouncer2/write_addr[19]_i_4/O
                         net (fo=3, routed)           0.492     8.807    PE3/write_addr_reg[15]_rep__12
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.931 r  PE3/write_addr[19]_i_2/O
                         net (fo=209, routed)         2.894    11.825    PE3_n_4
    SLICE_X63Y52         FDRE                                         r  write_addr_reg[11]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  write_addr_reg[11]_rep__6/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.881    write_addr_reg[11]_rep__6
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 my_debouncer2/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_addr_reg[7]_rep__6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.704ns (10.834%)  route 5.794ns (89.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.724     5.327    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  my_debouncer2/latched_reg/Q
                         net (fo=14, routed)          2.408     8.190    my_debouncer2/latched_reg_0[0]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  my_debouncer2/write_addr[19]_i_4/O
                         net (fo=3, routed)           0.492     8.807    PE3/write_addr_reg[15]_rep__12
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.931 r  PE3/write_addr[19]_i_2/O
                         net (fo=209, routed)         2.894    11.825    PE3_n_4
    SLICE_X63Y52         FDRE                                         r  write_addr_reg[7]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  write_addr_reg[7]_rep__6/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.881    write_addr_reg[7]_rep__6
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 my_debouncer2/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_addr_reg[13]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.704ns (11.268%)  route 5.544ns (88.732%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.724     5.327    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  my_debouncer2/latched_reg/Q
                         net (fo=14, routed)          2.408     8.190    my_debouncer2/latched_reg_0[0]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  my_debouncer2/write_addr[19]_i_4/O
                         net (fo=3, routed)           0.734     9.048    my_debouncer2/latched_reg_1
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.172 r  my_debouncer2/write_addr[19]_i_1/O
                         net (fo=209, routed)         2.403    11.575    my_debouncer2_n_2
    SLICE_X64Y56         FDRE                                         r  write_addr_reg[13]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  write_addr_reg[13]_rep__8/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.429    14.657    write_addr_reg[13]_rep__8
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 my_debouncer2/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_addr_reg[5]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.704ns (11.268%)  route 5.544ns (88.732%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.724     5.327    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  my_debouncer2/latched_reg/Q
                         net (fo=14, routed)          2.408     8.190    my_debouncer2/latched_reg_0[0]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  my_debouncer2/write_addr[19]_i_4/O
                         net (fo=3, routed)           0.734     9.048    my_debouncer2/latched_reg_1
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.172 r  my_debouncer2/write_addr[19]_i_1/O
                         net (fo=209, routed)         2.403    11.575    my_debouncer2_n_2
    SLICE_X64Y56         FDRE                                         r  write_addr_reg[5]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  write_addr_reg[5]_rep__8/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.429    14.657    write_addr_reg[5]_rep__8
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 my_debouncer2/latched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_addr_reg[8]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.704ns (11.268%)  route 5.544ns (88.732%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.724     5.327    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  my_debouncer2/latched_reg/Q
                         net (fo=14, routed)          2.408     8.190    my_debouncer2/latched_reg_0[0]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  my_debouncer2/write_addr[19]_i_4/O
                         net (fo=3, routed)           0.734     9.048    my_debouncer2/latched_reg_1
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.172 r  my_debouncer2/write_addr[19]_i_1/O
                         net (fo=209, routed)         2.403    11.575    my_debouncer2_n_2
    SLICE_X64Y56         FDRE                                         r  write_addr_reg[8]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  system_clock (IN)
                         net (fo=0)                   0.000    10.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.512    14.935    system_clock_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  write_addr_reg[8]_rep__8/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.429    14.657    write_addr_reg[8]_rep__8
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  3.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.068%)  route 0.118ns (47.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.590     1.509    <hidden>
    SLICE_X79Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.128     1.637 r  <hidden>
                         net (fo=1, routed)           0.118     1.755    <hidden>
    SLICE_X80Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.863     2.029    <hidden>
    SLICE_X80Y112        SRL16E                                       r  <hidden>
                         clock pessimism             -0.479     1.549    
    SLICE_X80Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.679    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.590     1.509    <hidden>
    SLICE_X79Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  <hidden>
                         net (fo=1, routed)           0.113     1.763    <hidden>
    SLICE_X80Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.863     2.029    <hidden>
    SLICE_X80Y112        SRL16E                                       r  <hidden>
                         clock pessimism             -0.479     1.549    
    SLICE_X80Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.666    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.591     1.510    <hidden>
    SLICE_X79Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.128     1.638 r  <hidden>
                         net (fo=1, routed)           0.113     1.752    <hidden>
    SLICE_X78Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.862     2.027    <hidden>
    SLICE_X78Y112        SRL16E                                       r  <hidden>
                         clock pessimism             -0.503     1.523    
    SLICE_X78Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.653    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.592     1.511    <hidden>
    SLICE_X79Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  <hidden>
                         net (fo=1, routed)           0.059     1.698    <hidden>
    SLICE_X78Y110        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.864     2.029    <hidden>
    SLICE_X78Y110        SRL16E                                       r  <hidden>
                         clock pessimism             -0.504     1.524    
    SLICE_X78Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.115%)  route 0.136ns (47.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.589     1.508    <hidden>
    SLICE_X76Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y111        FDRE (Prop_fdre_C_Q)         0.148     1.656 r  <hidden>
                         net (fo=1, routed)           0.136     1.792    <hidden>
    SLICE_X78Y111        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.864     2.029    <hidden>
    SLICE_X78Y111        SRL16E                                       r  <hidden>
                         clock pessimism             -0.479     1.549    
    SLICE_X78Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.678    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.591     1.510    <hidden>
    SLICE_X79Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  <hidden>
                         net (fo=1, routed)           0.113     1.764    <hidden>
    SLICE_X78Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.862     2.027    <hidden>
    SLICE_X78Y112        SRL16E                                       r  <hidden>
                         clock pessimism             -0.503     1.523    
    SLICE_X78Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.640    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.592     1.511    <hidden>
    SLICE_X81Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  <hidden>
                         net (fo=1, routed)           0.110     1.762    <hidden>
    SLICE_X80Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.863     2.029    <hidden>
    SLICE_X80Y112        SRL16E                                       r  <hidden>
                         clock pessimism             -0.501     1.527    
    SLICE_X80Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.412%)  route 0.132ns (44.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.589     1.508    <hidden>
    SLICE_X76Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y111        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  <hidden>
                         net (fo=1, routed)           0.132     1.804    <hidden>
    SLICE_X78Y111        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.864     2.029    <hidden>
    SLICE_X78Y111        SRL16E                                       r  <hidden>
                         clock pessimism             -0.479     1.549    
    SLICE_X78Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.666    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.592     1.511    <hidden>
    SLICE_X79Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  <hidden>
                         net (fo=1, routed)           0.116     1.769    <hidden>
    SLICE_X78Y110        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.864     2.029    <hidden>
    SLICE_X78Y110        SRL16E                                       r  <hidden>
                         clock pessimism             -0.504     1.524    
    SLICE_X78Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.626    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.590     1.509    <hidden>
    SLICE_X75Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  <hidden>
                         net (fo=4, routed)           0.089     1.740    <hidden>
    SLICE_X74Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  <hidden>
                         net (fo=1, routed)           0.000     1.785    <hidden>
    SLICE_X74Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.863     2.028    <hidden>
    SLICE_X74Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.505     1.522    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.120     1.642    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y44     <hidden>
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y46     <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y87    bram_clk_sync_d_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y87    bram_clock_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y87    bram_clock_counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y87    bram_clock_counter_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y87    bram_clock_counter_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y88    bram_clock_counter_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y88    bram_clock_counter_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X78Y110   <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X78Y110   <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X80Y112   <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X80Y112   <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y108   <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X78Y110   <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X78Y110   <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X80Y112   <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X80Y112   <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_bram/memory_reg_6_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            stereo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.472ns  (logic 8.165ns (39.887%)  route 12.306ns (60.113%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y36         RAMB36E1                     0.000     0.000 r  my_bram/memory_reg_6_2/CLKBWRCLK
    RAMB36_X0Y36         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  my_bram/memory_reg_6_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    my_bram/memory_reg_6_2_n_1
    RAMB36_X0Y37         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  my_bram/memory_reg_7_2/DOBDO[0]
                         net (fo=1, routed)           5.699     9.061    my_bram/memory_reg_7_2_n_67
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.185 r  my_bram/stereo_out3_carry_i_27/O
                         net (fo=1, routed)           0.000     9.185    my_bram/stereo_out3_carry_i_27_n_0
    SLICE_X62Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     9.394 r  my_bram/stereo_out3_carry_i_14/O
                         net (fo=2, routed)           1.151    10.544    my_bram/bram_amplitude[2]
    SLICE_X62Y95         LUT5 (Prop_lut5_I0_O)        0.297    10.841 r  my_bram/stereo_out3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.841    my_pwm/S[1]
    SLICE_X62Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.374 f  my_pwm/stereo_out3_carry/CO[3]
                         net (fo=1, routed)           0.990    12.364    my_bram/CO[0]
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    12.488 f  my_bram/stereo_OBUFT_inst_i_1/O
                         net (fo=1, routed)           4.402    16.890    stereo_TRI
    A11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    20.472 r  stereo_OBUFT_inst/O
                         net (fo=0)                   0.000    20.472    stereo
    A11                                                               r  stereo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_0_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 0.642ns (9.244%)  route 6.303ns (90.756%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=8, routed)           5.471     5.989    my_bram/my_bram/memory_reg_0_0_cooolgate_en_sig_65
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.124     6.113 r  my_bram/memory_reg_0_0_ENBWREN_cooolgate_en_gate_130_LOPT_REMAP/O
                         net (fo=1, routed)           0.832     6.945    my_bram/memory_reg_0_0_ENBWREN_cooolgate_en_sig_66
    RAMB36_X0Y12         RAMB36E1                                     r  my_bram/memory_reg_0_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_8_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 0.642ns (9.631%)  route 6.024ns (90.369%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/C
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/Q
                         net (fo=8, routed)           4.440     4.958    my_bram/my_bram/memory_reg_8_0_cooolgate_en_sig_128
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.124     5.082 r  my_bram/memory_reg_8_1_ENBWREN_cooolgate_en_gate_251_LOPT_REMAP/O
                         net (fo=1, routed)           1.584     6.666    my_bram/memory_reg_8_1_ENBWREN_cooolgate_en_sig_130
    RAMB36_X0Y2          RAMB36E1                                     r  my_bram/memory_reg_8_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_2_0_cooolgate_en_gate_197_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_2_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.424ns  (logic 0.580ns (9.028%)  route 5.844ns (90.972%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_2_0_cooolgate_en_gate_197_cooolDelFlop/C
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  my_bram/my_bram/memory_reg_2_0_cooolgate_en_gate_197_cooolDelFlop/Q
                         net (fo=8, routed)           4.141     4.597    my_bram/my_bram/memory_reg_2_0_cooolgate_en_sig_101
    SLICE_X62Y142        LUT5 (Prop_lut5_I4_O)        0.124     4.721 r  my_bram/memory_reg_2_1_ENBWREN_cooolgate_en_gate_200_LOPT_REMAP/O
                         net (fo=1, routed)           1.703     6.424    my_bram/memory_reg_2_1_ENBWREN_cooolgate_en_sig_103
    RAMB36_X0Y28         RAMB36E1                                     r  my_bram/memory_reg_2_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_0_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.352ns  (logic 0.642ns (10.107%)  route 5.710ns (89.893%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=8, routed)           5.348     5.866    my_bram/my_bram/memory_reg_0_0_cooolgate_en_sig_65
    SLICE_X10Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.990 r  my_bram/memory_reg_0_1_ENBWREN_cooolgate_en_gate_132_LOPT_REMAP/O
                         net (fo=1, routed)           0.362     6.352    my_bram/memory_reg_0_1_ENBWREN_cooolgate_en_sig_67
    RAMB36_X0Y14         RAMB36E1                                     r  my_bram/memory_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_4_0_cooolgate_en_gate_214_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_4_3/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 0.580ns (9.147%)  route 5.761ns (90.853%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_4_0_cooolgate_en_gate_214_cooolDelFlop/C
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  my_bram/my_bram/memory_reg_4_0_cooolgate_en_gate_214_cooolDelFlop/Q
                         net (fo=8, routed)           4.877     5.333    my_bram/my_bram/memory_reg_4_0_cooolgate_en_sig_110
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.124     5.457 r  my_bram/memory_reg_4_3_ENBWREN_cooolgate_en_gate_221_LOPT_REMAP/O
                         net (fo=1, routed)           0.884     6.341    my_bram/memory_reg_4_3_ENBWREN_cooolgate_en_sig_114
    RAMB36_X0Y6          RAMB36E1                                     r  my_bram/memory_reg_4_3/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_8_6/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 0.642ns (10.246%)  route 5.624ns (89.754%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/C
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/Q
                         net (fo=8, routed)           4.532     5.050    my_bram/my_bram/memory_reg_8_0_cooolgate_en_sig_128
    SLICE_X64Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.174 r  my_bram/memory_reg_8_6_ENBWREN_cooolgate_en_gate_261_LOPT_REMAP/O
                         net (fo=1, routed)           1.092     6.266    my_bram/memory_reg_8_6_ENBWREN_cooolgate_en_sig_135
    RAMB36_X3Y28         RAMB36E1                                     r  my_bram/memory_reg_8_6/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_12_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 0.642ns (10.778%)  route 5.315ns (89.222%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/C
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/Q
                         net (fo=8, routed)           1.882     2.400    my_bram/my_bram/memory_reg_12_0_cooolgate_en_sig_83
    SLICE_X72Y91         LUT5 (Prop_lut5_I4_O)        0.124     2.524 r  my_bram/memory_reg_12_1_ENBWREN_cooolgate_en_gate_166_LOPT_REMAP/O
                         net (fo=1, routed)           3.433     5.957    my_bram/memory_reg_12_1_ENBWREN_cooolgate_en_sig_85
    RAMB36_X2Y37         RAMB36E1                                     r  my_bram/memory_reg_12_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_0_3/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 0.642ns (10.841%)  route 5.280ns (89.159%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=8, routed)           4.918     5.436    my_bram/my_bram/memory_reg_0_0_cooolgate_en_sig_65
    SLICE_X10Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  my_bram/memory_reg_0_3_ENBWREN_cooolgate_en_gate_136_LOPT_REMAP/O
                         net (fo=1, routed)           0.362     5.922    my_bram/memory_reg_0_3_ENBWREN_cooolgate_en_sig_69
    RAMB36_X0Y16         RAMB36E1                                     r  my_bram/memory_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_8_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 0.642ns (10.858%)  route 5.271ns (89.142%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/C
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  my_bram/my_bram/memory_reg_8_0_cooolgate_en_gate_248_cooolDelFlop/Q
                         net (fo=8, routed)           4.137     4.655    my_bram/my_bram/memory_reg_8_0_cooolgate_en_sig_128
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.124     4.779 r  my_bram/memory_reg_8_2_ENBWREN_cooolgate_en_gate_253_LOPT_REMAP/O
                         net (fo=1, routed)           1.133     5.913    my_bram/memory_reg_8_2_ENBWREN_cooolgate_en_sig_131
    RAMB36_X0Y4          RAMB36E1                                     r  my_bram/memory_reg_8_2/ENBWREN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_10_0_cooolgate_en_gate_146_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_10_7/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.779%)  route 0.381ns (67.221%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_10_0_cooolgate_en_gate_146_cooolDelFlop/C
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_bram/my_bram/memory_reg_10_0_cooolgate_en_gate_146_cooolDelFlop/Q
                         net (fo=8, routed)           0.228     0.369    my_bram/my_bram/memory_reg_10_0_cooolgate_en_sig_74
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.414 r  my_bram/memory_reg_10_7_ENBWREN_cooolgate_en_gate_161_LOPT_REMAP/O
                         net (fo=1, routed)           0.154     0.567    my_bram/memory_reg_10_7_ENBWREN_cooolgate_en_sig_82
    RAMB36_X1Y14         RAMB36E1                                     r  my_bram/memory_reg_10_7/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_14_2/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.335%)  route 0.408ns (68.665%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/C
    SLICE_X72Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/Q
                         net (fo=8, routed)           0.255     0.396    my_bram/my_bram/memory_reg_14_0_cooolgate_en_sig_92
    SLICE_X72Y82         LUT5 (Prop_lut5_I4_O)        0.045     0.441 r  my_bram/memory_reg_14_2_ENBWREN_cooolgate_en_gate_185_LOPT_REMAP/O
                         net (fo=1, routed)           0.152     0.594    my_bram/memory_reg_14_2_ENBWREN_cooolgate_en_sig_95
    RAMB36_X2Y16         RAMB36E1                                     r  my_bram/memory_reg_14_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_0_4/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.212ns (31.890%)  route 0.453ns (68.110%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=8, routed)           0.297     0.461    my_bram/my_bram/memory_reg_0_0_cooolgate_en_sig_65
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.048     0.509 r  my_bram/memory_reg_0_4_ENBWREN_cooolgate_en_gate_138_LOPT_REMAP/O
                         net (fo=1, routed)           0.156     0.665    my_bram/memory_reg_0_4_ENBWREN_cooolgate_en_sig_70
    RAMB36_X1Y18         RAMB36E1                                     r  my_bram/memory_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_14_1/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.186ns (26.670%)  route 0.511ns (73.330%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/C
    SLICE_X72Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/Q
                         net (fo=8, routed)           0.357     0.498    my_bram/my_bram/memory_reg_14_0_cooolgate_en_sig_92
    SLICE_X80Y82         LUT5 (Prop_lut5_I4_O)        0.045     0.543 r  my_bram/memory_reg_14_1_ENBWREN_cooolgate_en_gate_183_LOPT_REMAP/O
                         net (fo=1, routed)           0.155     0.697    my_bram/memory_reg_14_1_ENBWREN_cooolgate_en_sig_94
    RAMB36_X3Y16         RAMB36E1                                     r  my_bram/memory_reg_14_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_12_5/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.209ns (25.681%)  route 0.605ns (74.319%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/C
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/Q
                         net (fo=8, routed)           0.398     0.562    my_bram/my_bram/memory_reg_12_0_cooolgate_en_sig_83
    SLICE_X72Y73         LUT5 (Prop_lut5_I4_O)        0.045     0.607 r  my_bram/memory_reg_12_5_ENBWREN_cooolgate_en_gate_174_LOPT_REMAP/O
                         net (fo=1, routed)           0.207     0.814    my_bram/memory_reg_12_5_ENBWREN_cooolgate_en_sig_89
    RAMB36_X2Y14         RAMB36E1                                     r  my_bram/memory_reg_12_5/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_14_6/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.842ns  (logic 0.186ns (22.087%)  route 0.656ns (77.913%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/C
    SLICE_X72Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_bram/my_bram/memory_reg_14_0_cooolgate_en_gate_180_cooolDelFlop/Q
                         net (fo=8, routed)           0.502     0.643    my_bram/my_bram/memory_reg_14_0_cooolgate_en_sig_92
    SLICE_X80Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  my_bram/memory_reg_14_6_ENBWREN_cooolgate_en_gate_193_LOPT_REMAP/O
                         net (fo=1, routed)           0.155     0.842    my_bram/memory_reg_14_6_ENBWREN_cooolgate_en_sig_99
    RAMB36_X3Y18         RAMB36E1                                     r  my_bram/memory_reg_14_6/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_10_0_cooolgate_en_gate_146_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_10_6/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.186ns (20.626%)  route 0.716ns (79.374%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_10_0_cooolgate_en_gate_146_cooolDelFlop/C
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_bram/my_bram/memory_reg_10_0_cooolgate_en_gate_146_cooolDelFlop/Q
                         net (fo=8, routed)           0.484     0.625    my_bram/my_bram/memory_reg_10_0_cooolgate_en_sig_74
    SLICE_X78Y62         LUT5 (Prop_lut5_I4_O)        0.045     0.670 r  my_bram/memory_reg_10_6_ENBWREN_cooolgate_en_gate_159_LOPT_REMAP/O
                         net (fo=1, routed)           0.232     0.902    my_bram/memory_reg_10_6_ENBWREN_cooolgate_en_sig_81
    RAMB36_X3Y12         RAMB36E1                                     r  my_bram/memory_reg_10_6/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_2_0_cooolgate_en_gate_197_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_2_3/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.186ns (19.980%)  route 0.745ns (80.020%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_2_0_cooolgate_en_gate_197_cooolDelFlop/C
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_bram/my_bram/memory_reg_2_0_cooolgate_en_gate_197_cooolDelFlop/Q
                         net (fo=8, routed)           0.593     0.734    my_bram/my_bram/memory_reg_2_0_cooolgate_en_sig_101
    SLICE_X72Y102        LUT5 (Prop_lut5_I4_O)        0.045     0.779 r  my_bram/memory_reg_2_3_ENBWREN_cooolgate_en_gate_204_LOPT_REMAP/O
                         net (fo=1, routed)           0.152     0.931    my_bram/memory_reg_2_3_ENBWREN_cooolgate_en_sig_105
    RAMB36_X2Y20         RAMB36E1                                     r  my_bram/memory_reg_2_3/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_12_2/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.209ns (22.449%)  route 0.722ns (77.551%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/C
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  my_bram/my_bram/memory_reg_12_0_cooolgate_en_gate_163_cooolDelFlop/Q
                         net (fo=8, routed)           0.517     0.681    my_bram/my_bram/memory_reg_12_0_cooolgate_en_sig_83
    SLICE_X72Y62         LUT5 (Prop_lut5_I4_O)        0.045     0.726 r  my_bram/memory_reg_12_2_ENBWREN_cooolgate_en_gate_168_LOPT_REMAP/O
                         net (fo=1, routed)           0.205     0.931    my_bram/memory_reg_12_2_ENBWREN_cooolgate_en_sig_86
    RAMB36_X2Y12         RAMB36E1                                     r  my_bram/memory_reg_12_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_bram/memory_reg_0_2/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.209ns (21.393%)  route 0.768ns (78.607%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE                         0.000     0.000 r  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/C
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  my_bram/my_bram/memory_reg_0_0_cooolgate_en_gate_129_cooolDelFlop/Q
                         net (fo=8, routed)           0.560     0.724    my_bram/my_bram/memory_reg_0_0_cooolgate_en_sig_65
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.045     0.769 r  my_bram/memory_reg_0_2_ENBWREN_cooolgate_en_gate_134_LOPT_REMAP/O
                         net (fo=1, routed)           0.208     0.977    my_bram/memory_reg_0_2_ENBWREN_cooolgate_en_sig_68
    RAMB36_X1Y16         RAMB36E1                                     r  my_bram/memory_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          4577 Endpoints
Min Delay          4577 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_13_1/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.938ns  (logic 0.518ns (3.716%)  route 13.420ns (96.284%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.626     5.229    system_clock_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  write_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  write_addr_reg[4]_rep/Q
                         net (fo=19, routed)         13.420    19.167    my_bram/memory_reg_14_1_1[3]
    RAMB36_X2Y38         RAMB36E1                                     r  my_bram/memory_reg_13_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_12_1/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.600ns  (logic 0.518ns (3.809%)  route 13.082ns (96.191%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.626     5.229    system_clock_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  write_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  write_addr_reg[4]_rep/Q
                         net (fo=19, routed)         13.082    18.829    my_bram/memory_reg_14_1_1[3]
    RAMB36_X2Y37         RAMB36E1                                     r  my_bram/memory_reg_12_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_8_3/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.326ns  (logic 0.934ns (7.009%)  route 12.392ns (92.991%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.630     5.233    system_clock_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  write_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  write_addr_reg[18]/Q
                         net (fo=68, routed)          8.327    14.016    my_bram/memory_reg_9_7_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150    14.166 r  my_bram/memory_reg_9_2_i_1/O
                         net (fo=4, routed)           3.723    17.889    my_bram/memory_reg_9_2_i_1_n_0
    SLICE_X8Y152         LUT3 (Prop_lut3_I1_O)        0.328    18.217 r  my_bram/memory_reg_8_3_ENARDEN_cooolgate_en_gate_123/O
                         net (fo=1, routed)           0.343    18.559    my_bram/memory_reg_8_3_ENARDEN_cooolgate_en_sig_62
    RAMB36_X0Y30         RAMB36E1                                     r  my_bram/memory_reg_8_3/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_7_1/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.069ns  (logic 0.518ns (3.964%)  route 12.551ns (96.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.626     5.229    system_clock_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  write_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  write_addr_reg[4]_rep/Q
                         net (fo=19, routed)         12.551    18.297    my_bram/memory_reg_14_1_1[3]
    RAMB36_X1Y35         RAMB36E1                                     r  my_bram/memory_reg_7_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_6_1/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.731ns  (logic 0.518ns (4.069%)  route 12.213ns (95.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.626     5.229    system_clock_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  write_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  write_addr_reg[4]_rep/Q
                         net (fo=19, routed)         12.213    17.959    my_bram/memory_reg_14_1_1[3]
    RAMB36_X1Y34         RAMB36E1                                     r  my_bram/memory_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_9_3/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.268ns  (logic 0.606ns (4.940%)  route 11.662ns (95.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.630     5.233    system_clock_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  write_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  write_addr_reg[18]/Q
                         net (fo=68, routed)          8.327    14.016    my_bram/memory_reg_9_7_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150    14.166 r  my_bram/memory_reg_9_2_i_1/O
                         net (fo=4, routed)           3.335    17.501    my_bram/memory_reg_9_2_i_1_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  my_bram/memory_reg_9_3/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_8_0/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.077ns  (logic 0.839ns (6.947%)  route 11.238ns (93.053%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.623     5.226    system_clock_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.419     5.645 f  current_state_reg[1]/Q
                         net (fo=73, routed)          8.304    13.949    my_bram/memory_reg_14_1_0[1]
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.296    14.245 r  my_bram/memory_reg_8_0_i_3/O
                         net (fo=5, routed)           1.956    16.201    my_bram/memory_reg_8_0_i_3_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.124    16.325 r  my_bram/memory_reg_8_0_ENARDEN_cooolgate_en_gate_49/O
                         net (fo=1, routed)           0.977    17.303    my_bram/memory_reg_8_0_ENARDEN_cooolgate_en_sig_25
    RAMB36_X2Y2          RAMB36E1                                     r  my_bram/memory_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_9_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 0.606ns (5.032%)  route 11.438ns (94.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.630     5.233    system_clock_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  write_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  write_addr_reg[18]/Q
                         net (fo=68, routed)          8.327    14.016    my_bram/memory_reg_9_7_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150    14.166 r  my_bram/memory_reg_9_2_i_1/O
                         net (fo=4, routed)           3.111    17.276    my_bram/memory_reg_9_2_i_1_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  my_bram/memory_reg_9_2/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_8_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.909ns  (logic 1.093ns (9.178%)  route 10.816ns (90.822%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.623     5.226    system_clock_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.419     5.645 f  current_state_reg[1]/Q
                         net (fo=73, routed)          8.699    14.343    my_bram/memory_reg_14_1_0[1]
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.320    14.663 r  my_bram/memory_reg_8_1_i_1/O
                         net (fo=3, routed)           1.563    16.227    my_bram/memory_reg_8_1_i_1_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.354    16.581 r  my_bram/memory_reg_8_2_ENARDEN_cooolgate_en_gate_121/O
                         net (fo=1, routed)           0.554    17.134    my_bram/memory_reg_8_2_ENARDEN_cooolgate_en_sig_61
    RAMB36_X0Y4          RAMB36E1                                     r  my_bram/memory_reg_8_2/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_8_3/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.777ns  (logic 0.606ns (5.146%)  route 11.171ns (94.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.630     5.233    system_clock_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  write_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  write_addr_reg[18]/Q
                         net (fo=68, routed)          8.327    14.016    my_bram/memory_reg_9_7_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150    14.166 r  my_bram/memory_reg_9_2_i_1/O
                         net (fo=4, routed)           2.844    17.010    my_bram/memory_reg_9_2_i_1_n_0
    RAMB36_X0Y30         RAMB36E1                                     r  my_bram/memory_reg_8_3/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_addr_reg[12]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_2_7/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.459%)  route 0.168ns (50.541%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.564     1.483    system_clock_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  write_addr_reg[12]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  write_addr_reg[12]_rep__3/Q
                         net (fo=10, routed)          0.168     1.815    my_bram/memory_reg_2_7_0[12]
    RAMB36_X1Y12         RAMB36E1                                     r  my_bram/memory_reg_2_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[13]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_2_3/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.751%)  route 0.174ns (55.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.590     1.509    system_clock_IBUF_BUFG
    SLICE_X72Y101        FDRE                                         r  write_addr_reg[13]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  write_addr_reg[13]_rep__2/Q
                         net (fo=10, routed)          0.174     1.825    my_bram/memory_reg_2_2_0[13]
    RAMB36_X2Y20         RAMB36E1                                     r  my_bram/memory_reg_2_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_addr_reg[14]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_1_2/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.364%)  route 0.182ns (52.636%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.565     1.484    system_clock_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  read_addr_reg[14]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  read_addr_reg[14]_rep__2/Q
                         net (fo=19, routed)          0.182     1.831    my_bram/memory_reg_14_2_0[14]
    RAMB36_X1Y17         RAMB36E1                                     r  my_bram/memory_reg_1_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_addr_reg[7]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_10_7/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.542%)  route 0.235ns (62.458%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.556     1.475    system_clock_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  read_addr_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  read_addr_reg[7]_rep__9/Q
                         net (fo=10, routed)          0.235     1.851    my_bram/memory_reg_10_5_1[0]
    RAMB36_X1Y14         RAMB36E1                                     r  my_bram/memory_reg_10_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_addr_reg[9]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_10_7/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.440%)  route 0.236ns (62.560%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.556     1.475    system_clock_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  read_addr_reg[9]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  read_addr_reg[9]_rep__9/Q
                         net (fo=10, routed)          0.236     1.852    my_bram/memory_reg_10_5_1[1]
    RAMB36_X1Y14         RAMB36E1                                     r  my_bram/memory_reg_10_7/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_1_2/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.141ns (37.155%)  route 0.238ns (62.845%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.564     1.483    system_clock_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  write_addr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  write_addr_reg[0]_rep__1/Q
                         net (fo=16, routed)          0.238     1.863    my_bram/memory_reg_2_2_0[0]
    RAMB36_X1Y17         RAMB36E1                                     r  my_bram/memory_reg_1_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_1_2/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.141ns (36.262%)  route 0.248ns (63.738%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.564     1.483    system_clock_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  write_addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  write_addr_reg[2]_rep__2/Q
                         net (fo=19, routed)          0.248     1.872    my_bram/memory_reg_2_2_0[2]
    RAMB36_X1Y17         RAMB36E1                                     r  my_bram/memory_reg_1_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[6]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_10_7/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.141ns (35.597%)  route 0.255ns (64.403%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.558     1.477    system_clock_IBUF_BUFG
    SLICE_X68Y72         FDRE                                         r  write_addr_reg[6]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  write_addr_reg[6]_rep__9/Q
                         net (fo=10, routed)          0.255     1.873    my_bram/memory_reg_10_5_0[2]
    RAMB36_X1Y14         RAMB36E1                                     r  my_bram/memory_reg_10_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_addr_reg[9]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_10_7/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.508%)  route 0.256ns (64.492%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.558     1.477    system_clock_IBUF_BUFG
    SLICE_X68Y72         FDRE                                         r  write_addr_reg[9]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  write_addr_reg[9]_rep__9/Q
                         net (fo=10, routed)          0.256     1.874    my_bram/memory_reg_10_5_0[5]
    RAMB36_X1Y14         RAMB36E1                                     r  my_bram/memory_reg_10_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_addr_reg[13]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_bram/memory_reg_0_2/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.128ns (31.585%)  route 0.277ns (68.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.559     1.478    system_clock_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  read_addr_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  read_addr_reg[13]_rep__0/Q
                         net (fo=10, routed)          0.277     1.884    my_bram/ADDRBWRADDR[13]
    RAMB36_X1Y16         RAMB36E1                                     r  my_bram/memory_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.601ns (29.678%)  route 3.793ns (70.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          1.129     5.393    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.502     4.925    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[16]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.601ns (29.678%)  route 3.793ns (70.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          1.129     5.393    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.502     4.925    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[17]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.601ns (29.678%)  route 3.793ns (70.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          1.129     5.393    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.502     4.925    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[18]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.601ns (29.678%)  route 3.793ns (70.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          1.129     5.393    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.502     4.925    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  my_debouncer3/counter_reg[19]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.601ns (30.486%)  route 3.650ns (69.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.986     5.250    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.500     4.923    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.601ns (30.486%)  route 3.650ns (69.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.986     5.250    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.500     4.923    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[11]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.601ns (30.486%)  route 3.650ns (69.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.986     5.250    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.500     4.923    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[8]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.601ns (30.486%)  route 3.650ns (69.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.986     5.250    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.500     4.923    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y86         FDRE                                         r  my_debouncer3/counter_reg[9]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.097ns  (logic 1.601ns (31.403%)  route 3.496ns (68.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.833     5.097    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y84         FDRE                                         r  my_debouncer3/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.499     4.922    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  my_debouncer3/counter_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            my_debouncer3/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.097ns  (logic 1.601ns (31.403%)  route 3.496ns (68.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.664     4.140    my_debouncer3/BTNC_IBUF
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.264 r  my_debouncer3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.833     5.097    my_debouncer3/counter[0]_i_1__1_n_0
    SLICE_X56Y84         FDRE                                         r  my_debouncer3/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         1.499     4.922    my_debouncer3/system_clock_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  my_debouncer3/counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/latched_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.299ns (47.303%)  route 0.333ns (52.697%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.333     0.586    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.631 r  my_debouncer2/latched_i_1__0/O
                         net (fo=1, routed)           0.000     0.631    my_debouncer2/latched_i_1__0_n_0
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.876     2.041    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  my_debouncer2/latched_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            my_debouncer1/latched_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.293ns (40.347%)  route 0.433ns (59.653%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.433     0.681    my_debouncer1/BTND_IBUF
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.045     0.726 r  my_debouncer1/latched_i_1/O
                         net (fo=1, routed)           0.000     0.726    my_debouncer1/latched_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  my_debouncer1/latched_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.861     2.026    my_debouncer1/system_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  my_debouncer1/latched_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.299ns (34.997%)  route 0.555ns (65.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.146     0.853    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.876     2.041    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[10]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.299ns (34.997%)  route 0.555ns (65.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.146     0.853    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.876     2.041    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[11]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.299ns (34.997%)  route 0.555ns (65.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.146     0.853    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.876     2.041    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[8]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.299ns (34.997%)  route 0.555ns (65.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.146     0.853    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.876     2.041    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  my_debouncer2/counter_reg[9]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.299ns (32.564%)  route 0.618ns (67.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.210     0.917    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.875     2.040    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.299ns (32.564%)  route 0.618ns (67.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.210     0.917    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.875     2.040    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.299ns (32.564%)  route 0.618ns (67.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.210     0.917    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.875     2.040    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            my_debouncer2/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.299ns (32.564%)  route 0.618ns (67.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.409     0.662    my_debouncer2/BTNU_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  my_debouncer2/counter[0]_i_1/O
                         net (fo=20, routed)          0.210     0.917    my_debouncer2/counter[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  system_clock (IN)
                         net (fo=0)                   0.000     0.000    system_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    system_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  system_clock_IBUF_BUFG_inst/O
                         net (fo=791, routed)         0.875     2.040    my_debouncer2/system_clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  my_debouncer2/counter_reg[7]/C





