DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_toByte"
duLibraryName "Ethernet"
duName "miiRxDataToByte"
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "miiDataBitNb"
)
(GiElement
name "byteBitNb"
type "positive"
value "miiByteBitNb"
)
]
mwi 0
uid 13940,0
)
(Instance
name "I_crc"
duLibraryName "Ethernet"
duName "crc32"
elements [
(GiElement
name "polynomBitNb"
type "positive"
value "crcPolynomBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "crcDataBitNb"
)
]
mwi 0
uid 14425,0
)
(Instance
name "I_errors"
duLibraryName "Ethernet"
duName "miiRxErrorRegister"
elements [
(GiElement
name "errorBitNb"
type "positive"
value "errorBitNb"
)
]
mwi 0
uid 14465,0
)
(Instance
name "I_ram"
duLibraryName "Memory"
duName "bramDualportWritefirst"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "initFile"
type "string"
value "\"$HDS_PROJECT_DIR/../Simulation/bramInit.txt\""
)
]
mwi 0
uid 14727,0
)
(Instance
name "I_synchAddr"
duLibraryName "Ethernet"
duName "synchUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "ramAddressBitNb"
)
]
mwi 0
uid 15050,0
)
(Instance
name "I_synchRst"
duLibraryName "Ethernet"
duName "mii_resetSynch"
elements [
]
mwi 0
uid 15072,0
)
(Instance
name "I_ctl"
duLibraryName "Ethernet"
duName "miiRxController"
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "miiDataBitNb"
)
(GiElement
name "errorBitNb"
type "positive"
value "errorBitNb"
)
]
mwi 0
uid 15332,0
)
(Instance
name "I_synchSof"
duLibraryName "Ethernet"
duName "synchLogicPulse"
elements [
]
mwi 0
uid 15709,0
)
(Instance
name "I_data"
duLibraryName "Ethernet"
duName "miiRxDataConcat"
elements [
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "miiByteBitNb"
type "positive"
value "miiByteBitNb"
)
(GiElement
name "errorBitNb"
type "positive"
value "errorBitNb"
)
]
mwi 0
uid 16277,0
)
(Instance
name "I_cnt"
duLibraryName "Ethernet"
duName "miiRxWriteCounter"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
]
mwi 0
uid 16331,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\mii@receiver\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\mii@receiver\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\mii@receiver"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miiReceiver"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "miiReceiver"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:32"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet/work"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/work"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ls"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ise"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "miiReceiver"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\mii@receiver\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miiReceiver\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "C:\\EDA\\Modelsim\\win32"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:32"
)
(vvPair
variable "unit"
value "miiReceiver"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 180,0
optionalChildren [
*1 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "32000,6625,33500,7375"
)
(Line
uid 82,0
sl 0
ro 270
xt "33500,7000,34000,7000"
pts [
"33500,7000"
"34000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
)
xt "26100,6500,31000,7700"
st "rx_data"
ju 2
blo "31000,7500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 91,0
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(miiDataBitNb -1 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,12600,26000,13400"
st "rx_data          : std_ulogic_vector(miiDataBitNb -1 DOWNTO 0)
"
)
)
*3 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "32000,10625,33500,11375"
)
(Line
uid 110,0
sl 0
ro 270
xt "33500,11000,34000,11000"
pts [
"33500,11000"
"34000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
)
xt "26000,10500,31000,11700"
st "rx_error"
ju 2
blo "31000,11500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 119,0
decl (Decl
n "rx_error"
t "std_ulogic"
o 8
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,14200,9000,15000"
st "rx_error         : std_ulogic
"
)
)
*5 (Grouping
uid 137,0
optionalChildren [
*6 (CommentText
uid 139,0
shape (Rectangle
uid 140,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "248000,98000,265000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 141,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "248200,98500,248200,98500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 142,0
shape (Rectangle
uid 143,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "265000,94000,269000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 144,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "265200,94500,265200,94500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 145,0
shape (Rectangle
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "248000,96000,265000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "248200,96500,248200,96500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 148,0
shape (Rectangle
uid 149,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,96000,248000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 150,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "244200,96500,244200,96500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 151,0
shape (Rectangle
uid 152,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "265000,95000,285000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 153,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "265200,95200,279300,96400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 154,0
shape (Rectangle
uid 155,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "269000,94000,285000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 156,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "269200,94500,269200,94500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 157,0
shape (Rectangle
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,94000,265000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 159,0
va (VaSet
fg "32768,0,0"
)
xt "249350,94400,259650,95600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 160,0
shape (Rectangle
uid 161,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,97000,248000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 162,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "244200,97500,244200,97500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 163,0
shape (Rectangle
uid 164,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,98000,248000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 165,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "244200,98500,244200,98500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 166,0
shape (Rectangle
uid 167,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "248000,97000,265000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 168,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "248200,97500,248200,97500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 138,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "244000,94000,285000,99000"
)
oxt "14000,66000,55000,71000"
)
*16 (Net
uid 236,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 10,0
)
declText (MLText
uid 237,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,11000,9000,11800"
st "reset            : std_ulogic
"
)
)
*17 (PortIoIn
uid 1580,0
shape (CompositeShape
uid 1581,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1582,0
sl 0
ro 90
xt "178500,70625,180000,71375"
)
(Line
uid 1583,0
sl 0
ro 90
xt "178000,71000,178500,71000"
pts [
"178500,71000"
"178000,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1584,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1585,0
va (VaSet
isHidden 1
)
xt "180000,70400,183400,71600"
st "clock"
blo "180000,71400"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 1592,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 23,0
)
declText (MLText
uid 1593,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,8600,9000,9400"
st "clock            : std_ulogic
"
)
)
*19 (PortIoIn
uid 11768,0
shape (CompositeShape
uid 11769,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11770,0
sl 0
ro 270
xt "32000,8625,33500,9375"
)
(Line
uid 11771,0
sl 0
ro 270
xt "33500,9000,34000,9000"
pts [
"33500,9000"
"34000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11772,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11773,0
va (VaSet
isHidden 1
)
xt "22700,8500,31000,9700"
st "rx_dataValid"
ju 2
blo "31000,9500"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 11780,0
decl (Decl
n "rx_dataValid"
t "std_ulogic"
o 7
suid 138,0
)
declText (MLText
uid 11781,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,13400,9000,14200"
st "rx_dataValid     : std_ulogic
"
)
)
*21 (PortIoIn
uid 12646,0
shape (CompositeShape
uid 12647,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12648,0
sl 0
ro 90
xt "194500,22625,196000,23375"
)
(Line
uid 12649,0
sl 0
ro 90
xt "194000,23000,194500,23000"
pts [
"194500,23000"
"194000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12650,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12651,0
va (VaSet
isHidden 1
)
xt "197000,22400,205000,23600"
st "ramAddress"
blo "197000,23400"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 12658,0
decl (Decl
n "ramAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 3
suid 139,0
)
declText (MLText
uid 12659,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,10200,22500,11000"
st "ramAddress       : unsigned(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*23 (PortIoIn
uid 12660,0
shape (CompositeShape
uid 12661,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12662,0
sl 0
ro 90
xt "194500,10625,196000,11375"
)
(Line
uid 12663,0
sl 0
ro 90
xt "194000,11000,194500,11000"
pts [
"194500,11000"
"194000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12664,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12665,0
va (VaSet
isHidden 1
)
xt "197000,10400,208800,11600"
st "frameBaseAddress"
blo "197000,11400"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 12672,0
decl (Decl
n "frameBaseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 2
suid 140,0
)
declText (MLText
uid 12673,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,9400,22500,10200"
st "frameBaseAddress : unsigned(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*25 (PortIoOut
uid 12674,0
shape (CompositeShape
uid 12675,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12676,0
sl 0
ro 270
xt "194500,42625,196000,43375"
)
(Line
uid 12677,0
sl 0
ro 270
xt "194000,43000,194500,43000"
pts [
"194000,43000"
"194500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12678,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12679,0
va (VaSet
isHidden 1
)
xt "197000,42500,202500,43700"
st "ramData"
blo "197000,43500"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 12686,0
decl (Decl
n "ramData"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 9
suid 141,0
)
declText (MLText
uid 12687,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,15000,25500,15800"
st "ramData          : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)
"
)
)
*27 (PortIoIn
uid 12688,0
shape (CompositeShape
uid 12689,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12690,0
sl 0
ro 270
xt "144000,90625,145500,91375"
)
(Line
uid 12691,0
sl 0
ro 270
xt "145500,91000,146000,91000"
pts [
"145500,91000"
"146000,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12692,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12693,0
va (VaSet
isHidden 1
)
xt "138900,89400,144000,90600"
st "rx_clock"
ju 2
blo "144000,90400"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 12700,0
decl (Decl
n "rx_clock"
t "std_ulogic"
o 5
suid 142,0
)
declText (MLText
uid 12701,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,11800,9000,12600"
st "rx_clock         : std_ulogic
"
)
)
*29 (PortIoOut
uid 12702,0
shape (CompositeShape
uid 12703,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12704,0
sl 0
ro 270
xt "178500,66625,180000,67375"
)
(Line
uid 12705,0
sl 0
ro 270
xt "178000,67000,178500,67000"
pts [
"178000,67000"
"178500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12706,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12707,0
va (VaSet
isHidden 1
)
xt "181000,66500,189700,67700"
st "startOfFrame"
blo "181000,67500"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 12714,0
decl (Decl
n "startOfFrame"
t "std_ulogic"
o 10
suid 143,0
)
declText (MLText
uid 12715,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,15800,9000,16600"
st "startOfFrame     : std_ulogic
"
)
)
*31 (Net
uid 12809,0
decl (Decl
n "rx_reset"
t "std_ulogic"
o 33
suid 145,0
)
declText (MLText
uid 12810,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,37800,12500,38600"
st "SIGNAL rx_reset         : std_ulogic
"
)
)
*32 (PortIoIn
uid 12857,0
shape (CompositeShape
uid 12858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12859,0
sl 0
ro 90
xt "178500,72625,180000,73375"
)
(Line
uid 12860,0
sl 0
ro 90
xt "178000,73000,178500,73000"
pts [
"178500,73000"
"178000,73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12861,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12862,0
va (VaSet
isHidden 1
)
xt "181000,72400,184500,73600"
st "reset"
blo "181000,73400"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 12903,0
decl (Decl
n "incrAddress"
t "std_ulogic"
o 24
suid 146,0
)
declText (MLText
uid 12904,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,30600,12500,31400"
st "SIGNAL incrAddress      : std_ulogic
"
)
)
*34 (Net
uid 13055,0
decl (Decl
n "ramWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 31
suid 147,0
)
declText (MLText
uid 13056,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,36200,26000,37000"
st "SIGNAL ramWriteAddress  : unsigned(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*35 (Net
uid 13321,0
decl (Decl
n "ramWriteData"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 32
suid 149,0
)
declText (MLText
uid 13322,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,37000,29000,37800"
st "SIGNAL ramWriteData     : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)
"
)
)
*36 (Net
uid 13417,0
decl (Decl
n "ramWrite"
t "std_ulogic"
o 30
suid 151,0
)
declText (MLText
uid 13418,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,35400,12500,36200"
st "SIGNAL ramWrite         : std_ulogic
"
)
)
*37 (Net
uid 13463,0
decl (Decl
n "framelength"
t "unsigned"
b "(ramDataBitNb-1-1 DOWNTO 0)"
o 23
suid 152,0
)
declText (MLText
uid 13464,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,29800,25500,30600"
st "SIGNAL framelength      : unsigned(ramDataBitNb-1-1 DOWNTO 0)
"
)
)
*38 (Net
uid 13830,0
decl (Decl
n "crcInit"
t "std_ulogic"
o 15
suid 153,0
)
declText (MLText
uid 13831,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,23400,12500,24200"
st "SIGNAL crcInit          : std_ulogic
"
)
)
*39 (Net
uid 13842,0
decl (Decl
n "crcCalculate"
t "std_ulogic"
o 14
suid 155,0
)
declText (MLText
uid 13843,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,22600,12500,23400"
st "SIGNAL crcCalculate     : std_ulogic
"
)
)
*40 (Net
uid 13848,0
decl (Decl
n "crcOk"
t "std_ulogic"
o 16
suid 156,0
)
declText (MLText
uid 13849,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,24200,12500,25000"
st "SIGNAL crcOk            : std_ulogic
"
)
)
*41 (SaComponent
uid 13940,0
optionalChildren [
*42 (CptPort
uid 13916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,44625,66750,45375"
)
tg (CPTG
uid 13918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13919,0
va (VaSet
)
xt "60500,44400,65000,45600"
st "miiByte"
ju 2
blo "65000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "miiByte"
t "std_ulogic_vector"
b "(byteBitNb-1 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*43 (CptPort
uid 13920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,50625,50000,51375"
)
tg (CPTG
uid 13922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13923,0
va (VaSet
)
xt "51000,50400,54400,51600"
st "clock"
blo "51000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*44 (CptPort
uid 13924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,52625,50000,53375"
)
tg (CPTG
uid 13926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13927,0
va (VaSet
)
xt "51000,52400,54300,53600"
st "reset"
blo "51000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*45 (CptPort
uid 13928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,46625,50000,47375"
)
tg (CPTG
uid 13930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13931,0
va (VaSet
)
xt "51000,46400,59100,47600"
st "startOfFrame"
blo "51000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "startOfFrame"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*46 (CptPort
uid 13932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,44625,50000,45375"
)
tg (CPTG
uid 13934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13935,0
va (VaSet
)
xt "51000,44400,55600,45600"
st "miiData"
blo "51000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "miiData"
t "std_ulogic_vector"
b "(miiDataBitNb-1 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*47 (CptPort
uid 13936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,46625,66750,47375"
)
tg (CPTG
uid 13938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13939,0
va (VaSet
)
xt "60800,46400,65000,47600"
st "byteEn"
ju 2
blo "65000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "byteEn"
t "std_ulogic"
o 6
suid 11,0
)
)
)
]
shape (Rectangle
uid 13941,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,41000,66000,55000"
)
oxt "3000,-4000,19000,10000"
ttg (MlTextGroup
uid 13942,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 13943,0
va (VaSet
font "Verdana,12,0"
)
xt "50350,54600,56650,56000"
st "Ethernet"
blo "50350,55800"
tm "BdLibraryNameMgr"
)
*49 (Text
uid 13944,0
va (VaSet
font "Verdana,12,0"
)
xt "50350,56000,62450,57400"
st "miiRxDataToByte"
blo "50350,57200"
tm "CptNameMgr"
)
*50 (Text
uid 13945,0
va (VaSet
font "Verdana,12,0"
)
xt "50350,57400,56550,58800"
st "I_toByte"
blo "50350,58600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13946,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13947,0
text (MLText
uid 13948,0
va (VaSet
)
xt "50000,59000,74700,61400"
st "miiDataBitNb = miiDataBitNb    ( positive )  
byteBitNb    = miiByteBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "miiDataBitNb"
)
(GiElement
name "byteBitNb"
type "positive"
value "miiByteBitNb"
)
]
)
viewicon (ZoomableIcon
uid 13949,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,53250,51750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*51 (Net
uid 13988,0
decl (Decl
n "miiByte"
t "std_ulogic_vector"
b "(miiByteBitNb-1 DOWNTO 0)"
o 27
suid 157,0
)
declText (MLText
uid 13989,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,33000,29000,33800"
st "SIGNAL miiByte          : std_ulogic_vector(miiByteBitNb-1 DOWNTO 0)
"
)
)
*52 (Net
uid 14042,0
decl (Decl
n "miiByteEn"
t "std_ulogic"
o 28
suid 159,0
)
declText (MLText
uid 14043,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,33800,12500,34600"
st "SIGNAL miiByteEn        : std_ulogic
"
)
)
*53 (Net
uid 14297,0
decl (Decl
n "frameOk"
t "std_ulogic"
o 22
suid 160,0
)
declText (MLText
uid 14298,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,29000,12500,29800"
st "SIGNAL frameOk          : std_ulogic
"
)
)
*54 (Net
uid 14303,0
decl (Decl
n "frameError"
t "std_ulogic"
o 21
suid 161,0
)
declText (MLText
uid 14304,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,28200,12500,29000"
st "SIGNAL frameError       : std_ulogic
"
)
)
*55 (Net
uid 14375,0
decl (Decl
n "errorCode"
t "std_ulogic_vector"
b "(errorBitNb-1 DOWNTO 0)"
o 19
suid 162,0
)
declText (MLText
uid 14376,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,26600,28000,27400"
st "SIGNAL errorCode        : std_ulogic_vector(errorBitNb-1 DOWNTO 0)
"
)
)
*56 (SaComponent
uid 14425,0
optionalChildren [
*57 (CptPort
uid 14389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,86625,90000,87375"
)
tg (CPTG
uid 14391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14392,0
va (VaSet
)
xt "91000,86500,94400,87700"
st "clock"
blo "91000,87500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*58 (CptPort
uid 14393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,88625,90000,89375"
)
tg (CPTG
uid 14395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14396,0
va (VaSet
)
xt "91000,88500,94500,89700"
st "reset"
blo "91000,89500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*59 (CptPort
uid 14397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,82625,90000,83375"
)
tg (CPTG
uid 14399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14400,0
va (VaSet
)
xt "91000,82500,94200,83700"
st "data"
blo "91000,83500"
)
)
thePort (LogicalPort
decl (Decl
n "data"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*60 (CptPort
uid 14401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,78625,90000,79375"
)
tg (CPTG
uid 14403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14404,0
va (VaSet
)
xt "91000,78500,101500,79700"
st "calculate_shift_n"
blo "91000,79500"
)
)
thePort (LogicalPort
decl (Decl
n "calculate_shift_n"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*61 (CptPort
uid 14405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,76625,90000,77375"
)
tg (CPTG
uid 14407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14408,0
va (VaSet
)
xt "91000,76500,93400,77700"
st "init"
blo "91000,77500"
)
)
thePort (LogicalPort
decl (Decl
n "init"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*62 (CptPort
uid 14409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,80625,90000,81375"
)
tg (CPTG
uid 14411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14412,0
va (VaSet
)
xt "91000,80500,95500,81700"
st "enable"
blo "91000,81500"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*63 (CptPort
uid 14413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,82625,106750,83375"
)
tg (CPTG
uid 14415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14416,0
va (VaSet
)
xt "100700,82500,105000,83700"
st "crcReg"
ju 2
blo "105000,83500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "crcReg"
t "std_ulogic_vector"
b "(polynomBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*64 (CptPort
uid 14417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,76625,106750,77375"
)
tg (CPTG
uid 14419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14420,0
va (VaSet
)
xt "102900,76500,105000,77700"
st "crc"
ju 2
blo "105000,77500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "crc"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*65 (CptPort
uid 14421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,78625,106750,79375"
)
tg (CPTG
uid 14423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14424,0
va (VaSet
)
xt "101300,78500,105000,79700"
st "crcOk"
ju 2
blo "105000,79500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "crcOk"
t "std_ulogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 14426,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "90000,73000,106000,91000"
)
oxt "41000,10000,57000,28000"
ttg (MlTextGroup
uid 14427,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 14428,0
va (VaSet
font "Arial,8,1"
)
xt "90200,91000,93800,92000"
st "Ethernet"
blo "90200,91800"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 14429,0
va (VaSet
font "Arial,8,1"
)
xt "90200,92000,92500,93000"
st "crc32"
blo "90200,92800"
tm "CptNameMgr"
)
*68 (Text
uid 14430,0
va (VaSet
font "Arial,8,1"
)
xt "90200,93000,92300,94000"
st "I_crc"
blo "90200,93800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14431,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14432,0
text (MLText
uid 14433,0
va (VaSet
font "Courier New,8,0"
)
xt "90000,95200,116000,96800"
st "polynomBitNb = crcPolynomBitNb    ( positive )  
dataBitNb    = crcDataBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "polynomBitNb"
type "positive"
value "crcPolynomBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "crcDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 14434,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,89250,91750,90750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*69 (SaComponent
uid 14465,0
optionalChildren [
*70 (CptPort
uid 14441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,74625,50000,75375"
)
tg (CPTG
uid 14443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14444,0
va (VaSet
)
xt "51000,74400,54400,75600"
st "clock"
blo "51000,75400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*71 (CptPort
uid 14445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,76625,50000,77375"
)
tg (CPTG
uid 14447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14448,0
va (VaSet
)
xt "51000,76400,54300,77600"
st "reset"
blo "51000,77400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*72 (CptPort
uid 14449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,70625,50000,71375"
)
tg (CPTG
uid 14451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14452,0
va (VaSet
)
xt "51000,70400,58000,71600"
st "clearErrors"
blo "51000,71400"
)
)
thePort (LogicalPort
decl (Decl
n "clearErrors"
t "std_ulogic"
o 3
suid 6,0
)
)
)
*73 (CptPort
uid 14453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,68625,50000,69375"
)
tg (CPTG
uid 14455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14456,0
va (VaSet
)
xt "51000,68400,56300,69600"
st "loadError"
blo "51000,69400"
)
)
thePort (LogicalPort
decl (Decl
n "loadError"
t "std_ulogic"
o 4
suid 12,0
)
)
)
*74 (CptPort
uid 14457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,66625,66750,67375"
)
tg (CPTG
uid 14459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14460,0
va (VaSet
)
xt "59300,66400,65000,67600"
st "errorCode"
ju 2
blo "65000,67400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "errorCode"
t "std_ulogic_vector"
b "(errorBitNb-1 DOWNTO 0)"
o 5
suid 13,0
)
)
)
*75 (CptPort
uid 14461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,66625,50000,67375"
)
tg (CPTG
uid 14463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14464,0
va (VaSet
)
xt "51000,66400,56400,67600"
st "loadCode"
blo "51000,67400"
)
)
thePort (LogicalPort
decl (Decl
n "loadCode"
t "std_ulogic_vector"
b "(errorBitNb-1 DOWNTO 0)"
o 6
suid 14,0
)
)
)
]
shape (Rectangle
uid 14466,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,63000,66000,79000"
)
oxt "3000,-6000,19000,10000"
ttg (MlTextGroup
uid 14467,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 14468,0
va (VaSet
font "Verdana,12,0"
)
xt "50350,78600,56650,80000"
st "Ethernet"
blo "50350,79800"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 14469,0
va (VaSet
font "Verdana,12,0"
)
xt "50350,80000,63450,81400"
st "miiRxErrorRegister"
blo "50350,81200"
tm "CptNameMgr"
)
*78 (Text
uid 14470,0
va (VaSet
font "Verdana,12,0"
)
xt "50350,81400,56250,82800"
st "I_errors"
blo "50350,82600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14471,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14472,0
text (MLText
uid 14473,0
va (VaSet
)
xt "50000,83000,71700,84200"
st "errorBitNb = errorBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "errorBitNb"
type "positive"
value "errorBitNb"
)
]
)
viewicon (ZoomableIcon
uid 14474,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,77250,51750,78750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*79 (Net
uid 14569,0
decl (Decl
n "loadError"
t "std_ulogic"
o 26
suid 163,0
)
declText (MLText
uid 14570,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,32200,12500,33000"
st "SIGNAL loadError        : std_ulogic
"
)
)
*80 (Net
uid 14577,0
decl (Decl
n "errorCode1"
t "std_ulogic_vector"
b "(errorBitNb -1 DOWNTO 0)"
o 20
suid 164,0
)
declText (MLText
uid 14578,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,27400,28500,28200"
st "SIGNAL errorCode1       : std_ulogic_vector(errorBitNb -1 DOWNTO 0)
"
)
)
*81 (Net
uid 14669,0
decl (Decl
n "ramFull"
t "std_ulogic"
o 29
suid 165,0
)
declText (MLText
uid 14670,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,34600,12500,35400"
st "SIGNAL ramFull          : std_ulogic
"
)
)
*82 (SaComponent
uid 14727,0
optionalChildren [
*83 (CptPort
uid 14679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,52625,154000,53375"
)
tg (CPTG
uid 14681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14682,0
va (VaSet
)
xt "155000,52500,159100,53700"
st "clockA"
blo "155000,53500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "clockA"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*84 (CptPort
uid 14683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,50625,154000,51375"
)
tg (CPTG
uid 14685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14686,0
va (VaSet
)
xt "155000,50500,157800,51700"
st "enA"
blo "155000,51500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "enA"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*85 (CptPort
uid 14687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,46625,154000,47375"
)
tg (CPTG
uid 14689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14690,0
va (VaSet
)
xt "155000,46500,160200,47700"
st "writeEnA"
blo "155000,47500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "writeEnA"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*86 (CptPort
uid 14691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,40625,154000,41375"
)
tg (CPTG
uid 14693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14694,0
va (VaSet
)
xt "155000,40500,160800,41700"
st "addressA"
blo "155000,41500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*87 (CptPort
uid 14695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,44625,154000,45375"
)
tg (CPTG
uid 14697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14698,0
va (VaSet
)
xt "155000,44500,160100,45700"
st "dataInA"
blo "155000,45500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*88 (CptPort
uid 14699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14700,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,42625,154000,43375"
)
tg (CPTG
uid 14701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14702,0
va (VaSet
)
xt "155000,42500,160900,43700"
st "dataOutA"
blo "155000,43500"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 6
suid 7,0
)
)
)
*89 (CptPort
uid 14703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14704,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,52625,170750,53375"
)
tg (CPTG
uid 14705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14706,0
va (VaSet
)
xt "164900,52500,169000,53700"
st "clockB"
ju 2
blo "169000,53500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "clockB"
t "std_ulogic"
o 7
suid 8,0
)
)
)
*90 (CptPort
uid 14707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14708,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,50625,170750,51375"
)
tg (CPTG
uid 14709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14710,0
va (VaSet
)
xt "166200,50500,169000,51700"
st "enB"
ju 2
blo "169000,51500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "enB"
t "std_ulogic"
o 8
suid 10,0
)
)
)
*91 (CptPort
uid 14711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14712,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,46625,170750,47375"
)
tg (CPTG
uid 14713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14714,0
va (VaSet
)
xt "163800,46500,169000,47700"
st "writeEnB"
ju 2
blo "169000,47500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "writeEnB"
t "std_ulogic"
o 9
suid 11,0
)
)
)
*92 (CptPort
uid 14715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14716,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,40625,170750,41375"
)
tg (CPTG
uid 14717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14718,0
va (VaSet
)
xt "163200,40500,169000,41700"
st "addressB"
ju 2
blo "169000,41500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*93 (CptPort
uid 14719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14720,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,44625,170750,45375"
)
tg (CPTG
uid 14721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14722,0
va (VaSet
)
xt "163900,44500,169000,45700"
st "dataInB"
ju 2
blo "169000,45500"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*94 (CptPort
uid 14723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,42625,170750,43375"
)
tg (CPTG
uid 14725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14726,0
va (VaSet
)
xt "163100,42500,169000,43700"
st "dataOutB"
ju 2
blo "169000,43500"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 14,0
)
)
)
]
shape (Rectangle
uid 14728,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "154000,37000,170000,55000"
)
oxt "39000,11000,55000,29000"
ttg (MlTextGroup
uid 14729,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 14730,0
va (VaSet
font "Arial,8,1"
)
xt "154200,55000,157500,56000"
st "Memory"
blo "154200,55800"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 14731,0
va (VaSet
font "Arial,8,1"
)
xt "154200,56000,164200,57000"
st "bramDualportWritefirst"
blo "154200,56800"
tm "CptNameMgr"
)
*97 (Text
uid 14732,0
va (VaSet
font "Arial,8,1"
)
xt "154200,57000,156600,58000"
st "I_ram"
blo "154200,57800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14733,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14734,0
text (MLText
uid 14735,0
va (VaSet
font "Courier New,8,0"
)
xt "154000,58000,195000,60400"
st "addressBitNb = ramAddressBitNb                                  ( positive )  
dataBitNb    = ramDataBitNb                                     ( positive )  
initFile     = \"$HDS_PROJECT_DIR/../Simulation/bramInit.txt\"    ( string   )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "initFile"
type "string"
value "\"$HDS_PROJECT_DIR/../Simulation/bramInit.txt\""
)
]
)
viewicon (ZoomableIcon
uid 14736,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "154250,53250,155750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*98 (Net
uid 14751,0
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 35
suid 166,0
)
declText (MLText
uid 14752,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,39400,12500,40200"
st "SIGNAL writeEnB         : std_ulogic
"
)
)
*99 (Net
uid 14759,0
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 18
suid 167,0
)
declText (MLText
uid 14760,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,25800,12500,26600"
st "SIGNAL enB              : std_ulogic
"
)
)
*100 (HdlText
uid 14767,0
optionalChildren [
*101 (EmbeddedText
uid 14776,0
commentText (CommentText
uid 14777,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14778,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "178000,46000,194000,50000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14779,0
va (VaSet
)
xt "178200,46200,187700,49800"
st "
writeEnB <= '0';
enB <= '1';
    
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 14768,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "178000,45000,194000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14769,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 14770,0
va (VaSet
font "Arial,8,1"
)
xt "178150,51000,179850,52000"
st "eb1"
blo "178150,51800"
tm "HdlTextNameMgr"
)
*103 (Text
uid 14771,0
va (VaSet
font "Arial,8,1"
)
xt "178150,52000,178950,53000"
st "1"
blo "178150,52800"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 14772,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14773,0
text (MLText
uid 14774,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,0,55000,0"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 14775,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "178250,49250,179750,50750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*104 (HdlText
uid 14784,0
optionalChildren [
*105 (EmbeddedText
uid 14793,0
commentText (CommentText
uid 14794,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14795,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "114000,28000,130000,32000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14796,0
va (VaSet
)
xt "114200,28200,125100,31800"
st "
addressA <= std_ulogic_vector(ramWriteAddress);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 14785,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "114000,27000,130000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14786,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 14787,0
va (VaSet
font "Arial,8,1"
)
xt "114150,33000,115850,34000"
st "eb2"
blo "114150,33800"
tm "HdlTextNameMgr"
)
*107 (Text
uid 14788,0
va (VaSet
font "Arial,8,1"
)
xt "114150,34000,114950,35000"
st "2"
blo "114150,34800"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 14789,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14790,0
text (MLText
uid 14791,0
va (VaSet
font "Courier New,8,0"
)
xt "-9000,-18000,-9000,-18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 14792,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "114250,31250,115750,32750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*108 (Net
uid 14797,0
lang 11
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 11
suid 168,0
)
declText (MLText
uid 14798,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,20200,30500,21000"
st "SIGNAL addressA         : std_ulogic_vector(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*109 (HdlText
uid 14805,0
optionalChildren [
*110 (EmbeddedText
uid 14814,0
commentText (CommentText
uid 14815,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14816,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "166000,28000,182000,32000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14817,0
va (VaSet
)
xt "166200,28200,177000,31800"
st "
addressB <= std_ulogic_vector(ramAddress);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 14806,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "166000,27000,182000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14807,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 14808,0
va (VaSet
font "Arial,8,1"
)
xt "166150,33000,167850,34000"
st "eb3"
blo "166150,33800"
tm "HdlTextNameMgr"
)
*112 (Text
uid 14809,0
va (VaSet
font "Arial,8,1"
)
xt "166150,34000,166950,35000"
st "3"
blo "166150,34800"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 14810,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14811,0
text (MLText
uid 14812,0
va (VaSet
font "Courier New,8,0"
)
xt "43000,-18000,43000,-18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 14813,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "166250,31250,167750,32750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*113 (Net
uid 14818,0
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 169,0
)
declText (MLText
uid 14819,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,21000,30500,21800"
st "SIGNAL addressB         : std_ulogic_vector(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*114 (HdlText
uid 14981,0
optionalChildren [
*115 (EmbeddedText
uid 14990,0
commentText (CommentText
uid 14991,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14992,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,9000,146000,13000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14993,0
va (VaSet
)
xt "130200,9200,144300,12800"
st "
ramFull <= '1' when ramWriteAddress + 1 = baseAddressSynch
  else '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 14982,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,8000,146000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14983,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 14984,0
va (VaSet
font "Arial,8,1"
)
xt "130150,14000,131850,15000"
st "eb4"
blo "130150,14800"
tm "HdlTextNameMgr"
)
*117 (Text
uid 14985,0
va (VaSet
font "Arial,8,1"
)
xt "130150,15000,130950,16000"
st "4"
blo "130150,15800"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 14986,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14987,0
text (MLText
uid 14988,0
va (VaSet
font "Courier New,8,0"
)
xt "7000,-37000,7000,-37000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 14989,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "130250,12250,131750,13750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*118 (Net
uid 15020,0
decl (Decl
n "baseAddressSynch"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 13
suid 172,0
)
declText (MLText
uid 15021,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,21800,26000,22600"
st "SIGNAL baseAddressSynch : unsigned(ramAddressBitNb-1 DOWNTO 0)
"
)
)
*119 (Net
uid 15024,0
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 173,0
)
declText (MLText
uid 15025,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,25000,29000,25800"
st "SIGNAL dataInB          : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)
"
)
)
*120 (SaComponent
uid 15050,0
optionalChildren [
*121 (CptPort
uid 15034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,14625,154000,15375"
)
tg (CPTG
uid 15036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15037,0
va (VaSet
)
xt "155000,14400,158400,15600"
st "clock"
blo "155000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*122 (CptPort
uid 15038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,16625,154000,17375"
)
tg (CPTG
uid 15040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15041,0
va (VaSet
)
xt "155000,16400,158300,17600"
st "reset"
blo "155000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*123 (CptPort
uid 15042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15043,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,10625,154000,11375"
)
tg (CPTG
uid 15044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15045,0
va (VaSet
)
xt "155000,10400,161000,11600"
st "dataSynch"
blo "155000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataSynch"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 13,0
)
)
)
*124 (CptPort
uid 15046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15047,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,10625,170750,11375"
)
tg (CPTG
uid 15048,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15049,0
va (VaSet
)
xt "165000,10400,169000,11600"
st "dataIn"
ju 2
blo "169000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 14,0
)
)
)
]
shape (Rectangle
uid 15051,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "154000,7000,170000,19000"
)
oxt "3000,-2000,19000,10000"
ttg (MlTextGroup
uid 15052,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 15053,0
va (VaSet
font "Verdana,12,0"
)
xt "154350,18600,160650,20000"
st "Ethernet"
blo "154350,19800"
tm "BdLibraryNameMgr"
)
*126 (Text
uid 15054,0
va (VaSet
font "Verdana,12,0"
)
xt "154350,20000,165450,21400"
st "synchUnsigned"
blo "154350,21200"
tm "CptNameMgr"
)
*127 (Text
uid 15055,0
va (VaSet
font "Verdana,12,0"
)
xt "154350,21400,163750,22800"
st "I_synchAddr"
blo "154350,22600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15056,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15057,0
text (MLText
uid 15058,0
va (VaSet
)
xt "154000,23000,179200,24200"
st "dataBitNb = ramAddressBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "ramAddressBitNb"
)
]
)
viewicon (ZoomableIcon
uid 15059,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "154250,17250,155750,18750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*128 (SaComponent
uid 15072,0
optionalChildren [
*129 (CptPort
uid 15060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15061,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,90625,170750,91375"
)
tg (CPTG
uid 15062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15063,0
va (VaSet
)
xt "165700,90400,169000,91600"
st "reset"
ju 2
blo "169000,91400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 1,0
)
)
)
*130 (CptPort
uid 15064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,90625,154000,91375"
)
tg (CPTG
uid 15066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15067,0
va (VaSet
)
xt "155000,90400,160000,91600"
st "rx_clock"
blo "155000,91400"
)
)
thePort (LogicalPort
decl (Decl
n "rx_clock"
t "std_ulogic"
o 16
suid 2,0
)
)
)
*131 (CptPort
uid 15068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15069,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,86625,154000,87375"
)
tg (CPTG
uid 15070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15071,0
va (VaSet
)
xt "155000,86400,159900,87600"
st "rx_reset"
blo "155000,87400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_reset"
t "std_ulogic"
o 11
suid 3,0
)
)
)
]
shape (Rectangle
uid 15073,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "154000,83000,170000,93000"
)
oxt "36000,26000,52000,36000"
ttg (MlTextGroup
uid 15074,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 15075,0
va (VaSet
font "Verdana,12,0"
)
xt "154450,92600,160750,94000"
st "Ethernet"
blo "154450,93800"
tm "BdLibraryNameMgr"
)
*133 (Text
uid 15076,0
va (VaSet
font "Verdana,12,0"
)
xt "154450,94000,165550,95400"
st "mii_resetSynch"
blo "154450,95200"
tm "CptNameMgr"
)
*134 (Text
uid 15077,0
va (VaSet
font "Verdana,12,0"
)
xt "154450,95400,162950,96800"
st "I_synchRst"
blo "154450,96600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15078,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15079,0
text (MLText
uid 15080,0
va (VaSet
)
xt "154000,97000,154000,97000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 15081,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "154250,91250,155750,92750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*135 (SaComponent
uid 15332,0
optionalChildren [
*136 (CptPort
uid 15268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,14625,66750,15375"
)
tg (CPTG
uid 15270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15271,0
va (VaSet
)
xt "57500,14400,65000,15600"
st "incrAddress"
ju 2
blo "65000,15400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "incrAddress"
t "std_ulogic"
o 13
suid 7,0
)
)
)
*137 (CptPort
uid 15272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,28625,50000,29375"
)
tg (CPTG
uid 15274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15275,0
va (VaSet
)
xt "51000,28400,54400,29600"
st "clock"
blo "51000,29400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*138 (CptPort
uid 15276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,6625,50000,7375"
)
tg (CPTG
uid 15278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15279,0
va (VaSet
)
xt "51000,6400,55500,7600"
st "rx_data"
blo "51000,7400"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(miiDataBitNb -1 DOWNTO 0)"
o 5
suid 9,0
)
)
)
*139 (CptPort
uid 15280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,8625,50000,9375"
)
tg (CPTG
uid 15282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15283,0
va (VaSet
)
xt "51000,8400,58800,9600"
st "rx_dataValid"
blo "51000,9400"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dataValid"
t "std_ulogic"
o 6
suid 10,0
)
)
)
*140 (CptPort
uid 15284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,10625,50000,11375"
)
tg (CPTG
uid 15286,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15287,0
va (VaSet
)
xt "51000,10400,55700,11600"
st "rx_error"
blo "51000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "rx_error"
t "std_ulogic"
o 7
suid 11,0
)
)
)
*141 (CptPort
uid 15288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,30625,50000,31375"
)
tg (CPTG
uid 15290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15291,0
va (VaSet
)
xt "51000,30400,54300,31600"
st "reset"
blo "51000,31400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 12,0
)
)
)
*142 (CptPort
uid 15292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,8625,66750,9375"
)
tg (CPTG
uid 15294,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15295,0
va (VaSet
)
xt "56900,8400,65000,9600"
st "startOfFrame"
ju 2
blo "65000,9400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "startOfFrame"
t "std_ulogic"
o 15
suid 13,0
)
)
)
*143 (CptPort
uid 15296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,10625,66750,11375"
)
tg (CPTG
uid 15298,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15299,0
va (VaSet
)
xt "60000,10400,65000,11600"
st "frameOk"
ju 2
blo "65000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frameOk"
t "std_ulogic"
o 12
suid 15,0
)
)
)
*144 (CptPort
uid 15300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,18625,66750,19375"
)
tg (CPTG
uid 15302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15303,0
va (VaSet
)
xt "60900,18400,65000,19600"
st "crcInit"
ju 2
blo "65000,19400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "crcInit"
t "std_ulogic"
o 9
suid 16,0
)
)
)
*145 (CptPort
uid 15304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,20625,66750,21375"
)
tg (CPTG
uid 15306,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15307,0
va (VaSet
)
xt "57200,20400,65000,21600"
st "crcCalculate"
ju 2
blo "65000,21400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "crcCalculate"
t "std_ulogic"
o 8
suid 18,0
)
)
)
*146 (CptPort
uid 15308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15309,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,22625,66750,23375"
)
tg (CPTG
uid 15310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15311,0
va (VaSet
)
xt "61200,22400,65000,23600"
st "crcOk"
ju 2
blo "65000,23400"
)
)
thePort (LogicalPort
decl (Decl
n "crcOk"
t "std_ulogic"
o 2
suid 19,0
)
)
)
*147 (CptPort
uid 15312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,12625,66750,13375"
)
tg (CPTG
uid 15314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15315,0
va (VaSet
)
xt "58300,12400,65000,13600"
st "frameError"
ju 2
blo "65000,13400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frameError"
t "std_ulogic"
o 11
suid 20,0
)
)
)
*148 (CptPort
uid 15316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,28625,66750,29375"
)
tg (CPTG
uid 15318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15319,0
va (VaSet
)
xt "59700,28400,65000,29600"
st "loadError"
ju 2
blo "65000,29400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "loadError"
t "std_ulogic"
o 14
suid 21,0
)
)
)
*149 (CptPort
uid 15320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,26625,66750,27375"
)
tg (CPTG
uid 15322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15323,0
va (VaSet
)
xt "59300,26400,65000,27600"
st "errorCode"
ju 2
blo "65000,27400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "errorCode"
t "std_ulogic_vector"
b "(errorBitNb -1 DOWNTO 0)"
o 10
suid 22,0
)
)
)
*150 (CptPort
uid 15324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,14625,50000,15375"
)
tg (CPTG
uid 15326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15327,0
va (VaSet
)
xt "51000,14400,55400,15600"
st "ramFull"
blo "51000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "ramFull"
t "std_ulogic"
o 3
suid 23,0
)
)
)
*151 (CptPort
uid 15328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,6625,66750,7375"
)
tg (CPTG
uid 15330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15331,0
va (VaSet
)
xt "59600,6400,65000,7600"
st "initFrame"
ju 2
blo "65000,7400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "initFrame"
t "std_ulogic"
o 16
suid 24,0
)
)
)
]
shape (Rectangle
uid 15333,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,3000,66000,33000"
)
oxt "32000,5000,48000,35000"
ttg (MlTextGroup
uid 15334,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
uid 15335,0
va (VaSet
font "Verdana,12,0"
)
xt "50200,32600,56500,34000"
st "Ethernet"
blo "50200,33800"
tm "BdLibraryNameMgr"
)
*153 (Text
uid 15336,0
va (VaSet
font "Verdana,12,0"
)
xt "50200,34000,61200,35400"
st "miiRxController"
blo "50200,35200"
tm "CptNameMgr"
)
*154 (Text
uid 15337,0
va (VaSet
font "Verdana,12,0"
)
xt "50200,35400,53700,36800"
st "I_ctl"
blo "50200,36600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15338,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15339,0
text (MLText
uid 15340,0
va (VaSet
)
xt "50000,37000,74700,39400"
st "miiDataBitNb = miiDataBitNb    ( positive )  
errorBitNb   = errorBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "miiDataBitNb"
)
(GiElement
name "errorBitNb"
type "positive"
value "errorBitNb"
)
]
)
viewicon (ZoomableIcon
uid 15341,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,31250,51750,32750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*155 (Net
uid 15350,0
decl (Decl
n "initFrame"
t "std_ulogic"
o 25
suid 175,0
)
declText (MLText
uid 15351,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,31400,12500,32200"
st "SIGNAL initFrame        : std_ulogic
"
)
)
*156 (CommentGraphic
uid 15605,0
shape (PolyLine2D
pts [
"162000,1000"
"162000,99000"
]
uid 15606,0
layer 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "162000,1000,162000,99000"
)
)
*157 (CommentText
uid 15607,0
shape (Rectangle
uid 15608,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "163000,1000,175000,3000"
)
oxt "0,0,15000,5000"
text (MLText
uid 15609,0
va (VaSet
fg "0,0,32768"
)
xt "163200,1200,173900,2400"
st "
Main clock domain

"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
)
*158 (CommentText
uid 15610,0
shape (Rectangle
uid 15611,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "149000,1000,161100,3000"
)
oxt "0,0,15000,5000"
text (MLText
uid 15612,0
va (VaSet
fg "0,0,32768"
)
xt "149200,1200,158800,2400"
st "
Rx clock domain

"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12100
)
)
*159 (Net
uid 15613,0
decl (Decl
n "startOfFrame_int"
t "std_ulogic"
o 34
suid 176,0
)
declText (MLText
uid 15614,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,38600,12500,39400"
st "SIGNAL startOfFrame_int : std_ulogic
"
)
)
*160 (SaComponent
uid 15709,0
optionalChildren [
*161 (CptPort
uid 15685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15686,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,70625,170750,71375"
)
tg (CPTG
uid 15687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15688,0
va (VaSet
)
xt "161800,70400,169000,71600"
st "clockSynch"
ju 2
blo "169000,71400"
)
)
thePort (LogicalPort
decl (Decl
n "clockSynch"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*162 (CptPort
uid 15689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15690,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,72625,170750,73375"
)
tg (CPTG
uid 15691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15692,0
va (VaSet
)
xt "161900,72400,169000,73600"
st "resetSynch"
ju 2
blo "169000,73400"
)
)
thePort (LogicalPort
decl (Decl
n "resetSynch"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*163 (CptPort
uid 15693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "170000,66625,170750,67375"
)
tg (CPTG
uid 15695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15696,0
va (VaSet
)
xt "163000,66400,169000,67600"
st "dataSynch"
ju 2
blo "169000,67400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataSynch"
t "std_ulogic"
o 3
suid 13,0
)
)
)
*164 (CptPort
uid 15697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,66625,154000,67375"
)
tg (CPTG
uid 15699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15700,0
va (VaSet
)
xt "155000,66400,159000,67600"
st "dataIn"
blo "155000,67400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic"
o 4
suid 14,0
)
)
)
*165 (CptPort
uid 15701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,70625,154000,71375"
)
tg (CPTG
uid 15703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15704,0
va (VaSet
)
xt "155000,70400,158400,71600"
st "clock"
blo "155000,71400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 15,0
)
)
)
*166 (CptPort
uid 15705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,72625,154000,73375"
)
tg (CPTG
uid 15707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15708,0
va (VaSet
)
xt "155000,72400,158300,73600"
st "reset"
blo "155000,73400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 16,0
)
)
)
]
shape (Rectangle
uid 15710,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "154000,63000,170000,75000"
)
oxt "3000,-2000,19000,10000"
ttg (MlTextGroup
uid 15711,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*167 (Text
uid 15712,0
va (VaSet
font "Verdana,12,0"
)
xt "154350,74600,160650,76000"
st "Ethernet"
blo "154350,75800"
tm "BdLibraryNameMgr"
)
*168 (Text
uid 15713,0
va (VaSet
font "Verdana,12,0"
)
xt "154350,76000,166150,77400"
st "synchLogicPulse"
blo "154350,77200"
tm "CptNameMgr"
)
*169 (Text
uid 15714,0
va (VaSet
font "Verdana,12,0"
)
xt "154350,77400,162850,78800"
st "I_synchSof"
blo "154350,78600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15715,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15716,0
text (MLText
uid 15717,0
va (VaSet
)
xt "154000,79000,154000,79000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 15718,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "154250,73250,155750,74750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*170 (SaComponent
uid 16277,0
optionalChildren [
*171 (CptPort
uid 16237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,44625,106750,45375"
)
tg (CPTG
uid 16239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16240,0
va (VaSet
)
xt "99500,44400,105000,45600"
st "writeData"
ju 2
blo "105000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "writeData"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*172 (CptPort
uid 16241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,60625,90000,61375"
)
tg (CPTG
uid 16243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16244,0
va (VaSet
)
xt "91000,60400,94400,61600"
st "clock"
blo "91000,61400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*173 (CptPort
uid 16245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,62625,90000,63375"
)
tg (CPTG
uid 16247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16248,0
va (VaSet
)
xt "91000,62400,94300,63600"
st "reset"
blo "91000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*174 (CptPort
uid 16249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,52625,90000,53375"
)
tg (CPTG
uid 16251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16252,0
va (VaSet
)
xt "91000,52400,96400,53600"
st "initFrame"
blo "91000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "initFrame"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*175 (CptPort
uid 16253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,44625,90000,45375"
)
tg (CPTG
uid 16255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16256,0
va (VaSet
)
xt "91000,44400,95600,45600"
st "miiData"
blo "91000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "miiData"
t "std_ulogic_vector"
b "(miiByteBitNb-1 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*176 (CptPort
uid 16257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,48625,90000,49375"
)
tg (CPTG
uid 16259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16260,0
va (VaSet
)
xt "91000,48400,98600,49600"
st "frameLength"
blo "91000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "frameLength"
t "unsigned"
b "(ramDataBitNb-1-1 DOWNTO 0)"
o 6
suid 8,0
)
)
)
*177 (CptPort
uid 16261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,56625,90000,57375"
)
tg (CPTG
uid 16263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16264,0
va (VaSet
)
xt "91000,56400,97700,57600"
st "frameError"
blo "91000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "frameError"
t "std_ulogic"
o 7
suid 10,0
)
)
)
*178 (CptPort
uid 16265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,46625,90000,47375"
)
tg (CPTG
uid 16267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16268,0
va (VaSet
)
xt "91000,46400,95200,47600"
st "dataEn"
blo "91000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "dataEn"
t "std_ulogic"
o 8
suid 11,0
)
)
)
*179 (CptPort
uid 16269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,54625,90000,55375"
)
tg (CPTG
uid 16271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16272,0
va (VaSet
)
xt "91000,54400,96000,55600"
st "frameOk"
blo "91000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "frameOk"
t "std_ulogic"
o 9
suid 12,0
)
)
)
*180 (CptPort
uid 16273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,50625,90000,51375"
)
tg (CPTG
uid 16275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16276,0
va (VaSet
)
xt "91000,50400,96700,51600"
st "errorCode"
blo "91000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "errorCode"
t "std_ulogic_vector"
b "(errorBitNb-1 DOWNTO 0)"
o 10
suid 13,0
)
)
)
]
shape (Rectangle
uid 16278,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "90000,41000,106000,65000"
)
oxt "3000,-14000,19000,10000"
ttg (MlTextGroup
uid 16279,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 16280,0
va (VaSet
font "Verdana,12,0"
)
xt "90350,64600,96650,66000"
st "Ethernet"
blo "90350,65800"
tm "BdLibraryNameMgr"
)
*182 (Text
uid 16281,0
va (VaSet
font "Verdana,12,0"
)
xt "90350,66000,102550,67400"
st "miiRxDataConcat"
blo "90350,67200"
tm "CptNameMgr"
)
*183 (Text
uid 16282,0
va (VaSet
font "Verdana,12,0"
)
xt "90350,67400,95350,68800"
st "I_data"
blo "90350,68600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16283,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16284,0
text (MLText
uid 16285,0
va (VaSet
)
xt "90000,69000,115500,72600"
st "ramDataBitNb = ramDataBitNb    ( positive )  
miiByteBitNb = miiByteBitNb    ( positive )  
errorBitNb   = errorBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "miiByteBitNb"
type "positive"
value "miiByteBitNb"
)
(GiElement
name "errorBitNb"
type "positive"
value "errorBitNb"
)
]
)
viewicon (ZoomableIcon
uid 16286,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,63250,91750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*184 (SaComponent
uid 16331,0
optionalChildren [
*185 (CptPort
uid 16287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,10625,90000,11375"
)
tg (CPTG
uid 16289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16290,0
va (VaSet
)
xt "91000,10400,96000,11600"
st "frameOk"
blo "91000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "frameOk"
t "std_ulogic"
o 14
suid 1,0
)
)
)
*186 (CptPort
uid 16291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,14625,90000,15375"
)
tg (CPTG
uid 16293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16294,0
va (VaSet
)
xt "91000,14400,98500,15600"
st "incrAddress"
blo "91000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "incrAddress"
t "std_ulogic"
o 8
suid 2,0
)
)
)
*187 (CptPort
uid 16295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,6625,106750,7375"
)
tg (CPTG
uid 16297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16298,0
va (VaSet
)
xt "97000,6400,105000,7600"
st "writeAddress"
ju 2
blo "105000,7400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "writeAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 13
suid 3,0
)
)
)
*188 (CptPort
uid 16299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,20625,90000,21375"
)
tg (CPTG
uid 16301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16302,0
va (VaSet
)
xt "91000,20400,94400,21600"
st "clock"
blo "91000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 16
suid 4,0
)
)
)
*189 (CptPort
uid 16303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,22625,90000,23375"
)
tg (CPTG
uid 16305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16306,0
va (VaSet
)
xt "91000,22400,94300,23600"
st "reset"
blo "91000,23400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 11
suid 5,0
)
)
)
*190 (CptPort
uid 16307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,6625,90000,7375"
)
tg (CPTG
uid 16309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16310,0
va (VaSet
)
xt "91000,6400,96400,7600"
st "initFrame"
blo "91000,7400"
)
)
thePort (LogicalPort
decl (Decl
n "initFrame"
t "std_ulogic"
o 17
suid 6,0
)
)
)
*191 (CptPort
uid 16311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,8625,106750,9375"
)
tg (CPTG
uid 16313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16314,0
va (VaSet
)
xt "100600,8400,105000,9600"
st "writeEn"
ju 2
blo "105000,9400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "writeEn"
t "std_ulogic"
o 7
suid 8,0
)
)
)
*192 (CptPort
uid 16315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,10625,106750,11375"
)
tg (CPTG
uid 16317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16318,0
va (VaSet
)
xt "97700,10400,105000,11600"
st "framelength"
ju 2
blo "105000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "framelength"
t "unsigned"
b "(ramDataBitNb-1-1 DOWNTO 0)"
o 8
suid 9,0
)
)
)
*193 (CptPort
uid 16319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,12625,90000,13375"
)
tg (CPTG
uid 16321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16322,0
va (VaSet
)
xt "91000,12400,97700,13600"
st "frameError"
blo "91000,13400"
)
)
thePort (LogicalPort
decl (Decl
n "frameError"
t "std_ulogic"
o 9
suid 10,0
)
)
)
*194 (CptPort
uid 16323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,8625,90000,9375"
)
tg (CPTG
uid 16325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16326,0
va (VaSet
)
xt "91000,8400,99100,9600"
st "startOfFrame"
blo "91000,9400"
)
)
thePort (LogicalPort
decl (Decl
n "startOfFrame"
t "std_ulogic"
o 10
suid 11,0
)
)
)
*195 (CptPort
uid 16327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,16625,90000,17375"
)
tg (CPTG
uid 16329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16330,0
va (VaSet
)
xt "91000,16400,95200,17600"
st "byteEn"
blo "91000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "byteEn"
t "std_ulogic"
o 11
suid 13,0
)
)
)
]
shape (Rectangle
uid 16332,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "90000,3000,106000,25000"
)
oxt "3000,-8000,19000,14000"
ttg (MlTextGroup
uid 16333,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
uid 16334,0
va (VaSet
font "Verdana,12,0"
)
xt "90350,24600,96650,26000"
st "Ethernet"
blo "90350,25800"
tm "BdLibraryNameMgr"
)
*197 (Text
uid 16335,0
va (VaSet
font "Verdana,12,0"
)
xt "90350,26000,103650,27400"
st "miiRxWriteCounter"
blo "90350,27200"
tm "CptNameMgr"
)
*198 (Text
uid 16336,0
va (VaSet
font "Verdana,12,0"
)
xt "90350,27400,94350,28800"
st "I_cnt"
blo "90350,28600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16337,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16338,0
text (MLText
uid 16339,0
va (VaSet
)
xt "90000,29000,119100,31400"
st "ramAddressBitNb = ramAddressBitNb    ( positive )  
ramDataBitNb    = ramDataBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 16340,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,23250,91750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*199 (Wire
uid 85,0
optionalChildren [
*200 (BdJunction
uid 13718,0
ps "OnConnectorStrategy"
shape (Circle
uid 13719,0
va (VaSet
vasetType 1
)
xt "39600,6600,40400,7400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,7000,49250,7000"
pts [
"34000,7000"
"49250,7000"
]
)
start &1
end &138
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
)
xt "34000,5800,38900,7000"
st "rx_data"
blo "34000,6800"
tm "WireNameMgr"
)
)
on &2
)
*201 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "34000,11000,49250,11000"
pts [
"34000,11000"
"49250,11000"
]
)
start &3
end &140
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
)
xt "34000,9800,39000,11000"
st "rx_error"
blo "34000,10800"
tm "WireNameMgr"
)
)
on &4
)
*202 (Wire
uid 230,0
shape (OrthoPolyLine
uid 231,0
va (VaSet
vasetType 3
)
xt "170750,91000,174000,91000"
pts [
"174000,91000"
"170750,91000"
]
)
end &129
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235,0
va (VaSet
)
xt "172000,90000,174100,91000"
st "reset"
blo "172000,90800"
tm "WireNameMgr"
)
)
on &16
)
*203 (Wire
uid 1586,0
shape (OrthoPolyLine
uid 1587,0
va (VaSet
vasetType 3
)
xt "170750,71000,178000,71000"
pts [
"178000,71000"
"170750,71000"
]
)
start &17
end &161
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1591,0
va (VaSet
)
xt "175000,69800,178400,71000"
st "clock"
blo "175000,70800"
tm "WireNameMgr"
)
)
on &18
)
*204 (Wire
uid 11774,0
shape (OrthoPolyLine
uid 11775,0
va (VaSet
vasetType 3
)
xt "34000,9000,49250,9000"
pts [
"34000,9000"
"49250,9000"
]
)
start &19
end &139
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11779,0
va (VaSet
)
xt "33000,7800,41300,9000"
st "rx_dataValid"
blo "33000,8800"
tm "WireNameMgr"
)
)
on &20
)
*205 (Wire
uid 12652,0
shape (OrthoPolyLine
uid 12653,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "174000,23000,194000,27000"
pts [
"194000,23000"
"174000,23000"
"174000,27000"
]
)
start &21
end &109
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12657,0
va (VaSet
)
xt "188000,21800,196000,23000"
st "ramAddress"
blo "188000,22800"
tm "WireNameMgr"
)
)
on &22
)
*206 (Wire
uid 12666,0
shape (OrthoPolyLine
uid 12667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "170750,11000,194000,11000"
pts [
"194000,11000"
"170750,11000"
]
)
start &23
end &124
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12671,0
va (VaSet
)
xt "182000,9800,193800,11000"
st "frameBaseAddress"
blo "182000,10800"
tm "WireNameMgr"
)
)
on &24
)
*207 (Wire
uid 12680,0
shape (OrthoPolyLine
uid 12681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "170750,43000,194000,43000"
pts [
"170750,43000"
"194000,43000"
]
)
start &94
end &25
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12685,0
va (VaSet
)
xt "190000,41800,195500,43000"
st "ramData"
blo "190000,42800"
tm "WireNameMgr"
)
)
on &26
)
*208 (Wire
uid 12694,0
shape (OrthoPolyLine
uid 12695,0
va (VaSet
vasetType 3
)
xt "146000,91000,153250,91000"
pts [
"146000,91000"
"153250,91000"
]
)
start &27
end &130
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12699,0
va (VaSet
)
xt "146000,89800,151100,91000"
st "rx_clock"
blo "146000,90800"
tm "WireNameMgr"
)
)
on &28
)
*209 (Wire
uid 12708,0
shape (OrthoPolyLine
uid 12709,0
va (VaSet
vasetType 3
)
xt "170750,67000,178000,67000"
pts [
"170750,67000"
"178000,67000"
]
)
start &163
end &29
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12713,0
va (VaSet
)
xt "171000,65800,179700,67000"
st "startOfFrame"
blo "171000,66800"
tm "WireNameMgr"
)
)
on &30
)
*210 (Wire
uid 12801,0
shape (OrthoPolyLine
uid 12802,0
va (VaSet
vasetType 3
)
xt "146000,87000,153250,87000"
pts [
"153250,87000"
"146000,87000"
]
)
start &131
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12808,0
va (VaSet
)
xt "146000,85800,150900,87000"
st "rx_reset"
blo "146000,86800"
tm "WireNameMgr"
)
)
on &31
)
*211 (Wire
uid 12863,0
shape (OrthoPolyLine
uid 12864,0
va (VaSet
vasetType 3
)
xt "170750,73000,178000,73000"
pts [
"178000,73000"
"170750,73000"
]
)
start &32
end &162
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12868,0
va (VaSet
)
xt "175000,71800,178500,73000"
st "reset"
blo "175000,72800"
tm "WireNameMgr"
)
)
on &16
)
*212 (Wire
uid 12879,0
shape (OrthoPolyLine
uid 12880,0
va (VaSet
vasetType 3
)
xt "46000,29000,49250,29000"
pts [
"46000,29000"
"49250,29000"
]
)
end &137
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12886,0
va (VaSet
)
xt "44000,27800,49100,29000"
st "rx_clock"
blo "44000,28800"
tm "WireNameMgr"
)
)
on &28
)
*213 (Wire
uid 12887,0
shape (OrthoPolyLine
uid 12888,0
va (VaSet
vasetType 3
)
xt "46000,31000,49250,31000"
pts [
"49250,31000"
"46000,31000"
]
)
start &141
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12894,0
va (VaSet
)
xt "44000,29800,48900,31000"
st "rx_reset"
blo "44000,30800"
tm "WireNameMgr"
)
)
on &31
)
*214 (Wire
uid 12895,0
shape (OrthoPolyLine
uid 12896,0
va (VaSet
vasetType 3
)
xt "66750,15000,89250,15000"
pts [
"66750,15000"
"89250,15000"
]
)
start &136
end &186
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12902,0
va (VaSet
)
xt "69000,13800,76500,15000"
st "incrAddress"
blo "69000,14800"
tm "WireNameMgr"
)
)
on &33
)
*215 (Wire
uid 13031,0
shape (OrthoPolyLine
uid 13032,0
va (VaSet
vasetType 3
)
xt "86000,21000,89250,21000"
pts [
"86000,21000"
"89250,21000"
]
)
end &188
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13038,0
va (VaSet
)
xt "84000,19800,89100,21000"
st "rx_clock"
blo "84000,20800"
tm "WireNameMgr"
)
)
on &28
)
*216 (Wire
uid 13039,0
shape (OrthoPolyLine
uid 13040,0
va (VaSet
vasetType 3
)
xt "86000,23000,89250,23000"
pts [
"89250,23000"
"86000,23000"
]
)
start &189
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13046,0
va (VaSet
)
xt "84000,21800,88900,23000"
st "rx_reset"
blo "84000,22800"
tm "WireNameMgr"
)
)
on &31
)
*217 (Wire
uid 13047,0
optionalChildren [
*218 (BdJunction
uid 15016,0
ps "OnConnectorStrategy"
shape (Circle
uid 15017,0
va (VaSet
vasetType 1
)
xt "121600,10600,122400,11400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,7000,122000,27000"
pts [
"106750,7000"
"122000,7000"
"122000,27000"
]
)
start &187
end &104
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13054,0
va (VaSet
)
xt "108750,5800,118850,7000"
st "ramWriteAddress"
blo "108750,6800"
tm "WireNameMgr"
)
)
on &34
)
*219 (Wire
uid 13297,0
shape (OrthoPolyLine
uid 13298,0
va (VaSet
vasetType 3
)
xt "86000,63000,89250,63000"
pts [
"89250,63000"
"86000,63000"
]
)
start &173
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13304,0
va (VaSet
)
xt "84000,61800,88900,63000"
st "rx_reset"
blo "84000,62800"
tm "WireNameMgr"
)
)
on &31
)
*220 (Wire
uid 13305,0
shape (OrthoPolyLine
uid 13306,0
va (VaSet
vasetType 3
)
xt "86000,61000,89250,61000"
pts [
"86000,61000"
"89250,61000"
]
)
end &172
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13312,0
va (VaSet
)
xt "84000,59800,89100,61000"
st "rx_clock"
blo "84000,60800"
tm "WireNameMgr"
)
)
on &28
)
*221 (Wire
uid 13313,0
shape (OrthoPolyLine
uid 13314,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,45000,153250,45000"
pts [
"106750,45000"
"153250,45000"
]
)
start &171
end &87
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13320,0
va (VaSet
)
xt "108000,43800,116300,45000"
st "ramWriteData"
blo "108000,44800"
tm "WireNameMgr"
)
)
on &35
)
*222 (Wire
uid 13411,0
optionalChildren [
*223 (BdJunction
uid 14749,0
ps "OnConnectorStrategy"
shape (Circle
uid 14750,0
va (VaSet
vasetType 1
)
xt "111600,46600,112400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13412,0
va (VaSet
vasetType 3
)
xt "106750,9000,153250,51000"
pts [
"106750,9000"
"112000,9000"
"112000,51000"
"153250,51000"
]
)
start &191
end &84
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 13415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13416,0
va (VaSet
)
xt "108750,7800,113950,9000"
st "ramWrite"
blo "108750,8800"
tm "WireNameMgr"
)
)
on &36
)
*224 (Wire
uid 13465,0
shape (OrthoPolyLine
uid 13466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,11000,110000,49000"
pts [
"106750,11000"
"110000,11000"
"110000,27000"
"86000,27000"
"86000,49000"
"89250,49000"
]
)
start &192
end &176
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 13469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13470,0
va (VaSet
)
xt "108750,9800,116050,11000"
st "framelength"
blo "108750,10800"
tm "WireNameMgr"
)
)
on &37
)
*225 (Wire
uid 13698,0
shape (OrthoPolyLine
uid 13699,0
va (VaSet
vasetType 3
)
xt "86000,89000,89250,89000"
pts [
"89250,89000"
"86000,89000"
]
)
start &58
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13705,0
va (VaSet
)
xt "84000,87800,88900,89000"
st "rx_reset"
blo "84000,88800"
tm "WireNameMgr"
)
)
on &31
)
*226 (Wire
uid 13706,0
shape (OrthoPolyLine
uid 13707,0
va (VaSet
vasetType 3
)
xt "86000,87000,89250,87000"
pts [
"86000,87000"
"89250,87000"
]
)
end &57
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13713,0
va (VaSet
)
xt "84000,85800,89100,87000"
st "rx_clock"
blo "84000,86800"
tm "WireNameMgr"
)
)
on &28
)
*227 (Wire
uid 13714,0
shape (OrthoPolyLine
uid 13715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,7000,49250,45000"
pts [
"40000,7000"
"40000,45000"
"49250,45000"
]
)
start &200
end &46
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13717,0
va (VaSet
)
xt "43250,43800,48150,45000"
st "rx_data"
blo "43250,44800"
tm "WireNameMgr"
)
)
on &2
)
*228 (Wire
uid 13832,0
shape (OrthoPolyLine
uid 13833,0
va (VaSet
vasetType 3
)
xt "66750,19000,89250,77000"
pts [
"66750,19000"
"75000,19000"
"75000,77000"
"89250,77000"
]
)
start &144
end &61
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 13834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13835,0
va (VaSet
)
xt "68750,17800,72850,19000"
st "crcInit"
blo "68750,18800"
tm "WireNameMgr"
)
)
on &38
)
*229 (Wire
uid 13844,0
shape (OrthoPolyLine
uid 13845,0
va (VaSet
vasetType 3
)
xt "66750,21000,89250,79000"
pts [
"66750,21000"
"74000,21000"
"74000,79000"
"89250,79000"
]
)
start &145
end &60
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 13846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13847,0
va (VaSet
)
xt "68750,19800,76550,21000"
st "crcCalculate"
blo "68750,20800"
tm "WireNameMgr"
)
)
on &39
)
*230 (Wire
uid 13850,0
shape (OrthoPolyLine
uid 13851,0
va (VaSet
vasetType 3
)
xt "66750,23000,110000,79000"
pts [
"106750,79000"
"110000,79000"
"110000,69000"
"76000,69000"
"76000,23000"
"66750,23000"
]
)
start &65
end &146
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13853,0
va (VaSet
)
xt "107000,77800,110800,79000"
st "crcOk"
blo "107000,78800"
tm "WireNameMgr"
)
)
on &40
)
*231 (Wire
uid 13900,0
shape (OrthoPolyLine
uid 13901,0
va (VaSet
vasetType 3
)
xt "46000,53000,49250,53000"
pts [
"49250,53000"
"46000,53000"
]
)
start &44
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13907,0
va (VaSet
)
xt "44000,51800,48900,53000"
st "rx_reset"
blo "44000,52800"
tm "WireNameMgr"
)
)
on &31
)
*232 (Wire
uid 13908,0
shape (OrthoPolyLine
uid 13909,0
va (VaSet
vasetType 3
)
xt "46000,51000,49250,51000"
pts [
"46000,51000"
"49250,51000"
]
)
end &43
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13915,0
va (VaSet
)
xt "44000,49800,49100,51000"
st "rx_clock"
blo "44000,50800"
tm "WireNameMgr"
)
)
on &28
)
*233 (Wire
uid 13990,0
optionalChildren [
*234 (BdJunction
uid 14385,0
ps "OnConnectorStrategy"
shape (Circle
uid 14386,0
va (VaSet
vasetType 1
)
xt "69600,44600,70400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13991,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,45000,89250,45000"
pts [
"66750,45000"
"89250,45000"
]
)
start &42
end &175
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 13992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13993,0
va (VaSet
)
xt "68750,43800,73250,45000"
st "miiByte"
blo "68750,44800"
tm "WireNameMgr"
)
)
on &51
)
*235 (Wire
uid 14038,0
optionalChildren [
*236 (BdJunction
uid 14387,0
ps "OnConnectorStrategy"
shape (Circle
uid 14388,0
va (VaSet
vasetType 1
)
xt "70600,46600,71400,47400"
radius 400
)
)
*237 (BdJunction
uid 16181,0
ps "OnConnectorStrategy"
shape (Circle
uid 16182,0
va (VaSet
vasetType 1
)
xt "81600,46600,82400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 14039,0
va (VaSet
vasetType 3
)
xt "66750,47000,89250,47000"
pts [
"66750,47000"
"89250,47000"
]
)
start &47
end &178
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 14040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14041,0
va (VaSet
)
xt "68750,45800,74550,47000"
st "miiByteEn"
blo "68750,46800"
tm "WireNameMgr"
)
)
on &52
)
*238 (Wire
uid 14285,0
shape (OrthoPolyLine
uid 14286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,45000,89250,83000"
pts [
"70000,45000"
"70000,83000"
"89250,83000"
]
)
start &234
end &59
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14288,0
va (VaSet
)
xt "83250,81800,87750,83000"
st "miiByte"
blo "83250,82800"
tm "WireNameMgr"
)
)
on &51
)
*239 (Wire
uid 14291,0
shape (OrthoPolyLine
uid 14292,0
va (VaSet
vasetType 3
)
xt "71000,47000,89250,81000"
pts [
"71000,47000"
"71000,81000"
"89250,81000"
]
)
start &236
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14294,0
va (VaSet
)
xt "82250,79800,88050,81000"
st "miiByteEn"
blo "82250,80800"
tm "WireNameMgr"
)
)
on &52
)
*240 (Wire
uid 14299,0
optionalChildren [
*241 (BdJunction
uid 14367,0
ps "OnConnectorStrategy"
shape (Circle
uid 14368,0
va (VaSet
vasetType 1
)
xt "77600,10600,78400,11400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 14300,0
va (VaSet
vasetType 3
)
xt "66750,11000,89250,11000"
pts [
"66750,11000"
"89250,11000"
]
)
start &143
end &185
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 14301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14302,0
va (VaSet
)
xt "69000,9800,74600,11000"
st "frameOk"
blo "69000,10800"
tm "WireNameMgr"
)
)
on &53
)
*242 (Wire
uid 14305,0
optionalChildren [
*243 (BdJunction
uid 14373,0
ps "OnConnectorStrategy"
shape (Circle
uid 14374,0
va (VaSet
vasetType 1
)
xt "78600,12600,79400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 14306,0
va (VaSet
vasetType 3
)
xt "66750,13000,89250,13000"
pts [
"66750,13000"
"89250,13000"
]
)
start &147
end &193
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 14307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14308,0
va (VaSet
)
xt "69000,11800,75700,13000"
st "frameError"
blo "69000,12800"
tm "WireNameMgr"
)
)
on &54
)
*244 (Wire
uid 14363,0
shape (OrthoPolyLine
uid 14364,0
va (VaSet
vasetType 3
)
xt "78000,11000,89250,55000"
pts [
"78000,11000"
"78000,55000"
"89250,55000"
]
)
start &241
end &179
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14366,0
va (VaSet
)
xt "82250,53800,87850,55000"
st "frameOk"
blo "82250,54800"
tm "WireNameMgr"
)
)
on &53
)
*245 (Wire
uid 14369,0
shape (OrthoPolyLine
uid 14370,0
va (VaSet
vasetType 3
)
xt "79000,13000,89250,57000"
pts [
"79000,13000"
"79000,57000"
"89250,57000"
]
)
start &243
end &177
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14372,0
va (VaSet
)
xt "81250,55800,87950,57000"
st "frameError"
blo "81250,56800"
tm "WireNameMgr"
)
)
on &54
)
*246 (Wire
uid 14377,0
shape (OrthoPolyLine
uid 14378,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,51000,89250,67000"
pts [
"89250,51000"
"82000,51000"
"82000,67000"
"66750,67000"
]
)
start &180
end &74
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 14381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14382,0
va (VaSet
)
xt "82250,49800,87950,51000"
st "errorCode"
blo "82250,50800"
tm "WireNameMgr"
)
)
on &55
)
*247 (Wire
uid 14435,0
shape (OrthoPolyLine
uid 14436,0
va (VaSet
vasetType 3
)
xt "42000,47000,49250,47000"
pts [
"49250,47000"
"42000,47000"
]
)
start &45
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14438,0
va (VaSet
)
xt "40000,45800,50000,47000"
st "startOfFrame_int"
blo "40000,46800"
tm "WireNameMgr"
)
)
on &159
)
*248 (Wire
uid 14475,0
shape (OrthoPolyLine
uid 14476,0
va (VaSet
vasetType 3
)
xt "46000,77000,49250,77000"
pts [
"49250,77000"
"46000,77000"
]
)
start &71
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14482,0
va (VaSet
)
xt "44000,75800,48900,77000"
st "rx_reset"
blo "44000,76800"
tm "WireNameMgr"
)
)
on &31
)
*249 (Wire
uid 14483,0
shape (OrthoPolyLine
uid 14484,0
va (VaSet
vasetType 3
)
xt "46000,75000,49250,75000"
pts [
"46000,75000"
"49250,75000"
]
)
end &70
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14490,0
va (VaSet
)
xt "44000,73800,49100,75000"
st "rx_clock"
blo "44000,74800"
tm "WireNameMgr"
)
)
on &28
)
*250 (Wire
uid 14491,0
shape (OrthoPolyLine
uid 14492,0
va (VaSet
vasetType 3
)
xt "42000,71000,49250,71000"
pts [
"49250,71000"
"42000,71000"
]
)
start &72
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14498,0
va (VaSet
)
xt "40000,69800,50000,71000"
st "startOfFrame_int"
blo "40000,70800"
tm "WireNameMgr"
)
)
on &159
)
*251 (Wire
uid 14571,0
shape (OrthoPolyLine
uid 14572,0
va (VaSet
vasetType 3
)
xt "66750,29000,68000,29000"
pts [
"66750,29000"
"68000,29000"
]
)
start &148
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 14575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14576,0
va (VaSet
)
xt "67000,27800,72300,29000"
st "loadError"
blo "67000,28800"
tm "WireNameMgr"
)
)
on &79
)
*252 (Wire
uid 14579,0
shape (OrthoPolyLine
uid 14580,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,27000,70000,67000"
pts [
"66750,27000"
"70000,27000"
"70000,37000"
"38000,37000"
"38000,67000"
"49250,67000"
]
)
start &149
end &75
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 14581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14582,0
va (VaSet
)
xt "68750,25800,75850,27000"
st "errorCode1"
blo "68750,26800"
tm "WireNameMgr"
)
)
on &80
)
*253 (Wire
uid 14583,0
shape (OrthoPolyLine
uid 14584,0
va (VaSet
vasetType 3
)
xt "42000,69000,49250,69000"
pts [
"49250,69000"
"42000,69000"
]
)
start &73
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 14589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14590,0
va (VaSet
)
xt "41000,67800,46300,69000"
st "loadError"
blo "41000,68800"
tm "WireNameMgr"
)
)
on &79
)
*254 (Wire
uid 14671,0
shape (OrthoPolyLine
uid 14672,0
va (VaSet
vasetType 3
)
xt "42000,15000,49250,15000"
pts [
"49250,15000"
"42000,15000"
]
)
start &150
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 14675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14676,0
va (VaSet
)
xt "43250,13800,47650,15000"
st "ramFull"
blo "43250,14800"
tm "WireNameMgr"
)
)
on &81
)
*255 (Wire
uid 14737,0
shape (OrthoPolyLine
uid 14738,0
va (VaSet
vasetType 3
)
xt "150000,53000,153250,53000"
pts [
"150000,53000"
"153250,53000"
]
)
end &83
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14744,0
va (VaSet
)
xt "148000,51800,153100,53000"
st "rx_clock"
blo "148000,52800"
tm "WireNameMgr"
)
)
on &28
)
*256 (Wire
uid 14745,0
shape (OrthoPolyLine
uid 14746,0
va (VaSet
vasetType 3
)
xt "112000,47000,153250,47000"
pts [
"153250,47000"
"112000,47000"
]
)
start &85
end &223
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14748,0
va (VaSet
)
xt "111250,45800,116450,47000"
st "ramWrite"
blo "111250,46800"
tm "WireNameMgr"
)
)
on &36
)
*257 (Wire
uid 14753,0
shape (OrthoPolyLine
uid 14754,0
va (VaSet
vasetType 3
)
xt "170750,47000,178000,47000"
pts [
"170750,47000"
"178000,47000"
]
)
start &91
end &100
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 14757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14758,0
va (VaSet
)
xt "172750,45800,177850,47000"
st "writeEnB"
blo "172750,46800"
tm "WireNameMgr"
)
)
on &98
)
*258 (Wire
uid 14761,0
shape (OrthoPolyLine
uid 14762,0
va (VaSet
vasetType 3
)
xt "170750,49000,178000,51000"
pts [
"170750,51000"
"174000,51000"
"174000,49000"
"178000,49000"
]
)
start &90
end &100
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 14765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14766,0
va (VaSet
)
xt "173000,47800,175600,49000"
st "enB"
blo "173000,48800"
tm "WireNameMgr"
)
)
on &99
)
*259 (Wire
uid 14799,0
shape (OrthoPolyLine
uid 14800,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122000,33000,153250,41000"
pts [
"153250,41000"
"122000,41000"
"122000,33000"
]
)
start &86
end &104
ss 0
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 14803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14804,0
va (VaSet
)
xt "148000,39800,153500,41000"
st "addressA"
blo "148000,40800"
tm "WireNameMgr"
)
)
on &108
)
*260 (Wire
uid 14820,0
shape (OrthoPolyLine
uid 14821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "170750,33000,174000,41000"
pts [
"170750,41000"
"174000,41000"
"174000,33000"
]
)
start &92
end &109
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 14824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14825,0
va (VaSet
)
xt "172750,39800,178150,41000"
st "addressB"
blo "172750,40800"
tm "WireNameMgr"
)
)
on &113
)
*261 (Wire
uid 14965,0
shape (OrthoPolyLine
uid 14966,0
va (VaSet
vasetType 3
)
xt "150000,15000,153250,15000"
pts [
"150000,15000"
"153250,15000"
]
)
end &121
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14972,0
va (VaSet
)
xt "148000,13800,153100,15000"
st "rx_clock"
blo "148000,14800"
tm "WireNameMgr"
)
)
on &28
)
*262 (Wire
uid 14973,0
shape (OrthoPolyLine
uid 14974,0
va (VaSet
vasetType 3
)
xt "150000,17000,153250,17000"
pts [
"153250,17000"
"150000,17000"
]
)
start &122
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14980,0
va (VaSet
)
xt "148000,15800,152900,17000"
st "rx_reset"
blo "148000,16800"
tm "WireNameMgr"
)
)
on &31
)
*263 (Wire
uid 14994,0
shape (OrthoPolyLine
uid 14995,0
va (VaSet
vasetType 3
)
xt "138000,5000,138000,8000"
pts [
"138000,5000"
"138000,8000"
]
)
end &114
sat 16
eat 2
stc 0
st 0
si 0
tg (WTG
uid 15000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15001,0
va (VaSet
)
xt "132250,3800,136650,5000"
st "ramFull"
blo "132250,4800"
tm "WireNameMgr"
)
)
on &81
)
*264 (Wire
uid 15004,0
shape (OrthoPolyLine
uid 15005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146000,11000,153250,11000"
pts [
"153250,11000"
"146000,11000"
]
)
start &123
end &114
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 15008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15009,0
va (VaSet
)
xt "147000,9800,158100,11000"
st "baseAddressSynch"
blo "147000,10800"
tm "WireNameMgr"
)
)
on &118
)
*265 (Wire
uid 15010,0
shape (OrthoPolyLine
uid 15011,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122000,11000,130000,11000"
pts [
"122000,11000"
"130000,11000"
]
)
start &218
end &114
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15015,0
va (VaSet
)
xt "121000,9800,131100,11000"
st "ramWriteAddress"
blo "121000,10800"
tm "WireNameMgr"
)
)
on &34
)
*266 (Wire
uid 15026,0
shape (OrthoPolyLine
uid 15027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "170750,45000,174000,45000"
pts [
"170750,45000"
"174000,45000"
]
)
start &93
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 15030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15031,0
va (VaSet
)
xt "172750,43800,177450,45000"
st "dataInB"
blo "172750,44800"
tm "WireNameMgr"
)
)
on &119
)
*267 (Wire
uid 15344,0
shape (OrthoPolyLine
uid 15345,0
va (VaSet
vasetType 3
)
xt "66750,9000,89250,9000"
pts [
"66750,9000"
"89250,9000"
]
)
start &142
end &194
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 15348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15349,0
va (VaSet
)
xt "69000,7800,79000,9000"
st "startOfFrame_int"
blo "69000,8800"
tm "WireNameMgr"
)
)
on &159
)
*268 (Wire
uid 15352,0
optionalChildren [
*269 (BdJunction
uid 15456,0
ps "OnConnectorStrategy"
shape (Circle
uid 15457,0
va (VaSet
vasetType 1
)
xt "79600,6600,80400,7400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 15353,0
va (VaSet
vasetType 3
)
xt "66750,7000,89250,7000"
pts [
"66750,7000"
"89250,7000"
]
)
start &151
end &190
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 15354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15355,0
va (VaSet
)
xt "69000,5800,74400,7000"
st "initFrame"
blo "69000,6800"
tm "WireNameMgr"
)
)
on &155
)
*270 (Wire
uid 15452,0
shape (OrthoPolyLine
uid 15453,0
va (VaSet
vasetType 3
)
xt "80000,7000,89250,53000"
pts [
"80000,7000"
"80000,53000"
"89250,53000"
]
)
start &269
end &174
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15455,0
va (VaSet
)
xt "82250,51800,87650,53000"
st "initFrame"
blo "82250,52800"
tm "WireNameMgr"
)
)
on &155
)
*271 (Wire
uid 15615,0
shape (OrthoPolyLine
uid 15616,0
va (VaSet
vasetType 3
)
xt "146000,67000,153250,67000"
pts [
"153250,67000"
"146000,67000"
]
)
start &164
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15622,0
va (VaSet
)
xt "144000,65800,154000,67000"
st "startOfFrame_int"
blo "144000,66800"
tm "WireNameMgr"
)
)
on &159
)
*272 (Wire
uid 15651,0
shape (OrthoPolyLine
uid 15652,0
va (VaSet
vasetType 3
)
xt "170750,53000,174000,53000"
pts [
"174000,53000"
"170750,53000"
]
)
end &89
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15658,0
va (VaSet
)
xt "172000,51800,175400,53000"
st "clock"
blo "172000,52800"
tm "WireNameMgr"
)
)
on &18
)
*273 (Wire
uid 15719,0
shape (OrthoPolyLine
uid 15720,0
va (VaSet
vasetType 3
)
xt "150000,71000,153250,71000"
pts [
"150000,71000"
"153250,71000"
]
)
end &165
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15726,0
va (VaSet
)
xt "148000,69800,153100,71000"
st "rx_clock"
blo "148000,70800"
tm "WireNameMgr"
)
)
on &28
)
*274 (Wire
uid 15727,0
shape (OrthoPolyLine
uid 15728,0
va (VaSet
vasetType 3
)
xt "150000,73000,153250,73000"
pts [
"153250,73000"
"150000,73000"
]
)
start &166
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 15733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15734,0
va (VaSet
)
xt "148000,71800,152900,73000"
st "rx_reset"
blo "148000,72800"
tm "WireNameMgr"
)
)
on &31
)
*275 (Wire
uid 16177,0
shape (OrthoPolyLine
uid 16178,0
va (VaSet
vasetType 3
)
xt "82000,17000,89250,47000"
pts [
"89250,17000"
"82000,17000"
"82000,47000"
]
)
start &195
end &237
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16180,0
va (VaSet
)
xt "83250,16000,89050,17200"
st "miiByteEn"
blo "83250,17000"
tm "WireNameMgr"
)
)
on &52
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *276 (PackageList
uid 169,0
stg "VerticalLayoutStrategy"
textVec [
*277 (Text
uid 170,0
va (VaSet
font "arial,8,1"
)
xt "-9000,400,-3600,1400"
st "Package List"
blo "-9000,1200"
)
*278 (MLText
uid 171,0
va (VaSet
)
xt "-9000,1400,9300,5000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 172,0
stg "VerticalLayoutStrategy"
textVec [
*279 (Text
uid 173,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*280 (Text
uid 174,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*281 (MLText
uid 175,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*282 (Text
uid 176,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*283 (MLText
uid 177,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*284 (Text
uid 178,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*285 (MLText
uid 179,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "62,33,1441,900"
viewArea "-13232,-3817,291063,193712"
cachedDiagramExtent "-9000,0,285000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 16728,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*286 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*287 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*288 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.bmp"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*289 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*290 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*291 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*292 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*293 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*294 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.bmp"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*295 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*296 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*297 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*299 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*300 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*301 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*302 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,-2000,-7000,-2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*303 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*304 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*306 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-9000,6600,-3600,7600"
st "Declarations"
blo "-9000,7400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-9000,7600,-6300,8600"
st "Ports:"
blo "-9000,8400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "-9000,16600,-5200,17600"
st "Pre User:"
blo "-9000,17400"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,17600,13500,19200"
st "constant miiByteBitNb : positive := 8;
constant errorBitNb : positive := 3;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-9000,19200,-1900,20200"
st "Diagram Signals:"
blo "-9000,20000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-9000,6600,-4300,7600"
st "Post User:"
blo "-9000,7400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-9000,6600,-9000,6600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 176,0
usingSuid 1
emptyRow *307 (LEmptyRow
)
uid 182,0
optionalChildren [
*308 (RefLabelRowHdr
)
*309 (TitleRowHdr
)
*310 (FilterRowHdr
)
*311 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*312 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*313 (GroupColHdr
tm "GroupColHdrMgr"
)
*314 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*315 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*316 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*317 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*318 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*319 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*320 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(miiDataBitNb -1 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 129,0
)
*321 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_error"
t "std_ulogic"
o 8
suid 8,0
)
)
uid 133,0
)
*322 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 10,0
)
)
uid 240,0
)
*323 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 23,0
)
)
uid 1579,0
)
*324 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_dataValid"
t "std_ulogic"
o 7
suid 138,0
)
)
uid 11767,0
)
*325 (LeafLogPort
port (LogicalPort
decl (Decl
n "ramAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 3
suid 139,0
)
)
uid 12637,0
)
*326 (LeafLogPort
port (LogicalPort
decl (Decl
n "frameBaseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 2
suid 140,0
)
)
uid 12639,0
)
*327 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramData"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 9
suid 141,0
)
)
uid 12641,0
)
*328 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_clock"
t "std_ulogic"
o 5
suid 142,0
)
)
uid 12643,0
)
*329 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "startOfFrame"
t "std_ulogic"
o 10
suid 143,0
)
)
uid 12645,0
)
*330 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_reset"
t "std_ulogic"
o 33
suid 145,0
)
)
uid 12811,0
)
*331 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "incrAddress"
t "std_ulogic"
o 24
suid 146,0
)
)
uid 12905,0
)
*332 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 31
suid 147,0
)
)
uid 13057,0
)
*333 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramWriteData"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 32
suid 149,0
)
)
uid 13369,0
)
*334 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramWrite"
t "std_ulogic"
o 30
suid 151,0
)
)
uid 13419,0
)
*335 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "framelength"
t "unsigned"
b "(ramDataBitNb-1-1 DOWNTO 0)"
o 23
suid 152,0
)
)
uid 13471,0
)
*336 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "crcInit"
t "std_ulogic"
o 15
suid 153,0
)
)
uid 13854,0
)
*337 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "crcCalculate"
t "std_ulogic"
o 14
suid 155,0
)
)
uid 13858,0
)
*338 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "crcOk"
t "std_ulogic"
o 16
suid 156,0
)
)
uid 13860,0
)
*339 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "miiByte"
t "std_ulogic_vector"
b "(miiByteBitNb-1 DOWNTO 0)"
o 27
suid 157,0
)
)
uid 14044,0
)
*340 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "miiByteEn"
t "std_ulogic"
o 28
suid 159,0
)
)
uid 14046,0
)
*341 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frameOk"
t "std_ulogic"
o 22
suid 160,0
)
)
uid 14309,0
)
*342 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frameError"
t "std_ulogic"
o 21
suid 161,0
)
)
uid 14311,0
)
*343 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "errorCode"
t "std_ulogic_vector"
b "(errorBitNb-1 DOWNTO 0)"
o 19
suid 162,0
)
)
uid 14383,0
)
*344 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "loadError"
t "std_ulogic"
o 26
suid 163,0
)
)
uid 14591,0
)
*345 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "errorCode1"
t "std_ulogic_vector"
b "(errorBitNb -1 DOWNTO 0)"
o 20
suid 164,0
)
)
uid 14593,0
)
*346 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramFull"
t "std_ulogic"
o 29
suid 165,0
)
)
uid 14677,0
)
*347 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "writeEnB"
t "std_ulogic"
o 35
suid 166,0
)
)
uid 14780,0
)
*348 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "enB"
t "std_ulogic"
o 18
suid 167,0
)
)
uid 14782,0
)
*349 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 11
suid 168,0
)
)
uid 14826,0
)
*350 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 169,0
)
)
uid 14828,0
)
*351 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "baseAddressSynch"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 13
suid 172,0
)
)
uid 15022,0
)
*352 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 173,0
)
)
uid 15032,0
)
*353 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "initFrame"
t "std_ulogic"
o 25
suid 175,0
)
)
uid 15460,0
)
*354 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "startOfFrame_int"
t "std_ulogic"
o 34
suid 176,0
)
)
uid 15623,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 195,0
optionalChildren [
*355 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *356 (MRCItem
litem &307
pos 35
dimension 20
)
uid 197,0
optionalChildren [
*357 (MRCItem
litem &308
pos 0
dimension 20
uid 198,0
)
*358 (MRCItem
litem &309
pos 1
dimension 23
uid 199,0
)
*359 (MRCItem
litem &310
pos 2
hidden 1
dimension 20
uid 200,0
)
*360 (MRCItem
litem &320
pos 3
dimension 20
uid 130,0
)
*361 (MRCItem
litem &321
pos 8
dimension 20
uid 134,0
)
*362 (MRCItem
litem &322
pos 5
dimension 20
uid 241,0
)
*363 (MRCItem
litem &323
pos 4
dimension 20
uid 1578,0
)
*364 (MRCItem
litem &324
pos 7
dimension 20
uid 11766,0
)
*365 (MRCItem
litem &325
pos 1
dimension 20
uid 12636,0
)
*366 (MRCItem
litem &326
pos 2
dimension 20
uid 12638,0
)
*367 (MRCItem
litem &327
pos 0
dimension 20
uid 12640,0
)
*368 (MRCItem
litem &328
pos 6
dimension 20
uid 12642,0
)
*369 (MRCItem
litem &329
pos 9
dimension 20
uid 12644,0
)
*370 (MRCItem
litem &330
pos 10
dimension 20
uid 12812,0
)
*371 (MRCItem
litem &331
pos 11
dimension 20
uid 12906,0
)
*372 (MRCItem
litem &332
pos 12
dimension 20
uid 13058,0
)
*373 (MRCItem
litem &333
pos 13
dimension 20
uid 13370,0
)
*374 (MRCItem
litem &334
pos 14
dimension 20
uid 13420,0
)
*375 (MRCItem
litem &335
pos 15
dimension 20
uid 13472,0
)
*376 (MRCItem
litem &336
pos 16
dimension 20
uid 13855,0
)
*377 (MRCItem
litem &337
pos 17
dimension 20
uid 13859,0
)
*378 (MRCItem
litem &338
pos 18
dimension 20
uid 13861,0
)
*379 (MRCItem
litem &339
pos 19
dimension 20
uid 14045,0
)
*380 (MRCItem
litem &340
pos 20
dimension 20
uid 14047,0
)
*381 (MRCItem
litem &341
pos 21
dimension 20
uid 14310,0
)
*382 (MRCItem
litem &342
pos 22
dimension 20
uid 14312,0
)
*383 (MRCItem
litem &343
pos 23
dimension 20
uid 14384,0
)
*384 (MRCItem
litem &344
pos 24
dimension 20
uid 14592,0
)
*385 (MRCItem
litem &345
pos 25
dimension 20
uid 14594,0
)
*386 (MRCItem
litem &346
pos 26
dimension 20
uid 14678,0
)
*387 (MRCItem
litem &347
pos 27
dimension 20
uid 14781,0
)
*388 (MRCItem
litem &348
pos 28
dimension 20
uid 14783,0
)
*389 (MRCItem
litem &349
pos 29
dimension 20
uid 14827,0
)
*390 (MRCItem
litem &350
pos 30
dimension 20
uid 14829,0
)
*391 (MRCItem
litem &351
pos 31
dimension 20
uid 15023,0
)
*392 (MRCItem
litem &352
pos 32
dimension 20
uid 15033,0
)
*393 (MRCItem
litem &353
pos 33
dimension 20
uid 15461,0
)
*394 (MRCItem
litem &354
pos 34
dimension 20
uid 15624,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 201,0
optionalChildren [
*395 (MRCItem
litem &311
pos 0
dimension 20
uid 202,0
)
*396 (MRCItem
litem &313
pos 1
dimension 50
uid 203,0
)
*397 (MRCItem
litem &314
pos 2
dimension 100
uid 204,0
)
*398 (MRCItem
litem &315
pos 3
dimension 50
uid 205,0
)
*399 (MRCItem
litem &316
pos 4
dimension 100
uid 206,0
)
*400 (MRCItem
litem &317
pos 5
dimension 100
uid 207,0
)
*401 (MRCItem
litem &318
pos 6
dimension 50
uid 208,0
)
*402 (MRCItem
litem &319
pos 7
dimension 80
uid 209,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 196,0
vaOverrides [
]
)
]
)
uid 181,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *403 (LEmptyRow
)
uid 11495,0
optionalChildren [
*404 (RefLabelRowHdr
)
*405 (TitleRowHdr
)
*406 (FilterRowHdr
)
*407 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*408 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*409 (GroupColHdr
tm "GroupColHdrMgr"
)
*410 (NameColHdr
tm "GenericNameColHdrMgr"
)
*411 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*412 (InitColHdr
tm "GenericValueColHdrMgr"
)
*413 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*414 (EolColHdr
tm "GenericEolColHdrMgr"
)
*415 (LogGeneric
generic (GiElement
name "ramAddressBitNb"
type "positive"
value "10"
)
uid 11998,0
)
*416 (LogGeneric
generic (GiElement
name "ramDataBitNb"
type "positive"
value "16"
)
uid 12360,0
)
*417 (LogGeneric
generic (GiElement
name "miiDataBitNb"
type "positive"
value "4"
)
uid 12533,0
)
*418 (LogGeneric
generic (GiElement
name "crcDataBitNb"
type "positive"
value "8"
)
uid 13723,0
)
*419 (LogGeneric
generic (GiElement
name "crcPolynomBitNb"
type "positive"
value "32"
)
uid 13725,0
)
]
)
pdm (PhysicalDM
uid 11507,0
optionalChildren [
*420 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *421 (MRCItem
litem &403
pos 5
dimension 20
)
uid 11509,0
optionalChildren [
*422 (MRCItem
litem &404
pos 0
dimension 20
uid 11510,0
)
*423 (MRCItem
litem &405
pos 1
dimension 23
uid 11511,0
)
*424 (MRCItem
litem &406
pos 2
hidden 1
dimension 20
uid 11512,0
)
*425 (MRCItem
litem &415
pos 0
dimension 20
uid 11997,0
)
*426 (MRCItem
litem &416
pos 1
dimension 20
uid 12359,0
)
*427 (MRCItem
litem &417
pos 2
dimension 20
uid 12532,0
)
*428 (MRCItem
litem &418
pos 4
dimension 20
uid 13722,0
)
*429 (MRCItem
litem &419
pos 3
dimension 20
uid 13724,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 11513,0
optionalChildren [
*430 (MRCItem
litem &407
pos 0
dimension 20
uid 11514,0
)
*431 (MRCItem
litem &409
pos 1
dimension 50
uid 11515,0
)
*432 (MRCItem
litem &410
pos 2
dimension 100
uid 11516,0
)
*433 (MRCItem
litem &411
pos 3
dimension 100
uid 11517,0
)
*434 (MRCItem
litem &412
pos 4
dimension 50
uid 11518,0
)
*435 (MRCItem
litem &413
pos 5
dimension 50
uid 11519,0
)
*436 (MRCItem
litem &414
pos 6
dimension 80
uid 11520,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 11508,0
vaOverrides [
]
)
]
)
uid 11494,0
type 1
)
activeModelName "BlockDiag"
)
