# Copyright (C) 2017  Intel Corporation. All rights reserved.,,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,,,
# refer to the applicable agreement for further details.,,,,,,,,,,,,
,,,,,,,,,,,,
# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition,,,,,,,,,,,,
# File: D:\FPGA_Coding\FPGA1_A00V00_TDC_LVDS\FPGA_A5\M_Top_Product_0906\M_Top.csv,,,,,,,,,,,,
# Generated on: Thu Sep 06 16:32:46 2018,,,,,,,,,,,,
,,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,,
,,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Fitter I/O Rule Results,Differential Pair,Strict Preservation
CLK_40MHz_IN,Input,PIN_J15,6,B6_N0,PIN_J15,3.3-V LVTTL,,,,Pass,,
F_AD_CLKOUT_1,Input,PIN_N3,2,B2_N0,PIN_N3,2.5 V,,,,Pass,,
F_AD_CLKOUT_ENABLE,Output,PIN_P15,5,B5_N0,PIN_P15,2.5 V,,,,Pass,,
F_AD_CLKOUT_P,Input,PIN_N14,5,B5_N0,PIN_N14,2.5 V,,,,Pass,,
F_CMOS_LVDS0,Output,PIN_P1,2,B2_N0,PIN_P1,2.5 V,,,,Pass,,
F_CMOS_LVDS1,Output,PIN_N2,2,B2_N0,PIN_N2,2.5 V,,,,Pass,,
F_CNV,Output,PIN_L6,2,B2_N0,PIN_L6,2.5 V,,,,Pass,,
F_DA[11],Output,PIN_D12,7,B7_N0,PIN_D12,3.3-V LVTTL,,,,Pass,,
F_DA[10],Output,PIN_A14,7,B7_N0,PIN_A14,3.3-V LVTTL,,,,Pass,,
F_DA[9],Output,PIN_A15,7,B7_N0,PIN_A15,3.3-V LVTTL,,,,Pass,,
F_DA[8],Output,PIN_B15,6,B6_N0,PIN_B15,3.3-V LVTTL,,,,Pass,,
F_DA[7],Output,PIN_B16,6,B6_N0,PIN_B16,3.3-V LVTTL,,,,Pass,,
F_DA[6],Output,PIN_C14,6,B6_N0,PIN_C14,3.3-V LVTTL,,,,Pass,,
F_DA[5],Output,PIN_D14,6,B6_N0,PIN_D14,3.3-V LVTTL,,,,Pass,,
F_DA[4],Output,PIN_D15,6,B6_N0,PIN_D15,3.3-V LVTTL,,,,Pass,,
F_DA[3],Output,PIN_E15,6,B6_N0,PIN_E15,3.3-V LVTTL,,,,Pass,,
F_DA[2],Output,PIN_E14,6,B6_N0,PIN_E14,3.3-V LVTTL,,,,Pass,,
F_DA[1],Output,PIN_E16,6,B6_N0,PIN_E16,3.3-V LVTTL,,,,Pass,,
F_DA[0],Output,PIN_F14,6,B6_N0,PIN_F14,3.3-V LVTTL,,,,Pass,,
F_DCS1,Output,PIN_E11,7,B7_N0,PIN_E11,,,,,Pass,,
F_DCS2,Output,PIN_F12,7,B7_N0,PIN_F12,,,,,Pass,,
F_DCSAB,Output,PIN_E3,1A,B1_N0,PIN_E3,,,,,Pass,,
F_DCSC,Output,PIN_E9,8,B8_N0,PIN_E9,3.3-V LVTTL,,,,Pass,,
F_DISABLE_P,Output,PIN_N16,5,B5_N0,PIN_N16,LVDS_E_3R,,,,Pass,F_DISABLE_P(n),
F_DISABLE_P(n),Output,,5,B5_N0,PIN_P16,LVDS_E_3R,,,,Pass,F_DISABLE_P,
F_DWR,Output,PIN_E10,7,B7_N0,PIN_E10,3.3-V LVTTL,,,,Pass,,
F_ETH_A[9],Output,PIN_A2,8,B8_N0,PIN_A2,3.3-V LVTTL,,,,Pass,,
F_ETH_A[8],Output,PIN_A3,8,B8_N0,PIN_A3,3.3-V LVTTL,,,,Pass,,
F_ETH_A[7],Output,PIN_A4,8,B8_N0,PIN_A4,3.3-V LVTTL,,,,Pass,,
F_ETH_A[6],Output,PIN_A5,8,B8_N0,PIN_A5,3.3-V LVTTL,,,,Pass,,
F_ETH_A[5],Output,PIN_A6,8,B8_N0,PIN_A6,3.3-V LVTTL,,,,Pass,,
F_ETH_A[4],Output,PIN_A7,8,B8_N0,PIN_A7,3.3-V LVTTL,,,,Pass,,
F_ETH_A[3],Output,PIN_A8,8,B8_N0,PIN_A8,3.3-V LVTTL,,,,Pass,,
F_ETH_A[2],Output,PIN_A9,8,B8_N0,PIN_A9,3.3-V LVTTL,,,,Pass,,
F_ETH_A[1],Output,PIN_A10,8,B8_N0,PIN_A10,3.3-V LVTTL,,,,Pass,,
F_ETH_CSN,Output,PIN_A11,8,B8_N0,PIN_A11,3.3-V LVTTL,,,,Pass,,
F_ETH_D[15],Bidir,PIN_A12,8,B8_N0,PIN_A12,3.3-V LVTTL,,,,Pass,,
F_ETH_D[14],Bidir,PIN_B1,1A,B1_N0,PIN_B1,3.3-V LVTTL,,,,Pass,,
F_ETH_D[13],Bidir,PIN_B2,1A,B1_N0,PIN_B2,3.3-V LVTTL,,,,Pass,,
F_ETH_D[12],Bidir,PIN_B3,8,B8_N0,PIN_B3,3.3-V LVTTL,,,,Pass,,
F_ETH_D[11],Bidir,PIN_B4,8,B8_N0,PIN_B4,3.3-V LVTTL,,,,Pass,,
F_ETH_D[10],Bidir,PIN_B5,8,B8_N0,PIN_B5,3.3-V LVTTL,,,,Pass,,
F_ETH_D[9],Bidir,PIN_B6,8,B8_N0,PIN_B6,3.3-V LVTTL,,,,Pass,,
F_ETH_D[8],Bidir,PIN_B7,8,B8_N0,PIN_B7,3.3-V LVTTL,,,,Pass,,
F_ETH_D[7],Bidir,PIN_B9,8,B8_N0,PIN_B9,3.3-V LVTTL,,,,Pass,,
F_ETH_D[6],Bidir,PIN_B11,8,B8_N0,PIN_B11,3.3-V LVTTL,,,,Pass,,
F_ETH_D[5],Bidir,PIN_B12,8,B8_N0,PIN_B12,3.3-V LVTTL,,,,Pass,,
F_ETH_D[4],Bidir,PIN_B13,7,B7_N0,PIN_B13,3.3-V LVTTL,,,,Pass,,
F_ETH_D[3],Bidir,PIN_C1,1A,B1_N0,PIN_C1,3.3-V LVTTL,,,,Pass,,
F_ETH_D[2],Bidir,PIN_C2,1A,B1_N0,PIN_C2,3.3-V LVTTL,,,,Pass,,
F_ETH_D[1],Bidir,PIN_C3,1A,B1_N0,PIN_C3,3.3-V LVTTL,,,,Pass,,
F_ETH_D[0],Bidir,PIN_C4,1A,B1_N0,PIN_C4,3.3-V LVTTL,,,,Pass,,
F_ETH_INT,Input,PIN_C12,7,B7_N0,PIN_C12,3.3-V LVTTL,,,,Pass,,
F_ETH_OEN,Output,PIN_C5,8,B8_N0,PIN_C5,3.3-V LVTTL,,,,Pass,,
F_ETH_RSTN,Output,PIN_C6,8,B8_N0,PIN_C6,3.3-V LVTTL,,,,Pass,,
F_ETH_WRN,Output,PIN_C13,7,B7_N0,PIN_C13,3.3-V LVTTL,,,,Pass,,
F_FRAME1_P,Input,PIN_N5,3,B3_N0,PIN_N5,LVDS,,,,Pass,F_FRAME1_P(n),
F_FRAME1_P(n),Input,,3,B3_N0,PIN_P4,LVDS,,,,Pass,F_FRAME1_P,
F_FRAME2_P,Input,PIN_P6,3,B3_N0,PIN_P6,LVDS,,,,Pass,F_FRAME2_P(n),
F_FRAME2_P(n),Input,PIN_R7,3,B3_N0,PIN_R7,LVDS,,,,Pass,F_FRAME2_P,
F_FRAME3_P,Input,PIN_R9,3,B3_N0,PIN_R9,LVDS,,,,Pass,F_FRAME3_P(n),
F_FRAME3_P(n),Input,PIN_T9,3,B3_N0,PIN_T9,LVDS,,,,Pass,F_FRAME3_P,
F_FRAME4_P,Input,PIN_R10,3,B3_N0,PIN_R10,LVDS,,,,Pass,F_FRAME4_P(n),
F_FRAME4_P(n),Input,PIN_T11,3,B3_N0,PIN_T11,LVDS,,,,Pass,F_FRAME4_P,
F_GAINRST,Output,PIN_F5,1A,B1_N0,PIN_F5,3.3-V LVTTL,,,,Pass,,
F_GPS_UART_RX,Input,PIN_H15,6,B6_N0,PIN_H15,3.3-V LVTTL,,,,Pass,,
F_INTERRUPT,Input,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,Pass,,
F_LCLK_IN_P,Output,PIN_L8,3,B3_N0,PIN_L8,LVDS_E_3R,,,,Pass,F_LCLK_IN_P(n),
F_LCLK_IN_P(n),Output,,3,B3_N0,PIN_M7,LVDS_E_3R,,,,Pass,F_LCLK_IN_P,
F_LCLK_OUT_P,Input,PIN_P5,3,B3_N0,PIN_P5,LVDS,,,,Pass,F_LCLK_OUT_P(n),
F_LCLK_OUT_P(n),Input,PIN_R4,3,B3_N0,PIN_R4,LVDS,,,,Pass,F_LCLK_OUT_P,
F_MISO,Input,PIN_C16,6,B6_N0,PIN_C16,3.3-V LVTTL,,,,Pass,,
F_MOSI,Output,PIN_D16,6,B6_N0,PIN_D16,3.3-V LVTTL,,,,Pass,,
F_PPS,Output,PIN_J14,6,B6_N0,PIN_J14,3.3-V LVTTL,,,,Pass,,
F_REFCLK_P,Output,PIN_M16,5,B5_N0,PIN_M16,LVDS_E_3R,,,,Pass,F_REFCLK_P(n),
F_REFCLK_P(n),Output,,5,B5_N0,PIN_L16,LVDS_E_3R,,,,Pass,F_REFCLK_P,
F_RPI,Output,PIN_F1,1A,B1_N0,PIN_F1,3.3-V LVTTL,,,,Pass,,
F_SCK,Output,PIN_C9,8,B8_N0,PIN_C9,3.3-V LVTTL,,,,Pass,,
F_SCK_1,Output,PIN_K5,2,B2_N0,PIN_K5,2.5 V,,,,Pass,,
F_SCK_P,Output,PIN_T2,3,B3_N0,PIN_T2,LVDS_E_3R,,,,Pass,F_SCK_P(n),
F_SCK_P(n),Output,PIN_T3,3,B3_N0,PIN_T3,LVDS_E_3R,,,,Pass,F_SCK_P,
F_SCL,Output,PIN_J11,6,B6_N0,PIN_J11,3.3-V LVTTL,,,,Pass,,
F_SD0_1,Input,PIN_L2,2,B2_N0,PIN_L2,2.5 V,,,,Pass,,
F_SD1_1,Input,PIN_K2,2,B2_N0,PIN_K2,2.5 V,,,,Pass,,
F_SD1_P,Input,PIN_T4,3,B3_N0,PIN_T4,LVDS,,,,Pass,F_SD1_P(n),
F_SD1_P(n),Input,PIN_T5,3,B3_N0,PIN_T5,LVDS,,,,Pass,F_SD1_P,
F_SD2_1,Input,PIN_L3,2,B2_N0,PIN_L3,2.5 V,,,,Pass,,
F_SD2_P,Input,PIN_R2,3,B3_N0,PIN_R2,LVDS,,,,Pass,F_SD2_P(n),
F_SD2_P(n),Input,PIN_R3,3,B3_N0,PIN_R3,LVDS,,,,Pass,F_SD2_P,
F_SD3_1,Input,PIN_M3,2,B2_N0,PIN_M3,2.5 V,,,,Pass,,
F_SD3_P,Input,PIN_R5,3,B3_N0,PIN_R5,LVDS,,,,Pass,F_SD3_P(n),
F_SD3_P(n),Input,PIN_R6,3,B3_N0,PIN_R6,LVDS,,,,Pass,F_SD3_P,
F_SD4_P,Input,PIN_R8,3,B3_N0,PIN_R8,LVDS,,,,Pass,F_SD4_P(n),
F_SD4_P(n),Input,PIN_T8,3,B3_N0,PIN_T8,LVDS,,,,Pass,F_SD4_P,
F_SDA,Bidir,PIN_J12,6,B6_N0,PIN_J12,3.3-V LVTTL,,,,Pass,,
F_SDO0_P,Input,PIN_R12,4,B4_N0,PIN_R12,LVDS,,,,Pass,F_SDO0_P(n),
F_SDO0_P(n),Input,,4,B4_N0,PIN_R11,LVDS,,,,Pass,F_SDO0_P,
F_SDO1_P,Input,PIN_P11,4,B4_N0,PIN_P11,LVDS,,,,Pass,F_SDO1_P(n),
F_SDO1_P(n),Input,,4,B4_N0,PIN_P10,LVDS,,,,Pass,F_SDO1_P,
F_SDO2_P,Input,PIN_P12,4,B4_N0,PIN_P12,LVDS,,,,Pass,F_SDO2_P(n),
F_SDO2_P(n),Input,,4,B4_N0,PIN_P13,LVDS,,,,Pass,F_SDO2_P,
F_SDO3_P,Input,PIN_L9,4,B4_N0,PIN_L9,LVDS,,,,Pass,F_SDO3_P(n),
F_SDO3_P(n),Input,,4,B4_N0,PIN_M10,LVDS,,,,Pass,F_SDO3_P,
F_SDR_DDR0,Output,PIN_M2,2,B2_N0,PIN_M2,2.5 V,,,,Pass,,
F_SDR_DDR1,Output,PIN_L1,2,B2_N0,PIN_L1,2.5 V,,,,Pass,,
F_SHDN,Output,PIN_J16,6,B6_N0,PIN_J16,3.3-V LVTTL,,,,Pass,,
F_SSN,Output,PIN_C10,8,B8_N0,PIN_C10,3.3-V LVTTL,,,,Pass,,
F_START1,Output,PIN_F2,1A,B1_N0,PIN_F2,3.3-V LVTTL,,,,Pass,,
F_START2,Output,PIN_F4,1A,B1_N0,PIN_F4,3.3-V LVTTL,,,,Pass,,
LVRESETN,Input,PIN_F10,7,B7_N0,PIN_F10,3.3-V LVTTL,,,,Pass,,
