

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Thu Mar 28 20:01:56 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  29.200 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 75 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_ln69_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add_ln69_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_1_loc = alloca i64 1"   --->   Operation 77 'alloca' 'lowfreq_accumulate_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_V_loc = alloca i64 1"   --->   Operation 78 'alloca' 'tmp_data_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_loc112 = alloca i64 1"   --->   Operation 79 'alloca' 'p_loc112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_loc111 = alloca i64 1"   --->   Operation 80 'alloca' 'p_loc111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_loc110 = alloca i64 1"   --->   Operation 81 'alloca' 'p_loc110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc109 = alloca i64 1"   --->   Operation 82 'alloca' 'p_loc109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_loc108 = alloca i64 1"   --->   Operation 83 'alloca' 'p_loc108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_loc107 = alloca i64 1"   --->   Operation 84 'alloca' 'p_loc107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_loc106 = alloca i64 1"   --->   Operation 85 'alloca' 'p_loc106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_loc105 = alloca i64 1"   --->   Operation 86 'alloca' 'p_loc105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_loc104 = alloca i64 1"   --->   Operation 87 'alloca' 'p_loc104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_loc103 = alloca i64 1"   --->   Operation 88 'alloca' 'p_loc103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_loc102 = alloca i64 1"   --->   Operation 89 'alloca' 'p_loc102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_loc101 = alloca i64 1"   --->   Operation 90 'alloca' 'p_loc101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_loc100 = alloca i64 1"   --->   Operation 91 'alloca' 'p_loc100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_loc99 = alloca i64 1"   --->   Operation 92 'alloca' 'p_loc99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_loc98 = alloca i64 1"   --->   Operation 93 'alloca' 'p_loc98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_loc97 = alloca i64 1"   --->   Operation 94 'alloca' 'p_loc97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_loc96 = alloca i64 1"   --->   Operation 95 'alloca' 'p_loc96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_loc95 = alloca i64 1"   --->   Operation 96 'alloca' 'p_loc95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_loc94 = alloca i64 1"   --->   Operation 97 'alloca' 'p_loc94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_loc93 = alloca i64 1"   --->   Operation 98 'alloca' 'p_loc93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_loc92 = alloca i64 1"   --->   Operation 99 'alloca' 'p_loc92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_loc91 = alloca i64 1"   --->   Operation 100 'alloca' 'p_loc91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_loc90 = alloca i64 1"   --->   Operation 101 'alloca' 'p_loc90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_loc89 = alloca i64 1"   --->   Operation 102 'alloca' 'p_loc89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_loc88 = alloca i64 1"   --->   Operation 103 'alloca' 'p_loc88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_loc87 = alloca i64 1"   --->   Operation 104 'alloca' 'p_loc87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc86 = alloca i64 1"   --->   Operation 105 'alloca' 'p_loc86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_loc85 = alloca i64 1"   --->   Operation 106 'alloca' 'p_loc85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_loc84 = alloca i64 1"   --->   Operation 107 'alloca' 'p_loc84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc83 = alloca i64 1"   --->   Operation 108 'alloca' 'p_loc83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_loc82 = alloca i64 1"   --->   Operation 109 'alloca' 'p_loc82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_loc81 = alloca i64 1"   --->   Operation 110 'alloca' 'p_loc81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_loc80 = alloca i64 1"   --->   Operation 111 'alloca' 'p_loc80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_loc79 = alloca i64 1"   --->   Operation 112 'alloca' 'p_loc79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_loc78 = alloca i64 1"   --->   Operation 113 'alloca' 'p_loc78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_loc77 = alloca i64 1"   --->   Operation 114 'alloca' 'p_loc77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_loc76 = alloca i64 1"   --->   Operation 115 'alloca' 'p_loc76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_loc75 = alloca i64 1"   --->   Operation 116 'alloca' 'p_loc75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_loc74 = alloca i64 1"   --->   Operation 117 'alloca' 'p_loc74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_loc73 = alloca i64 1"   --->   Operation 118 'alloca' 'p_loc73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_loc72 = alloca i64 1"   --->   Operation 119 'alloca' 'p_loc72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_loc71 = alloca i64 1"   --->   Operation 120 'alloca' 'p_loc71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_loc70 = alloca i64 1"   --->   Operation 121 'alloca' 'p_loc70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_loc69 = alloca i64 1"   --->   Operation 122 'alloca' 'p_loc69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_loc68 = alloca i64 1"   --->   Operation 123 'alloca' 'p_loc68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_loc67 = alloca i64 1"   --->   Operation 124 'alloca' 'p_loc67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_loc66 = alloca i64 1"   --->   Operation 125 'alloca' 'p_loc66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_loc65 = alloca i64 1"   --->   Operation 126 'alloca' 'p_loc65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_loc64 = alloca i64 1"   --->   Operation 127 'alloca' 'p_loc64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_loc63 = alloca i64 1"   --->   Operation 128 'alloca' 'p_loc63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_loc62 = alloca i64 1"   --->   Operation 129 'alloca' 'p_loc62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_loc61 = alloca i64 1"   --->   Operation 130 'alloca' 'p_loc61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_loc60 = alloca i64 1"   --->   Operation 131 'alloca' 'p_loc60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_loc59 = alloca i64 1"   --->   Operation 132 'alloca' 'p_loc59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_loc58 = alloca i64 1"   --->   Operation 133 'alloca' 'p_loc58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_loc57 = alloca i64 1"   --->   Operation 134 'alloca' 'p_loc57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 135 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63"   --->   Operation 136 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 137 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 138 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 29.2>
ST_2 : Operation 139 [7/7] (29.2ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 63"   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 29.2>
ST_3 : Operation 140 [6/7] (29.2ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 63"   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 29.2>
ST_4 : Operation 141 [5/7] (29.2ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 63"   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 29.2>
ST_5 : Operation 142 [4/7] (29.2ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 63"   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 29.2>
ST_6 : Operation 143 [3/7] (29.2ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 63"   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 29.2>
ST_7 : Operation 144 [2/7] (29.2ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 63"   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 29.2>
ST_8 : Operation 145 [1/7] (29.2ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 63"   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 29.2>
ST_9 : Operation 146 [1/1] (29.2ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 146 'read' 'gmem_addr_read' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 29.2>
ST_10 : Operation 147 [1/1] (29.2ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 147 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 29.2>
ST_11 : Operation 148 [1/1] (29.2ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 148 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 29.2>
ST_12 : Operation 149 [1/1] (29.2ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 149 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 29.2>
ST_13 : Operation 150 [1/1] (29.2ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 150 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 29.2>
ST_14 : Operation 151 [1/1] (29.2ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 151 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 29.2>
ST_15 : Operation 152 [1/1] (29.2ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 152 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 29.2>
ST_16 : Operation 153 [1/1] (29.2ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 153 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 29.2>
ST_17 : Operation 154 [1/1] (29.2ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 154 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 29.2>
ST_18 : Operation 155 [1/1] (29.2ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 155 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 29.2>
ST_19 : Operation 156 [1/1] (29.2ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 156 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 29.2>
ST_20 : Operation 157 [1/1] (29.2ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 157 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 29.2>
ST_21 : Operation 158 [1/1] (29.2ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 158 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 29.2>
ST_22 : Operation 159 [1/1] (29.2ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 159 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 29.2>
ST_23 : Operation 160 [1/1] (29.2ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 160 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 29.2>
ST_24 : Operation 161 [1/1] (29.2ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 161 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 29.2>
ST_25 : Operation 162 [1/1] (29.2ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 162 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 29.2>
ST_26 : Operation 163 [1/1] (29.2ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 163 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 29.2>
ST_27 : Operation 164 [1/1] (29.2ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 164 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 29.2>
ST_28 : Operation 165 [1/1] (29.2ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 165 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 29.2>
ST_29 : Operation 166 [1/1] (29.2ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 166 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 29.2>
ST_30 : Operation 167 [1/1] (29.2ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 167 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 29.2>
ST_31 : Operation 168 [1/1] (29.2ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 168 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 29.2>
ST_32 : Operation 169 [1/1] (29.2ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 169 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 29.2>
ST_33 : Operation 170 [1/1] (29.2ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 170 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 29.2>
ST_34 : Operation 171 [1/1] (29.2ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 171 'read' 'gmem_addr_read_25' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 29.2>
ST_35 : Operation 172 [1/1] (29.2ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 172 'read' 'gmem_addr_read_26' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 29.2>
ST_36 : Operation 173 [1/1] (29.2ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 173 'read' 'gmem_addr_read_27' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 29.2>
ST_37 : Operation 174 [1/1] (29.2ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 174 'read' 'gmem_addr_read_28' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 29.2>
ST_38 : Operation 175 [1/1] (29.2ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 175 'read' 'gmem_addr_read_29' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 29.2>
ST_39 : Operation 176 [1/1] (29.2ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 176 'read' 'gmem_addr_read_30' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 29.2>
ST_40 : Operation 177 [1/1] (29.2ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 177 'read' 'gmem_addr_read_31' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 29.2>
ST_41 : Operation 178 [1/1] (29.2ns)   --->   "%gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 178 'read' 'gmem_addr_read_32' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 29.2>
ST_42 : Operation 179 [1/1] (29.2ns)   --->   "%gmem_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 179 'read' 'gmem_addr_read_33' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 29.2>
ST_43 : Operation 180 [1/1] (29.2ns)   --->   "%gmem_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 180 'read' 'gmem_addr_read_34' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 29.2>
ST_44 : Operation 181 [1/1] (29.2ns)   --->   "%gmem_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 181 'read' 'gmem_addr_read_35' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 29.2>
ST_45 : Operation 182 [1/1] (29.2ns)   --->   "%gmem_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 182 'read' 'gmem_addr_read_36' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 29.2>
ST_46 : Operation 183 [1/1] (29.2ns)   --->   "%gmem_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 183 'read' 'gmem_addr_read_37' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 29.2>
ST_47 : Operation 184 [1/1] (29.2ns)   --->   "%gmem_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 184 'read' 'gmem_addr_read_38' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 29.2>
ST_48 : Operation 185 [1/1] (29.2ns)   --->   "%gmem_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 185 'read' 'gmem_addr_read_39' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 29.2>
ST_49 : Operation 186 [1/1] (29.2ns)   --->   "%gmem_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 186 'read' 'gmem_addr_read_40' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 29.2>
ST_50 : Operation 187 [1/1] (29.2ns)   --->   "%gmem_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 187 'read' 'gmem_addr_read_41' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 29.2>
ST_51 : Operation 188 [1/1] (29.2ns)   --->   "%gmem_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 188 'read' 'gmem_addr_read_42' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 29.2>
ST_52 : Operation 189 [1/1] (29.2ns)   --->   "%gmem_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 189 'read' 'gmem_addr_read_43' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 29.2>
ST_53 : Operation 190 [1/1] (29.2ns)   --->   "%gmem_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 190 'read' 'gmem_addr_read_44' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 29.2>
ST_54 : Operation 191 [1/1] (29.2ns)   --->   "%gmem_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 191 'read' 'gmem_addr_read_45' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 29.2>
ST_55 : Operation 192 [1/1] (29.2ns)   --->   "%gmem_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 192 'read' 'gmem_addr_read_46' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 29.2>
ST_56 : Operation 193 [1/1] (29.2ns)   --->   "%gmem_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 193 'read' 'gmem_addr_read_47' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 29.2>
ST_57 : Operation 194 [1/1] (29.2ns)   --->   "%gmem_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 194 'read' 'gmem_addr_read_48' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 29.2>
ST_58 : Operation 195 [1/1] (29.2ns)   --->   "%gmem_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 195 'read' 'gmem_addr_read_49' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 29.2>
ST_59 : Operation 196 [1/1] (29.2ns)   --->   "%gmem_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 196 'read' 'gmem_addr_read_50' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 29.2>
ST_60 : Operation 197 [1/1] (29.2ns)   --->   "%gmem_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 197 'read' 'gmem_addr_read_51' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 29.2>
ST_61 : Operation 198 [1/1] (29.2ns)   --->   "%gmem_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 198 'read' 'gmem_addr_read_52' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 29.2>
ST_62 : Operation 199 [1/1] (29.2ns)   --->   "%gmem_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 199 'read' 'gmem_addr_read_53' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 29.2>
ST_63 : Operation 200 [1/1] (29.2ns)   --->   "%gmem_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 200 'read' 'gmem_addr_read_54' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 29.2>
ST_64 : Operation 201 [1/1] (29.2ns)   --->   "%gmem_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 201 'read' 'gmem_addr_read_55' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 29.2>
ST_65 : Operation 202 [1/1] (29.2ns)   --->   "%gmem_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 202 'read' 'gmem_addr_read_56' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 29.2>
ST_66 : Operation 203 [1/1] (29.2ns)   --->   "%gmem_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 203 'read' 'gmem_addr_read_57' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 29.2>
ST_67 : Operation 204 [1/1] (29.2ns)   --->   "%gmem_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 204 'read' 'gmem_addr_read_58' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 29.2>
ST_68 : Operation 205 [1/1] (29.2ns)   --->   "%gmem_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 205 'read' 'gmem_addr_read_59' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 29.2>
ST_69 : Operation 206 [1/1] (29.2ns)   --->   "%gmem_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 206 'read' 'gmem_addr_read_60' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 29.2>
ST_70 : Operation 207 [1/1] (29.2ns)   --->   "%gmem_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 207 'read' 'gmem_addr_read_61' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 29.2>
ST_71 : Operation 208 [1/1] (29.2ns)   --->   "%gmem_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 208 'read' 'gmem_addr_read_62' <Predicate = true> <Delay = 29.2> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 21.6>
ST_72 : Operation 209 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_19_load = load i32 %lowfreq_shift_reg_19" [equalizer.cpp:42]   --->   Operation 209 'load' 'lowfreq_shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 210 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_18_load = load i32 %lowfreq_shift_reg_18" [equalizer.cpp:42]   --->   Operation 210 'load' 'lowfreq_shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 211 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_17_load = load i32 %lowfreq_shift_reg_17" [equalizer.cpp:42]   --->   Operation 211 'load' 'lowfreq_shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 212 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_16_load = load i32 %lowfreq_shift_reg_16" [equalizer.cpp:42]   --->   Operation 212 'load' 'lowfreq_shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 213 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_15_load = load i32 %lowfreq_shift_reg_15" [equalizer.cpp:42]   --->   Operation 213 'load' 'lowfreq_shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 214 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_14_load = load i32 %lowfreq_shift_reg_14" [equalizer.cpp:42]   --->   Operation 214 'load' 'lowfreq_shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 215 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_13_load = load i32 %lowfreq_shift_reg_13" [equalizer.cpp:42]   --->   Operation 215 'load' 'lowfreq_shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 216 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_12_load = load i32 %lowfreq_shift_reg_12" [equalizer.cpp:42]   --->   Operation 216 'load' 'lowfreq_shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 217 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_11_load = load i32 %lowfreq_shift_reg_11" [equalizer.cpp:42]   --->   Operation 217 'load' 'lowfreq_shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 218 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_10_load = load i32 %lowfreq_shift_reg_10" [equalizer.cpp:42]   --->   Operation 218 'load' 'lowfreq_shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 219 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_9_load = load i32 %lowfreq_shift_reg_9" [equalizer.cpp:42]   --->   Operation 219 'load' 'lowfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 220 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_8_load = load i32 %lowfreq_shift_reg_8" [equalizer.cpp:42]   --->   Operation 220 'load' 'lowfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 221 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_7_load = load i32 %lowfreq_shift_reg_7" [equalizer.cpp:42]   --->   Operation 221 'load' 'lowfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 222 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_6_load = load i32 %lowfreq_shift_reg_6" [equalizer.cpp:42]   --->   Operation 222 'load' 'lowfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 223 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_5_load = load i32 %lowfreq_shift_reg_5" [equalizer.cpp:42]   --->   Operation 223 'load' 'lowfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 224 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_4_load = load i32 %lowfreq_shift_reg_4" [equalizer.cpp:42]   --->   Operation 224 'load' 'lowfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 225 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_3_load = load i32 %lowfreq_shift_reg_3" [equalizer.cpp:42]   --->   Operation 225 'load' 'lowfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 226 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_2_load = load i32 %lowfreq_shift_reg_2" [equalizer.cpp:42]   --->   Operation 226 'load' 'lowfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 227 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_1_load = load i32 %lowfreq_shift_reg_1" [equalizer.cpp:42]   --->   Operation 227 'load' 'lowfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 228 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_0_load = load i32 %lowfreq_shift_reg_0" [equalizer.cpp:42]   --->   Operation 228 'load' 'lowfreq_shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 229 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_19_load = load i32 %midfreq_shift_reg_19" [equalizer.cpp:53]   --->   Operation 229 'load' 'midfreq_shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 230 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_18_load = load i32 %midfreq_shift_reg_18" [equalizer.cpp:53]   --->   Operation 230 'load' 'midfreq_shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 231 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_17_load = load i32 %midfreq_shift_reg_17" [equalizer.cpp:53]   --->   Operation 231 'load' 'midfreq_shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 232 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_16_load = load i32 %midfreq_shift_reg_16" [equalizer.cpp:53]   --->   Operation 232 'load' 'midfreq_shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 233 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_15_load = load i32 %midfreq_shift_reg_15" [equalizer.cpp:53]   --->   Operation 233 'load' 'midfreq_shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 234 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_14_load = load i32 %midfreq_shift_reg_14" [equalizer.cpp:53]   --->   Operation 234 'load' 'midfreq_shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 235 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_13_load = load i32 %midfreq_shift_reg_13" [equalizer.cpp:53]   --->   Operation 235 'load' 'midfreq_shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 236 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_12_load = load i32 %midfreq_shift_reg_12" [equalizer.cpp:53]   --->   Operation 236 'load' 'midfreq_shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 237 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_11_load = load i32 %midfreq_shift_reg_11" [equalizer.cpp:53]   --->   Operation 237 'load' 'midfreq_shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 238 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_10_load = load i32 %midfreq_shift_reg_10" [equalizer.cpp:53]   --->   Operation 238 'load' 'midfreq_shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 239 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_9_load = load i32 %midfreq_shift_reg_9" [equalizer.cpp:53]   --->   Operation 239 'load' 'midfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 240 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_8_load = load i32 %midfreq_shift_reg_8" [equalizer.cpp:53]   --->   Operation 240 'load' 'midfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 241 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_7_load = load i32 %midfreq_shift_reg_7" [equalizer.cpp:53]   --->   Operation 241 'load' 'midfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 242 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_6_load = load i32 %midfreq_shift_reg_6" [equalizer.cpp:53]   --->   Operation 242 'load' 'midfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 243 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_5_load = load i32 %midfreq_shift_reg_5" [equalizer.cpp:53]   --->   Operation 243 'load' 'midfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 244 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_4_load = load i32 %midfreq_shift_reg_4" [equalizer.cpp:53]   --->   Operation 244 'load' 'midfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 245 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_3_load = load i32 %midfreq_shift_reg_3" [equalizer.cpp:53]   --->   Operation 245 'load' 'midfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 246 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_2_load = load i32 %midfreq_shift_reg_2" [equalizer.cpp:53]   --->   Operation 246 'load' 'midfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 247 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_1_load = load i32 %midfreq_shift_reg_1" [equalizer.cpp:53]   --->   Operation 247 'load' 'midfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 248 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_0_load = load i32 %midfreq_shift_reg_0" [equalizer.cpp:53]   --->   Operation 248 'load' 'midfreq_shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 249 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_19_load = load i32 %highfreq_shift_reg_19" [equalizer.cpp:64]   --->   Operation 249 'load' 'highfreq_shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 250 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_18_load = load i32 %highfreq_shift_reg_18" [equalizer.cpp:64]   --->   Operation 250 'load' 'highfreq_shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 251 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_17_load = load i32 %highfreq_shift_reg_17" [equalizer.cpp:64]   --->   Operation 251 'load' 'highfreq_shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 252 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_16_load = load i32 %highfreq_shift_reg_16" [equalizer.cpp:64]   --->   Operation 252 'load' 'highfreq_shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 253 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_15_load = load i32 %highfreq_shift_reg_15" [equalizer.cpp:64]   --->   Operation 253 'load' 'highfreq_shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 254 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_14_load = load i32 %highfreq_shift_reg_14" [equalizer.cpp:64]   --->   Operation 254 'load' 'highfreq_shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 255 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_13_load = load i32 %highfreq_shift_reg_13" [equalizer.cpp:64]   --->   Operation 255 'load' 'highfreq_shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 256 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_12_load = load i32 %highfreq_shift_reg_12" [equalizer.cpp:64]   --->   Operation 256 'load' 'highfreq_shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 257 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_11_load = load i32 %highfreq_shift_reg_11" [equalizer.cpp:64]   --->   Operation 257 'load' 'highfreq_shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 258 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_10_load = load i32 %highfreq_shift_reg_10" [equalizer.cpp:64]   --->   Operation 258 'load' 'highfreq_shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 259 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_9_load = load i32 %highfreq_shift_reg_9" [equalizer.cpp:64]   --->   Operation 259 'load' 'highfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 260 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_8_load = load i32 %highfreq_shift_reg_8" [equalizer.cpp:64]   --->   Operation 260 'load' 'highfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 261 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_7_load = load i32 %highfreq_shift_reg_7" [equalizer.cpp:64]   --->   Operation 261 'load' 'highfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 262 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_6_load = load i32 %highfreq_shift_reg_6" [equalizer.cpp:64]   --->   Operation 262 'load' 'highfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 263 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_5_load = load i32 %highfreq_shift_reg_5" [equalizer.cpp:64]   --->   Operation 263 'load' 'highfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 264 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_4_load = load i32 %highfreq_shift_reg_4" [equalizer.cpp:64]   --->   Operation 264 'load' 'highfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 265 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_3_load = load i32 %highfreq_shift_reg_3" [equalizer.cpp:64]   --->   Operation 265 'load' 'highfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 266 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_2_load = load i32 %highfreq_shift_reg_2" [equalizer.cpp:64]   --->   Operation 266 'load' 'highfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 267 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_1_load = load i32 %highfreq_shift_reg_1" [equalizer.cpp:64]   --->   Operation 267 'load' 'highfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 268 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_0_load = load i32 %highfreq_shift_reg_0" [equalizer.cpp:64]   --->   Operation 268 'load' 'highfreq_shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 269 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 269 'wait' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 270 [2/2] (21.6ns)   --->   "%call_ln64 = call void @equalizer_Pipeline_FILTER_LOOP, i32 %highfreq_shift_reg_0_load, i32 %highfreq_shift_reg_1_load, i32 %highfreq_shift_reg_2_load, i32 %highfreq_shift_reg_3_load, i32 %highfreq_shift_reg_4_load, i32 %highfreq_shift_reg_5_load, i32 %highfreq_shift_reg_6_load, i32 %highfreq_shift_reg_7_load, i32 %highfreq_shift_reg_8_load, i32 %highfreq_shift_reg_9_load, i32 %highfreq_shift_reg_10_load, i32 %highfreq_shift_reg_11_load, i32 %highfreq_shift_reg_12_load, i32 %highfreq_shift_reg_13_load, i32 %highfreq_shift_reg_14_load, i32 %highfreq_shift_reg_15_load, i32 %highfreq_shift_reg_16_load, i32 %highfreq_shift_reg_17_load, i32 %highfreq_shift_reg_18_load, i32 %highfreq_shift_reg_19_load, i32 %midfreq_shift_reg_0_load, i32 %midfreq_shift_reg_1_load, i32 %midfreq_shift_reg_2_load, i32 %midfreq_shift_reg_3_load, i32 %midfreq_shift_reg_4_load, i32 %midfreq_shift_reg_5_load, i32 %midfreq_shift_reg_6_load, i32 %midfreq_shift_reg_7_load, i32 %midfreq_shift_reg_8_load, i32 %midfreq_shift_reg_9_load, i32 %midfreq_shift_reg_10_load, i32 %midfreq_shift_reg_11_load, i32 %midfreq_shift_reg_12_load, i32 %midfreq_shift_reg_13_load, i32 %midfreq_shift_reg_14_load, i32 %midfreq_shift_reg_15_load, i32 %midfreq_shift_reg_16_load, i32 %midfreq_shift_reg_17_load, i32 %midfreq_shift_reg_18_load, i32 %midfreq_shift_reg_19_load, i32 %lowfreq_shift_reg_0_load, i32 %lowfreq_shift_reg_1_load, i32 %lowfreq_shift_reg_2_load, i32 %lowfreq_shift_reg_3_load, i32 %lowfreq_shift_reg_4_load, i32 %lowfreq_shift_reg_5_load, i32 %lowfreq_shift_reg_6_load, i32 %lowfreq_shift_reg_7_load, i32 %lowfreq_shift_reg_8_load, i32 %lowfreq_shift_reg_9_load, i32 %lowfreq_shift_reg_10_load, i32 %lowfreq_shift_reg_11_load, i32 %lowfreq_shift_reg_12_load, i32 %lowfreq_shift_reg_13_load, i32 %lowfreq_shift_reg_14_load, i32 %lowfreq_shift_reg_15_load, i32 %lowfreq_shift_reg_16_load, i32 %lowfreq_shift_reg_17_load, i32 %lowfreq_shift_reg_18_load, i32 %lowfreq_shift_reg_19_load, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i1 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i1 %SIGNAL_IN_V_id_V, i1 %SIGNAL_IN_V_dest_V, i32 %gmem_addr_read_20, i32 %gmem_addr_read_19, i32 %gmem_addr_read_18, i32 %gmem_addr_read_17, i32 %gmem_addr_read_16, i32 %gmem_addr_read_15, i32 %gmem_addr_read_14, i32 %gmem_addr_read_13, i32 %gmem_addr_read_12, i32 %gmem_addr_read_11, i32 %gmem_addr_read_10, i32 %gmem_addr_read_9, i32 %gmem_addr_read_8, i32 %gmem_addr_read_7, i32 %gmem_addr_read_6, i32 %gmem_addr_read_5, i32 %gmem_addr_read_4, i32 %gmem_addr_read_3, i32 %gmem_addr_read_2, i32 %gmem_addr_read_1, i32 %gmem_addr_read, i32 %gmem_addr_read_41, i32 %gmem_addr_read_40, i32 %gmem_addr_read_39, i32 %gmem_addr_read_38, i32 %gmem_addr_read_37, i32 %gmem_addr_read_36, i32 %gmem_addr_read_35, i32 %gmem_addr_read_34, i32 %gmem_addr_read_33, i32 %gmem_addr_read_32, i32 %gmem_addr_read_31, i32 %gmem_addr_read_30, i32 %gmem_addr_read_29, i32 %gmem_addr_read_28, i32 %gmem_addr_read_27, i32 %gmem_addr_read_26, i32 %gmem_addr_read_25, i32 %gmem_addr_read_24, i32 %gmem_addr_read_23, i32 %gmem_addr_read_22, i32 %gmem_addr_read_21, i32 %gmem_addr_read_62, i32 %gmem_addr_read_61, i32 %gmem_addr_read_60, i32 %gmem_addr_read_59, i32 %gmem_addr_read_58, i32 %gmem_addr_read_57, i32 %gmem_addr_read_56, i32 %gmem_addr_read_55, i32 %gmem_addr_read_54, i32 %gmem_addr_read_53, i32 %gmem_addr_read_52, i32 %gmem_addr_read_51, i32 %gmem_addr_read_50, i32 %gmem_addr_read_49, i32 %gmem_addr_read_48, i32 %gmem_addr_read_47, i32 %gmem_addr_read_46, i32 %gmem_addr_read_45, i32 %gmem_addr_read_44, i32 %gmem_addr_read_43, i32 %gmem_addr_read_42, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i1 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i1 %SIGNAL_OUT_V_id_V, i1 %SIGNAL_OUT_V_dest_V, i32 %p_loc, i32 %p_loc57, i32 %p_loc58, i32 %p_loc59, i32 %p_loc60, i32 %p_loc61, i32 %p_loc62, i32 %p_loc63, i32 %p_loc64, i32 %p_loc65, i32 %p_loc66, i32 %p_loc67, i32 %p_loc68, i32 %p_loc69, i32 %p_loc70, i32 %p_loc71, i32 %p_loc72, i32 %p_loc73, i32 %p_loc74, i32 %p_loc75, i32 %p_loc76, i32 %p_loc77, i32 %p_loc78, i32 %p_loc79, i32 %p_loc80, i32 %p_loc81, i32 %p_loc82, i32 %p_loc83, i32 %p_loc84, i32 %p_loc85, i32 %p_loc86, i32 %p_loc87, i32 %p_loc88, i32 %p_loc89, i32 %p_loc90, i32 %p_loc91, i32 %p_loc92, i32 %p_loc93, i32 %p_loc94, i32 %p_loc95, i32 %p_loc96, i32 %p_loc97, i32 %p_loc98, i32 %p_loc99, i32 %p_loc100, i32 %p_loc101, i32 %p_loc102, i32 %p_loc103, i32 %p_loc104, i32 %p_loc105, i32 %p_loc106, i32 %p_loc107, i32 %p_loc108, i32 %p_loc109, i32 %p_loc110, i32 %p_loc111, i32 %p_loc112, i32 %tmp_data_V_loc, i32 %lowfreq_accumulate_1_loc, i32 %add_ln69_loc" [equalizer.cpp:64]   --->   Operation 270 'call' 'call_ln64' <Predicate = true> <Delay = 21.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 28.5>
ST_73 : Operation 271 [1/2] (28.5ns)   --->   "%call_ln64 = call void @equalizer_Pipeline_FILTER_LOOP, i32 %highfreq_shift_reg_0_load, i32 %highfreq_shift_reg_1_load, i32 %highfreq_shift_reg_2_load, i32 %highfreq_shift_reg_3_load, i32 %highfreq_shift_reg_4_load, i32 %highfreq_shift_reg_5_load, i32 %highfreq_shift_reg_6_load, i32 %highfreq_shift_reg_7_load, i32 %highfreq_shift_reg_8_load, i32 %highfreq_shift_reg_9_load, i32 %highfreq_shift_reg_10_load, i32 %highfreq_shift_reg_11_load, i32 %highfreq_shift_reg_12_load, i32 %highfreq_shift_reg_13_load, i32 %highfreq_shift_reg_14_load, i32 %highfreq_shift_reg_15_load, i32 %highfreq_shift_reg_16_load, i32 %highfreq_shift_reg_17_load, i32 %highfreq_shift_reg_18_load, i32 %highfreq_shift_reg_19_load, i32 %midfreq_shift_reg_0_load, i32 %midfreq_shift_reg_1_load, i32 %midfreq_shift_reg_2_load, i32 %midfreq_shift_reg_3_load, i32 %midfreq_shift_reg_4_load, i32 %midfreq_shift_reg_5_load, i32 %midfreq_shift_reg_6_load, i32 %midfreq_shift_reg_7_load, i32 %midfreq_shift_reg_8_load, i32 %midfreq_shift_reg_9_load, i32 %midfreq_shift_reg_10_load, i32 %midfreq_shift_reg_11_load, i32 %midfreq_shift_reg_12_load, i32 %midfreq_shift_reg_13_load, i32 %midfreq_shift_reg_14_load, i32 %midfreq_shift_reg_15_load, i32 %midfreq_shift_reg_16_load, i32 %midfreq_shift_reg_17_load, i32 %midfreq_shift_reg_18_load, i32 %midfreq_shift_reg_19_load, i32 %lowfreq_shift_reg_0_load, i32 %lowfreq_shift_reg_1_load, i32 %lowfreq_shift_reg_2_load, i32 %lowfreq_shift_reg_3_load, i32 %lowfreq_shift_reg_4_load, i32 %lowfreq_shift_reg_5_load, i32 %lowfreq_shift_reg_6_load, i32 %lowfreq_shift_reg_7_load, i32 %lowfreq_shift_reg_8_load, i32 %lowfreq_shift_reg_9_load, i32 %lowfreq_shift_reg_10_load, i32 %lowfreq_shift_reg_11_load, i32 %lowfreq_shift_reg_12_load, i32 %lowfreq_shift_reg_13_load, i32 %lowfreq_shift_reg_14_load, i32 %lowfreq_shift_reg_15_load, i32 %lowfreq_shift_reg_16_load, i32 %lowfreq_shift_reg_17_load, i32 %lowfreq_shift_reg_18_load, i32 %lowfreq_shift_reg_19_load, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i1 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i1 %SIGNAL_IN_V_id_V, i1 %SIGNAL_IN_V_dest_V, i32 %gmem_addr_read_20, i32 %gmem_addr_read_19, i32 %gmem_addr_read_18, i32 %gmem_addr_read_17, i32 %gmem_addr_read_16, i32 %gmem_addr_read_15, i32 %gmem_addr_read_14, i32 %gmem_addr_read_13, i32 %gmem_addr_read_12, i32 %gmem_addr_read_11, i32 %gmem_addr_read_10, i32 %gmem_addr_read_9, i32 %gmem_addr_read_8, i32 %gmem_addr_read_7, i32 %gmem_addr_read_6, i32 %gmem_addr_read_5, i32 %gmem_addr_read_4, i32 %gmem_addr_read_3, i32 %gmem_addr_read_2, i32 %gmem_addr_read_1, i32 %gmem_addr_read, i32 %gmem_addr_read_41, i32 %gmem_addr_read_40, i32 %gmem_addr_read_39, i32 %gmem_addr_read_38, i32 %gmem_addr_read_37, i32 %gmem_addr_read_36, i32 %gmem_addr_read_35, i32 %gmem_addr_read_34, i32 %gmem_addr_read_33, i32 %gmem_addr_read_32, i32 %gmem_addr_read_31, i32 %gmem_addr_read_30, i32 %gmem_addr_read_29, i32 %gmem_addr_read_28, i32 %gmem_addr_read_27, i32 %gmem_addr_read_26, i32 %gmem_addr_read_25, i32 %gmem_addr_read_24, i32 %gmem_addr_read_23, i32 %gmem_addr_read_22, i32 %gmem_addr_read_21, i32 %gmem_addr_read_62, i32 %gmem_addr_read_61, i32 %gmem_addr_read_60, i32 %gmem_addr_read_59, i32 %gmem_addr_read_58, i32 %gmem_addr_read_57, i32 %gmem_addr_read_56, i32 %gmem_addr_read_55, i32 %gmem_addr_read_54, i32 %gmem_addr_read_53, i32 %gmem_addr_read_52, i32 %gmem_addr_read_51, i32 %gmem_addr_read_50, i32 %gmem_addr_read_49, i32 %gmem_addr_read_48, i32 %gmem_addr_read_47, i32 %gmem_addr_read_46, i32 %gmem_addr_read_45, i32 %gmem_addr_read_44, i32 %gmem_addr_read_43, i32 %gmem_addr_read_42, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i1 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i1 %SIGNAL_OUT_V_id_V, i1 %SIGNAL_OUT_V_dest_V, i32 %p_loc, i32 %p_loc57, i32 %p_loc58, i32 %p_loc59, i32 %p_loc60, i32 %p_loc61, i32 %p_loc62, i32 %p_loc63, i32 %p_loc64, i32 %p_loc65, i32 %p_loc66, i32 %p_loc67, i32 %p_loc68, i32 %p_loc69, i32 %p_loc70, i32 %p_loc71, i32 %p_loc72, i32 %p_loc73, i32 %p_loc74, i32 %p_loc75, i32 %p_loc76, i32 %p_loc77, i32 %p_loc78, i32 %p_loc79, i32 %p_loc80, i32 %p_loc81, i32 %p_loc82, i32 %p_loc83, i32 %p_loc84, i32 %p_loc85, i32 %p_loc86, i32 %p_loc87, i32 %p_loc88, i32 %p_loc89, i32 %p_loc90, i32 %p_loc91, i32 %p_loc92, i32 %p_loc93, i32 %p_loc94, i32 %p_loc95, i32 %p_loc96, i32 %p_loc97, i32 %p_loc98, i32 %p_loc99, i32 %p_loc100, i32 %p_loc101, i32 %p_loc102, i32 %p_loc103, i32 %p_loc104, i32 %p_loc105, i32 %p_loc106, i32 %p_loc107, i32 %p_loc108, i32 %p_loc109, i32 %p_loc110, i32 %p_loc111, i32 %p_loc112, i32 %tmp_data_V_loc, i32 %lowfreq_accumulate_1_loc, i32 %add_ln69_loc" [equalizer.cpp:64]   --->   Operation 271 'call' 'call_ln64' <Predicate = true> <Delay = 28.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 272 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [equalizer.cpp:14]   --->   Operation 272 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 99, void @empty_6, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i1 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i1 %SIGNAL_IN_V_id_V, i1 %SIGNAL_IN_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_IN_V_data_V"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_keep_V"   --->   Operation 277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 278 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_strb_V"   --->   Operation 278 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_IN_V_user_V"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_IN_V_last_V"   --->   Operation 280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 281 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_IN_V_id_V"   --->   Operation 281 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_IN_V_dest_V"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i1 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i1 %SIGNAL_OUT_V_id_V, i1 %SIGNAL_OUT_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_OUT_V_data_V"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_keep_V"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_strb_V"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_OUT_V_user_V"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_OUT_V_last_V"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_OUT_V_id_V"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_OUT_V_dest_V"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_1, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_1, i32 4294967295, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 294 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 294 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 295 [1/1] (0.00ns)   --->   "%p_loc57_load = load i32 %p_loc57"   --->   Operation 295 'load' 'p_loc57_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 296 [1/1] (0.00ns)   --->   "%p_loc58_load = load i32 %p_loc58"   --->   Operation 296 'load' 'p_loc58_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (0.00ns)   --->   "%p_loc59_load = load i32 %p_loc59"   --->   Operation 297 'load' 'p_loc59_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 298 [1/1] (0.00ns)   --->   "%p_loc60_load = load i32 %p_loc60"   --->   Operation 298 'load' 'p_loc60_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 299 [1/1] (0.00ns)   --->   "%p_loc61_load = load i32 %p_loc61"   --->   Operation 299 'load' 'p_loc61_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 300 [1/1] (0.00ns)   --->   "%p_loc62_load = load i32 %p_loc62"   --->   Operation 300 'load' 'p_loc62_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 301 [1/1] (0.00ns)   --->   "%p_loc63_load = load i32 %p_loc63"   --->   Operation 301 'load' 'p_loc63_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 302 [1/1] (0.00ns)   --->   "%p_loc64_load = load i32 %p_loc64"   --->   Operation 302 'load' 'p_loc64_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 303 [1/1] (0.00ns)   --->   "%p_loc65_load = load i32 %p_loc65"   --->   Operation 303 'load' 'p_loc65_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 304 [1/1] (0.00ns)   --->   "%p_loc66_load = load i32 %p_loc66"   --->   Operation 304 'load' 'p_loc66_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 305 [1/1] (0.00ns)   --->   "%p_loc67_load = load i32 %p_loc67"   --->   Operation 305 'load' 'p_loc67_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 306 [1/1] (0.00ns)   --->   "%p_loc68_load = load i32 %p_loc68"   --->   Operation 306 'load' 'p_loc68_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 307 [1/1] (0.00ns)   --->   "%p_loc69_load = load i32 %p_loc69"   --->   Operation 307 'load' 'p_loc69_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 308 [1/1] (0.00ns)   --->   "%p_loc70_load = load i32 %p_loc70"   --->   Operation 308 'load' 'p_loc70_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 309 [1/1] (0.00ns)   --->   "%p_loc71_load = load i32 %p_loc71"   --->   Operation 309 'load' 'p_loc71_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 310 [1/1] (0.00ns)   --->   "%p_loc72_load = load i32 %p_loc72"   --->   Operation 310 'load' 'p_loc72_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 311 [1/1] (0.00ns)   --->   "%p_loc73_load = load i32 %p_loc73"   --->   Operation 311 'load' 'p_loc73_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 312 [1/1] (0.00ns)   --->   "%p_loc74_load = load i32 %p_loc74"   --->   Operation 312 'load' 'p_loc74_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 313 [1/1] (0.00ns)   --->   "%p_loc75_load = load i32 %p_loc75"   --->   Operation 313 'load' 'p_loc75_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 314 [1/1] (0.00ns)   --->   "%p_loc76_load = load i32 %p_loc76"   --->   Operation 314 'load' 'p_loc76_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 315 [1/1] (0.00ns)   --->   "%p_loc77_load = load i32 %p_loc77"   --->   Operation 315 'load' 'p_loc77_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 316 [1/1] (0.00ns)   --->   "%p_loc78_load = load i32 %p_loc78"   --->   Operation 316 'load' 'p_loc78_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 317 [1/1] (0.00ns)   --->   "%p_loc79_load = load i32 %p_loc79"   --->   Operation 317 'load' 'p_loc79_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 318 [1/1] (0.00ns)   --->   "%p_loc80_load = load i32 %p_loc80"   --->   Operation 318 'load' 'p_loc80_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 319 [1/1] (0.00ns)   --->   "%p_loc81_load = load i32 %p_loc81"   --->   Operation 319 'load' 'p_loc81_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 320 [1/1] (0.00ns)   --->   "%p_loc82_load = load i32 %p_loc82"   --->   Operation 320 'load' 'p_loc82_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 321 [1/1] (0.00ns)   --->   "%p_loc83_load = load i32 %p_loc83"   --->   Operation 321 'load' 'p_loc83_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 322 [1/1] (0.00ns)   --->   "%p_loc84_load = load i32 %p_loc84"   --->   Operation 322 'load' 'p_loc84_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 323 [1/1] (0.00ns)   --->   "%p_loc85_load = load i32 %p_loc85"   --->   Operation 323 'load' 'p_loc85_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 324 [1/1] (0.00ns)   --->   "%p_loc86_load = load i32 %p_loc86"   --->   Operation 324 'load' 'p_loc86_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 325 [1/1] (0.00ns)   --->   "%p_loc87_load = load i32 %p_loc87"   --->   Operation 325 'load' 'p_loc87_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 326 [1/1] (0.00ns)   --->   "%p_loc88_load = load i32 %p_loc88"   --->   Operation 326 'load' 'p_loc88_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 327 [1/1] (0.00ns)   --->   "%p_loc89_load = load i32 %p_loc89"   --->   Operation 327 'load' 'p_loc89_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 328 [1/1] (0.00ns)   --->   "%p_loc90_load = load i32 %p_loc90"   --->   Operation 328 'load' 'p_loc90_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 329 [1/1] (0.00ns)   --->   "%p_loc91_load = load i32 %p_loc91"   --->   Operation 329 'load' 'p_loc91_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 330 [1/1] (0.00ns)   --->   "%p_loc92_load = load i32 %p_loc92"   --->   Operation 330 'load' 'p_loc92_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 331 [1/1] (0.00ns)   --->   "%p_loc93_load = load i32 %p_loc93"   --->   Operation 331 'load' 'p_loc93_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 332 [1/1] (0.00ns)   --->   "%p_loc94_load = load i32 %p_loc94"   --->   Operation 332 'load' 'p_loc94_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 333 [1/1] (0.00ns)   --->   "%p_loc95_load = load i32 %p_loc95"   --->   Operation 333 'load' 'p_loc95_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 334 [1/1] (0.00ns)   --->   "%p_loc96_load = load i32 %p_loc96"   --->   Operation 334 'load' 'p_loc96_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 335 [1/1] (0.00ns)   --->   "%p_loc97_load = load i32 %p_loc97"   --->   Operation 335 'load' 'p_loc97_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 336 [1/1] (0.00ns)   --->   "%p_loc98_load = load i32 %p_loc98"   --->   Operation 336 'load' 'p_loc98_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 337 [1/1] (0.00ns)   --->   "%p_loc99_load = load i32 %p_loc99"   --->   Operation 337 'load' 'p_loc99_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 338 [1/1] (0.00ns)   --->   "%p_loc100_load = load i32 %p_loc100"   --->   Operation 338 'load' 'p_loc100_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 339 [1/1] (0.00ns)   --->   "%p_loc101_load = load i32 %p_loc101"   --->   Operation 339 'load' 'p_loc101_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 340 [1/1] (0.00ns)   --->   "%p_loc102_load = load i32 %p_loc102"   --->   Operation 340 'load' 'p_loc102_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 341 [1/1] (0.00ns)   --->   "%p_loc103_load = load i32 %p_loc103"   --->   Operation 341 'load' 'p_loc103_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 342 [1/1] (0.00ns)   --->   "%p_loc104_load = load i32 %p_loc104"   --->   Operation 342 'load' 'p_loc104_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 343 [1/1] (0.00ns)   --->   "%p_loc105_load = load i32 %p_loc105"   --->   Operation 343 'load' 'p_loc105_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 344 [1/1] (0.00ns)   --->   "%p_loc106_load = load i32 %p_loc106"   --->   Operation 344 'load' 'p_loc106_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 345 [1/1] (0.00ns)   --->   "%p_loc107_load = load i32 %p_loc107"   --->   Operation 345 'load' 'p_loc107_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 346 [1/1] (0.00ns)   --->   "%p_loc108_load = load i32 %p_loc108"   --->   Operation 346 'load' 'p_loc108_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 347 [1/1] (0.00ns)   --->   "%p_loc109_load = load i32 %p_loc109"   --->   Operation 347 'load' 'p_loc109_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 348 [1/1] (0.00ns)   --->   "%p_loc110_load = load i32 %p_loc110"   --->   Operation 348 'load' 'p_loc110_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 349 [1/1] (0.00ns)   --->   "%p_loc111_load = load i32 %p_loc111"   --->   Operation 349 'load' 'p_loc111_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 350 [1/1] (0.00ns)   --->   "%p_loc112_load = load i32 %p_loc112"   --->   Operation 350 'load' 'p_loc112_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_data_V_loc_load = load i32 %tmp_data_V_loc"   --->   Operation 351 'load' 'tmp_data_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 352 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_1_loc_load = load i32 %lowfreq_accumulate_1_loc"   --->   Operation 352 'load' 'lowfreq_accumulate_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 353 [1/1] (0.00ns)   --->   "%add_ln69_loc_load = load i32 %add_ln69_loc"   --->   Operation 353 'load' 'add_ln69_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc112_load, i32 %lowfreq_shift_reg_19" [equalizer.cpp:42]   --->   Operation 354 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc111_load, i32 %lowfreq_shift_reg_18" [equalizer.cpp:42]   --->   Operation 355 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc110_load, i32 %lowfreq_shift_reg_17" [equalizer.cpp:42]   --->   Operation 356 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc109_load, i32 %lowfreq_shift_reg_16" [equalizer.cpp:42]   --->   Operation 357 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc108_load, i32 %lowfreq_shift_reg_15" [equalizer.cpp:42]   --->   Operation 358 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc107_load, i32 %lowfreq_shift_reg_14" [equalizer.cpp:42]   --->   Operation 359 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc106_load, i32 %lowfreq_shift_reg_13" [equalizer.cpp:42]   --->   Operation 360 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc105_load, i32 %lowfreq_shift_reg_12" [equalizer.cpp:42]   --->   Operation 361 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc104_load, i32 %lowfreq_shift_reg_11" [equalizer.cpp:42]   --->   Operation 362 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc103_load, i32 %lowfreq_shift_reg_10" [equalizer.cpp:42]   --->   Operation 363 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 364 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc102_load, i32 %lowfreq_shift_reg_9" [equalizer.cpp:42]   --->   Operation 364 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc101_load, i32 %lowfreq_shift_reg_8" [equalizer.cpp:42]   --->   Operation 365 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc100_load, i32 %lowfreq_shift_reg_7" [equalizer.cpp:42]   --->   Operation 366 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc99_load, i32 %lowfreq_shift_reg_6" [equalizer.cpp:42]   --->   Operation 367 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc98_load, i32 %lowfreq_shift_reg_5" [equalizer.cpp:42]   --->   Operation 368 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc97_load, i32 %lowfreq_shift_reg_4" [equalizer.cpp:42]   --->   Operation 369 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc96_load, i32 %lowfreq_shift_reg_3" [equalizer.cpp:42]   --->   Operation 370 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc95_load, i32 %lowfreq_shift_reg_2" [equalizer.cpp:42]   --->   Operation 371 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %p_loc94_load, i32 %lowfreq_shift_reg_1" [equalizer.cpp:42]   --->   Operation 372 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %tmp_data_V_loc_load, i32 %lowfreq_shift_reg_0" [equalizer.cpp:42]   --->   Operation 373 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc93_load, i32 %midfreq_shift_reg_19" [equalizer.cpp:53]   --->   Operation 374 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc92_load, i32 %midfreq_shift_reg_18" [equalizer.cpp:53]   --->   Operation 375 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc91_load, i32 %midfreq_shift_reg_17" [equalizer.cpp:53]   --->   Operation 376 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc90_load, i32 %midfreq_shift_reg_16" [equalizer.cpp:53]   --->   Operation 377 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc89_load, i32 %midfreq_shift_reg_15" [equalizer.cpp:53]   --->   Operation 378 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc88_load, i32 %midfreq_shift_reg_14" [equalizer.cpp:53]   --->   Operation 379 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc87_load, i32 %midfreq_shift_reg_13" [equalizer.cpp:53]   --->   Operation 380 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc86_load, i32 %midfreq_shift_reg_12" [equalizer.cpp:53]   --->   Operation 381 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc85_load, i32 %midfreq_shift_reg_11" [equalizer.cpp:53]   --->   Operation 382 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc84_load, i32 %midfreq_shift_reg_10" [equalizer.cpp:53]   --->   Operation 383 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc83_load, i32 %midfreq_shift_reg_9" [equalizer.cpp:53]   --->   Operation 384 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc82_load, i32 %midfreq_shift_reg_8" [equalizer.cpp:53]   --->   Operation 385 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc81_load, i32 %midfreq_shift_reg_7" [equalizer.cpp:53]   --->   Operation 386 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc80_load, i32 %midfreq_shift_reg_6" [equalizer.cpp:53]   --->   Operation 387 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc79_load, i32 %midfreq_shift_reg_5" [equalizer.cpp:53]   --->   Operation 388 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc78_load, i32 %midfreq_shift_reg_4" [equalizer.cpp:53]   --->   Operation 389 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc77_load, i32 %midfreq_shift_reg_3" [equalizer.cpp:53]   --->   Operation 390 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc76_load, i32 %midfreq_shift_reg_2" [equalizer.cpp:53]   --->   Operation 391 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %p_loc75_load, i32 %midfreq_shift_reg_1" [equalizer.cpp:53]   --->   Operation 392 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 393 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %lowfreq_accumulate_1_loc_load, i32 %midfreq_shift_reg_0" [equalizer.cpp:53]   --->   Operation 393 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc74_load, i32 %highfreq_shift_reg_19" [equalizer.cpp:64]   --->   Operation 394 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 395 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc73_load, i32 %highfreq_shift_reg_18" [equalizer.cpp:64]   --->   Operation 395 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc72_load, i32 %highfreq_shift_reg_17" [equalizer.cpp:64]   --->   Operation 396 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 397 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc71_load, i32 %highfreq_shift_reg_16" [equalizer.cpp:64]   --->   Operation 397 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc70_load, i32 %highfreq_shift_reg_15" [equalizer.cpp:64]   --->   Operation 398 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 399 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc69_load, i32 %highfreq_shift_reg_14" [equalizer.cpp:64]   --->   Operation 399 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 400 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc68_load, i32 %highfreq_shift_reg_13" [equalizer.cpp:64]   --->   Operation 400 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 401 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc67_load, i32 %highfreq_shift_reg_12" [equalizer.cpp:64]   --->   Operation 401 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc66_load, i32 %highfreq_shift_reg_11" [equalizer.cpp:64]   --->   Operation 402 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc65_load, i32 %highfreq_shift_reg_10" [equalizer.cpp:64]   --->   Operation 403 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 404 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc64_load, i32 %highfreq_shift_reg_9" [equalizer.cpp:64]   --->   Operation 404 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 405 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc63_load, i32 %highfreq_shift_reg_8" [equalizer.cpp:64]   --->   Operation 405 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 406 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc62_load, i32 %highfreq_shift_reg_7" [equalizer.cpp:64]   --->   Operation 406 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 407 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc61_load, i32 %highfreq_shift_reg_6" [equalizer.cpp:64]   --->   Operation 407 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 408 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc60_load, i32 %highfreq_shift_reg_5" [equalizer.cpp:64]   --->   Operation 408 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 409 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc59_load, i32 %highfreq_shift_reg_4" [equalizer.cpp:64]   --->   Operation 409 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 410 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc58_load, i32 %highfreq_shift_reg_3" [equalizer.cpp:64]   --->   Operation 410 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 411 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc57_load, i32 %highfreq_shift_reg_2" [equalizer.cpp:64]   --->   Operation 411 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 412 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %p_loc_load, i32 %highfreq_shift_reg_1" [equalizer.cpp:64]   --->   Operation 412 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 413 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %add_ln69_loc_load, i32 %highfreq_shift_reg_0" [equalizer.cpp:64]   --->   Operation 413 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 414 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [equalizer.cpp:87]   --->   Operation 414 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('coefs_read') on port 'coefs' [77]  (1 ns)

 <State 2>: 29.2ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [163]  (29.2 ns)

 <State 3>: 29.2ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [163]  (29.2 ns)

 <State 4>: 29.2ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [163]  (29.2 ns)

 <State 5>: 29.2ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [163]  (29.2 ns)

 <State 6>: 29.2ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [163]  (29.2 ns)

 <State 7>: 29.2ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [163]  (29.2 ns)

 <State 8>: 29.2ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [163]  (29.2 ns)

 <State 9>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [164]  (29.2 ns)

 <State 10>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1') on port 'gmem' [165]  (29.2 ns)

 <State 11>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2') on port 'gmem' [166]  (29.2 ns)

 <State 12>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3') on port 'gmem' [167]  (29.2 ns)

 <State 13>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4') on port 'gmem' [168]  (29.2 ns)

 <State 14>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5') on port 'gmem' [169]  (29.2 ns)

 <State 15>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6') on port 'gmem' [170]  (29.2 ns)

 <State 16>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7') on port 'gmem' [171]  (29.2 ns)

 <State 17>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8') on port 'gmem' [172]  (29.2 ns)

 <State 18>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9') on port 'gmem' [173]  (29.2 ns)

 <State 19>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10') on port 'gmem' [174]  (29.2 ns)

 <State 20>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11') on port 'gmem' [175]  (29.2 ns)

 <State 21>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12') on port 'gmem' [176]  (29.2 ns)

 <State 22>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13') on port 'gmem' [177]  (29.2 ns)

 <State 23>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14') on port 'gmem' [178]  (29.2 ns)

 <State 24>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15') on port 'gmem' [179]  (29.2 ns)

 <State 25>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16') on port 'gmem' [180]  (29.2 ns)

 <State 26>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17') on port 'gmem' [181]  (29.2 ns)

 <State 27>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18') on port 'gmem' [182]  (29.2 ns)

 <State 28>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19') on port 'gmem' [183]  (29.2 ns)

 <State 29>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20') on port 'gmem' [184]  (29.2 ns)

 <State 30>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21') on port 'gmem' [185]  (29.2 ns)

 <State 31>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22') on port 'gmem' [186]  (29.2 ns)

 <State 32>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23') on port 'gmem' [187]  (29.2 ns)

 <State 33>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24') on port 'gmem' [188]  (29.2 ns)

 <State 34>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_25') on port 'gmem' [189]  (29.2 ns)

 <State 35>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_26') on port 'gmem' [190]  (29.2 ns)

 <State 36>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_27') on port 'gmem' [191]  (29.2 ns)

 <State 37>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_28') on port 'gmem' [192]  (29.2 ns)

 <State 38>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_29') on port 'gmem' [193]  (29.2 ns)

 <State 39>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_30') on port 'gmem' [194]  (29.2 ns)

 <State 40>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_31') on port 'gmem' [195]  (29.2 ns)

 <State 41>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_32') on port 'gmem' [196]  (29.2 ns)

 <State 42>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_33') on port 'gmem' [197]  (29.2 ns)

 <State 43>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_34') on port 'gmem' [198]  (29.2 ns)

 <State 44>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_35') on port 'gmem' [199]  (29.2 ns)

 <State 45>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_36') on port 'gmem' [200]  (29.2 ns)

 <State 46>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_37') on port 'gmem' [201]  (29.2 ns)

 <State 47>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_38') on port 'gmem' [202]  (29.2 ns)

 <State 48>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_39') on port 'gmem' [203]  (29.2 ns)

 <State 49>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_40') on port 'gmem' [204]  (29.2 ns)

 <State 50>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_41') on port 'gmem' [205]  (29.2 ns)

 <State 51>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_42') on port 'gmem' [206]  (29.2 ns)

 <State 52>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_43') on port 'gmem' [207]  (29.2 ns)

 <State 53>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_44') on port 'gmem' [208]  (29.2 ns)

 <State 54>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_45') on port 'gmem' [209]  (29.2 ns)

 <State 55>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_46') on port 'gmem' [210]  (29.2 ns)

 <State 56>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_47') on port 'gmem' [211]  (29.2 ns)

 <State 57>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_48') on port 'gmem' [212]  (29.2 ns)

 <State 58>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_49') on port 'gmem' [213]  (29.2 ns)

 <State 59>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_50') on port 'gmem' [214]  (29.2 ns)

 <State 60>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_51') on port 'gmem' [215]  (29.2 ns)

 <State 61>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_52') on port 'gmem' [216]  (29.2 ns)

 <State 62>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_53') on port 'gmem' [217]  (29.2 ns)

 <State 63>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_54') on port 'gmem' [218]  (29.2 ns)

 <State 64>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_55') on port 'gmem' [219]  (29.2 ns)

 <State 65>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_56') on port 'gmem' [220]  (29.2 ns)

 <State 66>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_57') on port 'gmem' [221]  (29.2 ns)

 <State 67>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_58') on port 'gmem' [222]  (29.2 ns)

 <State 68>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_59') on port 'gmem' [223]  (29.2 ns)

 <State 69>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_60') on port 'gmem' [224]  (29.2 ns)

 <State 70>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_61') on port 'gmem' [225]  (29.2 ns)

 <State 71>: 29.2ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_62') on port 'gmem' [226]  (29.2 ns)

 <State 72>: 21.6ns
The critical path consists of the following:
	'load' operation ('lowfreq_shift_reg_19_load', equalizer.cpp:42) on static variable 'lowfreq_shift_reg_19' [227]  (0 ns)
	'call' operation ('call_ln64', equalizer.cpp:64) to 'equalizer_Pipeline_FILTER_LOOP' [288]  (21.6 ns)

 <State 73>: 28.5ns
The critical path consists of the following:
	'call' operation ('call_ln64', equalizer.cpp:64) to 'equalizer_Pipeline_FILTER_LOOP' [288]  (28.5 ns)

 <State 74>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
