--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MichaelsFPGAVision.twx MichaelsFPGAVision.ncd -o
MichaelsFPGAVision.twr MichaelsFPGAVision.pcf -ucf UCF.ucf

Design file:              MichaelsFPGAVision.ncd
Physical constraint file: MichaelsFPGAVision.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "CLKIN" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.656ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_139/I_36_289 (SLICE_X42Y35.CIN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_36 (FF)
  Destination:          XLXI_139/I_36_289 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_36 to XLXI_139/I_36_289
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.720   XLXI_139/Q<0>
                                                       XLXI_139/I_36_36
    SLICE_X42Y32.F1      net (fanout=1)        0.607   XLXI_139/Q<0>
    SLICE_X42Y32.COUT    Topcyf                1.084   XLXI_139/Q<0>
                                                       XLXI_139/Q<0>_rt
                                                       XLXI_139/I_36_4
                                                       XLXI_139/I_36_26
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   XLXI_139/I_36_26/O
    SLICE_X42Y33.COUT    Tbyp                  0.120   XLXI_139/Q<2>
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.COUT    Tbyp                  0.120   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_272
    SLICE_X42Y35.CIN     net (fanout=1)        0.000   XLXI_139/I_36_272/O
    SLICE_X42Y35.CLK     Tcinck                1.005   XLXI_139/Q<6>
                                                       XLXI_139/I_36_285
                                                       XLXI_139/I_36_291
                                                       XLXI_139/I_36_289
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (3.049ns logic, 0.607ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_224 (FF)
  Destination:          XLXI_139/I_36_289 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_224 to XLXI_139/I_36_289
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.XQ      Tcko                  0.720   XLXI_139/Q<2>
                                                       XLXI_139/I_36_224
    SLICE_X42Y33.F2      net (fanout=1)        0.553   XLXI_139/Q<2>
    SLICE_X42Y33.COUT    Topcyf                1.084   XLXI_139/Q<2>
                                                       XLXI_139/Q<2>_rt
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.COUT    Tbyp                  0.120   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_272
    SLICE_X42Y35.CIN     net (fanout=1)        0.000   XLXI_139/I_36_272/O
    SLICE_X42Y35.CLK     Tcinck                1.005   XLXI_139/Q<6>
                                                       XLXI_139/I_36_285
                                                       XLXI_139/I_36_291
                                                       XLXI_139/I_36_289
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (2.929ns logic, 0.553ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_35 (FF)
  Destination:          XLXI_139/I_36_289 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_35 to XLXI_139/I_36_289
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.YQ      Tcko                  0.720   XLXI_139/Q<0>
                                                       XLXI_139/I_36_35
    SLICE_X42Y32.G3      net (fanout=1)        0.395   XLXI_139/Q<1>
    SLICE_X42Y32.COUT    Topcyg                1.096   XLXI_139/Q<0>
                                                       XLXI_139/Q<1>_rt
                                                       XLXI_139/I_36_26
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   XLXI_139/I_36_26/O
    SLICE_X42Y33.COUT    Tbyp                  0.120   XLXI_139/Q<2>
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.COUT    Tbyp                  0.120   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_272
    SLICE_X42Y35.CIN     net (fanout=1)        0.000   XLXI_139/I_36_272/O
    SLICE_X42Y35.CLK     Tcinck                1.005   XLXI_139/Q<6>
                                                       XLXI_139/I_36_285
                                                       XLXI_139/I_36_291
                                                       XLXI_139/I_36_289
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (3.061ns logic, 0.395ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_139/I_36_276 (SLICE_X42Y35.CIN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_36 (FF)
  Destination:          XLXI_139/I_36_276 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_36 to XLXI_139/I_36_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.720   XLXI_139/Q<0>
                                                       XLXI_139/I_36_36
    SLICE_X42Y32.F1      net (fanout=1)        0.607   XLXI_139/Q<0>
    SLICE_X42Y32.COUT    Topcyf                1.084   XLXI_139/Q<0>
                                                       XLXI_139/Q<0>_rt
                                                       XLXI_139/I_36_4
                                                       XLXI_139/I_36_26
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   XLXI_139/I_36_26/O
    SLICE_X42Y33.COUT    Tbyp                  0.120   XLXI_139/Q<2>
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.COUT    Tbyp                  0.120   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_272
    SLICE_X42Y35.CIN     net (fanout=1)        0.000   XLXI_139/I_36_272/O
    SLICE_X42Y35.CLK     Tcinck                0.986   XLXI_139/Q<6>
                                                       XLXI_139/I_36_278
                                                       XLXI_139/I_36_276
    -------------------------------------------------  ---------------------------
    Total                                      3.637ns (3.030ns logic, 0.607ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_224 (FF)
  Destination:          XLXI_139/I_36_276 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_224 to XLXI_139/I_36_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.XQ      Tcko                  0.720   XLXI_139/Q<2>
                                                       XLXI_139/I_36_224
    SLICE_X42Y33.F2      net (fanout=1)        0.553   XLXI_139/Q<2>
    SLICE_X42Y33.COUT    Topcyf                1.084   XLXI_139/Q<2>
                                                       XLXI_139/Q<2>_rt
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.COUT    Tbyp                  0.120   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_272
    SLICE_X42Y35.CIN     net (fanout=1)        0.000   XLXI_139/I_36_272/O
    SLICE_X42Y35.CLK     Tcinck                0.986   XLXI_139/Q<6>
                                                       XLXI_139/I_36_278
                                                       XLXI_139/I_36_276
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (2.910ns logic, 0.553ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_35 (FF)
  Destination:          XLXI_139/I_36_276 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_35 to XLXI_139/I_36_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.YQ      Tcko                  0.720   XLXI_139/Q<0>
                                                       XLXI_139/I_36_35
    SLICE_X42Y32.G3      net (fanout=1)        0.395   XLXI_139/Q<1>
    SLICE_X42Y32.COUT    Topcyg                1.096   XLXI_139/Q<0>
                                                       XLXI_139/Q<1>_rt
                                                       XLXI_139/I_36_26
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   XLXI_139/I_36_26/O
    SLICE_X42Y33.COUT    Tbyp                  0.120   XLXI_139/Q<2>
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.COUT    Tbyp                  0.120   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_272
    SLICE_X42Y35.CIN     net (fanout=1)        0.000   XLXI_139/I_36_272/O
    SLICE_X42Y35.CLK     Tcinck                0.986   XLXI_139/Q<6>
                                                       XLXI_139/I_36_278
                                                       XLXI_139/I_36_276
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (3.042ns logic, 0.395ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_139/I_36_263 (SLICE_X42Y34.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_36 (FF)
  Destination:          XLXI_139/I_36_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_36 to XLXI_139/I_36_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.720   XLXI_139/Q<0>
                                                       XLXI_139/I_36_36
    SLICE_X42Y32.F1      net (fanout=1)        0.607   XLXI_139/Q<0>
    SLICE_X42Y32.COUT    Topcyf                1.084   XLXI_139/Q<0>
                                                       XLXI_139/Q<0>_rt
                                                       XLXI_139/I_36_4
                                                       XLXI_139/I_36_26
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   XLXI_139/I_36_26/O
    SLICE_X42Y33.COUT    Tbyp                  0.120   XLXI_139/Q<2>
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.CLK     Tcinck                1.005   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_265
                                                       XLXI_139/I_36_263
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (2.929ns logic, 0.607ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_224 (FF)
  Destination:          XLXI_139/I_36_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_224 to XLXI_139/I_36_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.XQ      Tcko                  0.720   XLXI_139/Q<2>
                                                       XLXI_139/I_36_224
    SLICE_X42Y33.F2      net (fanout=1)        0.553   XLXI_139/Q<2>
    SLICE_X42Y33.COUT    Topcyf                1.084   XLXI_139/Q<2>
                                                       XLXI_139/Q<2>_rt
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.CLK     Tcinck                1.005   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_265
                                                       XLXI_139/I_36_263
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (2.809ns logic, 0.553ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_139/I_36_35 (FF)
  Destination:          XLXI_139/I_36_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_139/I_36_35 to XLXI_139/I_36_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.YQ      Tcko                  0.720   XLXI_139/Q<0>
                                                       XLXI_139/I_36_35
    SLICE_X42Y32.G3      net (fanout=1)        0.395   XLXI_139/Q<1>
    SLICE_X42Y32.COUT    Topcyg                1.096   XLXI_139/Q<0>
                                                       XLXI_139/Q<1>_rt
                                                       XLXI_139/I_36_26
    SLICE_X42Y33.CIN     net (fanout=1)        0.000   XLXI_139/I_36_26/O
    SLICE_X42Y33.COUT    Tbyp                  0.120   XLXI_139/Q<2>
                                                       XLXI_139/I_36_233
                                                       XLXI_139/I_36_246
    SLICE_X42Y34.CIN     net (fanout=1)        0.000   XLXI_139/I_36_246/O
    SLICE_X42Y34.CLK     Tcinck                1.005   XLXI_139/Q<4>
                                                       XLXI_139/I_36_259
                                                       XLXI_139/I_36_265
                                                       XLXI_139/I_36_263
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (2.941ns logic, 0.395ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKIN = PERIOD TIMEGRP "CLKIN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_139/I_36_224 (SLICE_X42Y33.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_139/I_36_224 (FF)
  Destination:          XLXI_139/I_36_224 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 20.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_139/I_36_224 to XLXI_139/I_36_224
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.XQ      Tcko                  0.576   XLXI_139/Q<2>
                                                       XLXI_139/I_36_224
    SLICE_X42Y33.F2      net (fanout=1)        0.442   XLXI_139/Q<2>
    SLICE_X42Y33.CLK     Tckf        (-Th)    -0.438   XLXI_139/Q<2>
                                                       XLXI_139/Q<2>_rt
                                                       XLXI_139/I_36_226
                                                       XLXI_139/I_36_224
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (1.014ns logic, 0.442ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_139/I_36_35 (SLICE_X42Y32.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_139/I_36_35 (FF)
  Destination:          XLXI_139/I_36_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 20.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_139/I_36_35 to XLXI_139/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.YQ      Tcko                  0.576   XLXI_139/Q<0>
                                                       XLXI_139/I_36_35
    SLICE_X42Y32.G3      net (fanout=1)        0.316   XLXI_139/Q<1>
    SLICE_X42Y32.CLK     Tckg        (-Th)    -0.604   XLXI_139/Q<0>
                                                       XLXI_139/Q<1>_rt
                                                       XLXI_139/I_36_28
                                                       XLXI_139/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (1.180ns logic, 0.316ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_139/I_36_289 (SLICE_X42Y35.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_139/I_36_289 (FF)
  Destination:          XLXI_139/I_36_289 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 20.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_139/I_36_289 to XLXI_139/I_36_289
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y35.YQ      Tcko                  0.576   XLXI_139/Q<6>
                                                       XLXI_139/I_36_289
    SLICE_X42Y35.G3      net (fanout=1)        0.316   XLXI_139/Q<7>
    SLICE_X42Y35.CLK     Tckg        (-Th)    -0.604   XLXI_139/Q<6>
                                                       XLXI_139/Q<7>_rt
                                                       XLXI_139/I_36_291
                                                       XLXI_139/I_36_289
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (1.180ns logic, 0.316ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "CLKIN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: XLXI_139/Q<0>/CLK
  Logical resource: XLXI_139/I_36_36/CK
  Location pin: SLICE_X42Y32.CLK
  Clock network: CLKIN_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: XLXI_139/Q<0>/CLK
  Logical resource: XLXI_139/I_36_36/CK
  Location pin: SLICE_X42Y32.CLK
  Clock network: CLKIN_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: XLXI_139/Q<0>/CLK
  Logical resource: XLXI_139/I_36_35/CK
  Location pin: SLICE_X42Y32.CLK
  Clock network: CLKIN_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN          |    3.656|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36 paths, 0 nets, and 16 connections

Design statistics:
   Minimum period:   3.656ns{1}   (Maximum frequency: 273.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 10 15:22:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 145 MB



