\doxysection{DCB\+\_\+\+Type Struct Reference}
\hypertarget{struct_d_c_b___type}{}\label{struct_d_c_b___type}\index{DCB\_Type@{DCB\_Type}}


Structure type to access the Debug Control Block Registers (DCB).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6ed4cd7471c9f3c437a5d2cbaccceda7}{DHCSR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaddab25d3439fda1a7eff9ef21a8c3686}{DCRSR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga91568edfba4a40c3f90196b7cda6f0ab}{DCRDR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63c69742b24aa1a7d335426811e6e9be}{DEMCR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab55b3a94d700bb1021a92a36e4381efb}{DSCEMCR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4}{DAUTHCTRL}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1937b89622a7aa02eef8a182587aa657}{DSCSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaeb67cead1058df8b46eab5c22632aedd}{RESERVED0}} \mbox{[}1U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Debug Control Block Registers (DCB). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2srca748c887f3020189bc3d39b66540bb3e}{core\+\_\+armv81mml.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2src255fd840f4b2b0a271f4173f0337a80f}{core\+\_\+armv8mbl.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2srce4be8552e0b6dbb35b31a065263c4b5d}{core\+\_\+armv8mml.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2src1b722db32ece2d56ad6ae6d13e9646f1}{core\+\_\+cm23.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2src4956ed968fdc3bad3fe5fcec9117483a}{core\+\_\+cm33.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2src2dd930b27b6aaa33bee468727c9cdf25}{core\+\_\+cm35p.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2src7b3fe8ff741f5ef6b6f5280449ede01f}{core\+\_\+cm55.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2srcd6380f98bdbfc774a990e8eca8788130}{core\+\_\+cm85.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2srce8b11959a76f160b2f71d05ad9525016}{core\+\_\+starmc1.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__starmc1_8h}{core\+\_\+starmc1.\+h}}\end{DoxyCompactItemize}
