// Seed: 217047244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1 != 1 ? id_2 : 1;
  supply0 id_8 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6,
    output logic id_7,
    input logic id_8
);
  wire id_10;
  task id_11;
    $display;
    id_7 <= #1 id_8;
  endtask : id_12
  tri0 id_13;
  wire id_14, id_15;
  assign id_13 = id_15;
  assign id_15 = id_1;
  module_0(
      id_12, id_11, id_11, id_11, id_10, id_11, id_12
  );
endmodule
