//3-bit register
module _register3_r(clk,reset_n,d,q); //Module of 3-bit Register
	input clk,reset_n; //clock pulse
	input [2:0] d; //3-bit input
	output [2:0] q; //3-bit output
	
	_dff_r U0_dff_r(.clk(clk),.reset_n(reset_n),.d(d[0]),.q(q[0])); //save first 1bit of input
	_dff_r U1_dff_r(.clk(clk),.reset_n(reset_n),.d(d[1]),.q(q[1])); //save second 1bit of input
	_dff_r U3_dff_r(.clk(clk),.reset_n(reset_n),.d(d[2]),.q(q[2])); //save third 1bit of input

endmodule //End of module