{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1467732770124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_DCOLLIDE_MEMORY EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FPGA_DCOLLIDE_MEMORY\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467732770254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467732770328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467732770328 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467732770855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1467732770863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1467732771152 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1467732771152 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 36263 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1467732771201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 36265 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1467732771201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 36267 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1467732771201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 36269 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1467732771201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 36271 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1467732771201 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1467732771201 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1467732771214 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "301 " "TimeQuest Timing Analyzer is analyzing 301 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1467732778729 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467732778759 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467732778759 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1467732778759 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1467732778759 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_DCOLLIDE_MEMORY.SDC " "Reading SDC File: 'FPGA_DCOLLIDE_MEMORY.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1467732778835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1467732778837 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register memoryController:memcontrol\|address\[1\] KEY\[1\] " "Register memoryController:memcontrol\|address\[1\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1467732778896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467732778896 "|FPGA_DCOLLIDE_MEMORY|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_tx_rdy:jtag0\|out_rdy " "Node: jtag_tx_rdy:jtag0\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inaddress_reg\[2\] jtag_tx_rdy:jtag0\|out_rdy " "Register inaddress_reg\[2\] is being clocked by jtag_tx_rdy:jtag0\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1467732778896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467732778896 "|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rst_Ctrl:reset\|rstOut KEY\[0\] " "Register rst_Ctrl:reset\|rstOut is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1467732778896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467732778896 "|FPGA_DCOLLIDE_MEMORY|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1467732778896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467732778896 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1467732778896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467732778896 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|clk1 dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Latch dCollideSpheres:test0\|clk1 is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1467732778896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467732778896 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|s_output_z[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|clk0 dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test0\|clk0 is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1467732778896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467732778896 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|s_output_z_stb"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1467732779057 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1467732779063 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467732779064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467732779064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467732779064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467732779064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467732779064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467732779064 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1467732779064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5313 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4885 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4457 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider2:divide_1_d\|s_output_z_stb " "Destination node dCollideSpheres:test0\|divider2:divide_1_d\|s_output_z_stb" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 1698 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 9177 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_radius_sum_dneg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_radius_sum_dneg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8774 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8345 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Destination node dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 9379 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11688 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780650 ""}  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 36251 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_tx_rdy:jtag0\|out_rdy " "Destination node jtag_tx_rdy:jtag0\|out_rdy" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780650 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780650 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 35073 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|cx\[31\]~2  " "Automatically promoted node dCollideSpheres:test0\|cx\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780650 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 16887 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780651 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 17097 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jtag_tx_rdy:jtag0\|out_rdy  " "Automatically promoted node jtag_tx_rdy:jtag0\|out_rdy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_sp_sr_sw:memory\|write_done " "Destination node ram_sp_sr_sw:memory\|write_done" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4077 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_sp_sr_sw:memory\|always1~0 " "Destination node ram_sp_sr_sw:memory\|always1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 16908 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_sp_sr_sw:memory\|Decoder0~17 " "Destination node ram_sp_sr_sw:memory\|Decoder0~17" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 17049 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_sp_sr_sw:memory\|Decoder0~19 " "Destination node ram_sp_sr_sw:memory\|Decoder0~19" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 17051 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780651 ""}  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4254 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780651 ""}  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 18108 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_Ctrl:reset\|rstOut  " "Automatically promoted node rst_Ctrl:reset\|rstOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add0\|a_m\[2\] " "Destination node dCollideSpheres:test0\|adder:add0\|a_m\[2\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11350 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add0\|a_m\[1\] " "Destination node dCollideSpheres:test0\|adder:add0\|a_m\[1\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11351 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add0\|b_m\[2\] " "Destination node dCollideSpheres:test0\|adder:add0\|b_m\[2\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11377 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add0\|b_m\[1\] " "Destination node dCollideSpheres:test0\|adder:add0\|b_m\[1\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11378 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_x2neg\|b_m\[2\] " "Destination node dCollideSpheres:test0\|adder:add_x1_x2neg\|b_m\[2\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 10949 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_x2neg\|b_m\[1\] " "Destination node dCollideSpheres:test0\|adder:add_x1_x2neg\|b_m\[1\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 10950 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_x2neg\|a_m\[2\] " "Destination node dCollideSpheres:test0\|adder:add_x1_x2neg\|a_m\[2\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 10922 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_x2neg\|a_m\[1\] " "Destination node dCollideSpheres:test0\|adder:add_x1_x2neg\|a_m\[1\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 10923 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_y2neg\|b_m\[2\] " "Destination node dCollideSpheres:test0\|adder:add_y1_y2neg\|b_m\[2\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 10520 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_y2neg\|b_m\[1\] " "Destination node dCollideSpheres:test0\|adder:add_y1_y2neg\|b_m\[1\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 10521 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780651 ""}  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4079 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK2  " "Automatically promoted node dCollideSpheres:test0\|CLK2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8125 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 7692 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 7258 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|z_m\[23\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|z_m\[23\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 800 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|a_m\[23\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|a_m\[23\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 564 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|b_m\[23\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|b_m\[23\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 588 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|count\[1\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|count\[1\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 753 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider:divide_drsum_2\|count\[0\] " "Destination node dCollideSpheres:test0\|divider:divide_drsum_2\|count\[0\]" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 754 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 7100 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 7124 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780652 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 2456 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK1  " "Automatically promoted node dCollideSpheres:test0\|CLK1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider2:divide_1_d\|z_m\[23\] " "Destination node dCollideSpheres:test0\|divider2:divide_1_d\|z_m\[23\]" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 1392 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:addDiff\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 9355 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_radius_sum_dneg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_radius_sum_dneg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8983 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8554 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8437 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8463 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|a_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8410 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|a_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|a_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8436 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_radius_sum_dneg\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_radius_sum_dneg\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8866 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_radius_sum_dneg\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_radius_sum_dneg\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 8892 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780652 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 2457 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK3  " "Automatically promoted node dCollideSpheres:test0\|CLK3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nx_k\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 6824 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ny_k\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 6390 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|z_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5956 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5798 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5822 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ny_k\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 6232 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_ny_k\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 6256 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|a_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nx_k\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 6666 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|b_m\[23\] " "Destination node dCollideSpheres:test0\|multiplier:multiply_nx_k\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 6690 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|round_bit " "Destination node dCollideSpheres:test0\|multiplier:multiply_nz_k\|round_bit" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5599 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780653 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 2455 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 1978 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 13194 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|z_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12759 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|a_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12601 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|b_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12625 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|a_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 13036 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|b_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 13060 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|a_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 1820 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|b_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 1844 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|round_bit " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|round_bit" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12402 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780653 ""}  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 2214 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK4  " "Automatically promoted node dCollideSpheres:test0\|CLK4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_nxk\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_x1_nxk\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5522 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5094 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|z_m\[23\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4666 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4549 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4575 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4522 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|a_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4548 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4977 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[0\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 5003 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|a_m\[26\] " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 4950 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780654 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 2452 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_sp_sr_sw:memory\|fm  " "Automatically promoted node ram_sp_sr_sw:memory\|fm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoryController:memcontrol\|output_enable~0 " "Destination node memoryController:memcontrol\|output_enable~0" {  } { { "memoryController.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/memoryController.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 16791 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_Ctrl:reset\|next_state.0001~0 " "Destination node rst_Ctrl:reset\|next_state.0001~0" {  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 16827 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoryController:memcontrol\|flagzero~0 " "Destination node memoryController:memcontrol\|flagzero~0" {  } { { "memoryController.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/memoryController.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 16882 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[6\]~output " "Destination node LEDG\[6\]~output" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 36112 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780655 ""}  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 3818 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|resetadd2  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|resetadd2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11896 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|b_m\[26\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11780 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|b_m\[0\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11806 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[26\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11753 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[0\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11779 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|round_bit " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|round_bit" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11555 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|sticky " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|sticky" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11551 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|guard " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|guard" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11554 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[2\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[2\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11777 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[1\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|a_m\[1\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11778 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780655 ""}  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 1743 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetadd3  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetadd3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|z_m\[23\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|z_m\[23\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12325 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|b_m\[26\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|b_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12208 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|b_m\[0\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|b_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12234 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[26\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[26\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12181 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[0\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[0\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12207 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|round_bit " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|round_bit" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11981 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|sticky " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|sticky" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11977 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|guard " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|guard" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 11980 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[2\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[2\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12205 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[1\] " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add1\|a_m\[1\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 12206 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1467732780656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1467732780656 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1467732780656 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 2211 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467732780656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1467732783238 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467732783269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467732783271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467732783311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467732783370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467732783428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1467732784568 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1467732784599 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467732784599 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467732788930 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1467732788970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467732793436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467732798690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467732798888 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467732808295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467732808295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467732811221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1467732822146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467732822146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1467732823684 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1467732823684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467732823684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467732823687 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.13 " "Total time spent on timing analysis during the Fitter is 8.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1467732824117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467732824301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467732826005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467732826075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467732827743 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467732831142 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 Cyclone IV E " "63 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 257 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 258 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 145 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 146 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 147 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 148 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 149 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 150 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 151 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 259 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 261 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 223 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 224 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 225 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 243 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 251 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 255 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 142 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 256 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1467732836722 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1467732836722 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 223 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 224 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 225 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 243 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 251 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/" { { 0 { 0 ""} 0 255 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467732836726 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1467732836726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/FPGA_DCOLLIDE_MEMORY.fit.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/FPGA_DCOLLIDE_MEMORY.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467732837937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1935 " "Peak virtual memory: 1935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467732841095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 05 11:34:01 2016 " "Processing ended: Tue Jul 05 11:34:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467732841095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467732841095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467732841095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467732841095 ""}
