#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Mar 21 21:18:55 2022
# Process ID: 14500
# Current directory: C:/MGWs/SKL_SPI_PL_Env
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28880 C:\MGWs\SKL_SPI_PL_Env\SKL_Zed_PS_SPI.xpr
# Log file: C:/MGWs/SKL_SPI_PL_Env/vivado.log
# Journal file: C:/MGWs/SKL_SPI_PL_Env\vivado.jou
# Running On: DESKTOP-TBK7KCD, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17137 MB
#-----------------------------------------------------------
start_gui
open_project C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/labish/Midget/SKL/SKL_SPI_PL_Env' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_synth_1' of run 'Zed_SPI_xbar_0_synth_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_synth_1' of run 'Zed_SPI_axi_dma_0_synth_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_impl_1' of run 'Zed_SPI_xbar_0_impl_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_impl_1' of run 'Zed_SPI_axi_dma_0_impl_1' is not writable, setting it to default location 'C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/utils_1/imports/Zed_SPI_axi_dma_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MGWs/SKL_ZED_Backup'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Zed_SPI.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Zed_SPI_PL_SPI_ADC_MasterStr_0_0

open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.645 ; gain = 33.129
update_compile_order -fileset sources_1
open_bd_design {C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd}
Reading block design file <C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd>...
Adding component instance block -- xilinx.com:user:PL_SPI_ADAR_v1_0:1.5 - PL_SPI_ADAR_v1_0_0
Adding component instance block -- xilinx.com:user:PL_SPI_ADF4159_v1_0:1.0 - PL_SPI_ADF4159_v1_0_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:LED_Connector_v1_0:1.0 - LED_Connector_v1_0_0
Adding component instance block -- xilinx.com:user:PL_SPI_DDS_v1_0:1.0 - PL_SPI_DDS_v1_0_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- user.org:user:PL_SPI_ADC_MasterStream_v1_0:1.0 - PL_SPI_ADC_MasterStr_0
Successfully read diagram <Zed_SPI> from block design file <C:/MGWs/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1350.730 ; gain = 39.086
