{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4229, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 50, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0029541633557528257, "power__switching__total": 0.002829949604347348, "power__leakage__total": 2.685957234405123e-08, "power__total": 0.005784139968454838, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.184912, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.184912, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.325594, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.722447, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 122, "design__max_fanout_violation__count": 450, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.123556, "clock__skew__worst_setup": -0.123556, "timing__hold__ws": 0.10907, "timing__setup__ws": 7.327765, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 285.625 296.345", "design__core__bbox": "5.52 10.88 279.68 282.88", "design__io": 106, "design__die__area": 84643.5, "design__core__area": 74571.5, "design__instance__area": 27455.1, "design__instance__count__stdcell": 4229, "design__instance__area__stdcell": 27455.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.368171, "design__instance__utilization__stdcell": 0.368171, "floorplan__design__io": 104, "design__io__hpwl": 11464290, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 92171, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 141, "antenna__violating__nets": 5, "antenna__violating__pins": 7, "route__antenna_violation__count": 5, "route__net": 3219, "route__net__special": 2, "route__drc_errors__iter:1": 3114, "route__wirelength__iter:1": 103147, "route__drc_errors__iter:2": 2026, "route__wirelength__iter:2": 102327, "route__drc_errors__iter:3": 1849, "route__wirelength__iter:3": 102091, "route__drc_errors__iter:4": 690, "route__wirelength__iter:4": 101873, "route__drc_errors__iter:5": 87, "route__wirelength__iter:5": 101832, "route__drc_errors__iter:6": 29, "route__wirelength__iter:6": 101837, "route__drc_errors__iter:7": 4, "route__wirelength__iter:7": 101834, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 101829, "route__drc_errors": 0, "route__wirelength": 101829, "route__vias": 23475, "route__vias__singlecut": 23475, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 362.71, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 45, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 50, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.321911, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.321911, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.906264, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.560371, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 50, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.126935, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.126935, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.110808, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.352984, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 50, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.180438, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.180438, "timing__hold__ws__corner:min_tt_025C_1v80": 0.321157, "timing__setup__ws__corner:min_tt_025C_1v80": 11.876056, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 20, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 50, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.315122, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.315122, "timing__hold__ws__corner:min_ss_100C_1v60": 0.899746, "timing__setup__ws__corner:min_ss_100C_1v60": 7.860188, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 50, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.123556, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.123556, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10907, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.449793, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 50, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.190005, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.190005, "timing__hold__ws__corner:max_tt_025C_1v80": 0.329679, "timing__setup__ws__corner:max_tt_025C_1v80": 11.601418, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 57, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 50, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.328943, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.328943, "timing__hold__ws__corner:max_ss_100C_1v60": 0.913084, "timing__setup__ws__corner:max_ss_100C_1v60": 7.327765, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 50, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.13089, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.13089, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.112632, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.27652, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79813, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000282305, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00186524, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00178334, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00027427, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00178334, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000282, "ir__drop__worst": 0.00187, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}