// Seed: 3417149791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_9, id_10, id_11;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  module_0(
      id_2, id_6, id_5, id_10, id_5, id_6, id_7, id_10
  );
  wire id_11;
  assign {1, id_8 ? 1 : !1 ? ~1'b0 : id_2} = id_3;
  assign id_1 = 1;
endmodule
