#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb  5 20:57:51 2020
# Process ID: 25756
# Current directory: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20104 C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_2\lab2_3_2.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab2_3_2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 816.676 ; gain = 127.305
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab2_3_2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.031 ; gain = 231.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_3_2' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'rca_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/rca_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/fulladder_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder_dataflow' (1#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/fulladder_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rca_dataflow' (2#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/rca_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (3#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (6#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (7#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_3_2' (8#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v:23]
WARNING: [Synth 8-3331] design comparator_dataflow has unconnected port v[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1371.777 ; gain = 279.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1371.777 ; gain = 279.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1371.777 ; gain = 279.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1493.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1553.160 ; gain = 461.277
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1553.160 ; gain = 732.813
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 21:05:07 2020...
