{
  "module_name": "clk-exynos5260.c",
  "hash_id": "2dda786fac29023e9ba1e533880ef76feb34ba1b32ec1e4c27a2306aa208d9c4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos5260.c",
  "human_readable_source": "\n \n\n#include <linux/of.h>\n#include <linux/of_address.h>\n\n#include \"clk-exynos5260.h\"\n#include \"clk.h\"\n#include \"clk-pll.h\"\n\n#include <dt-bindings/clock/exynos5260-clk.h>\n\n \n#define CLKS_NR_TOP\t\t\t(PHYCLK_USBDRD30_UDRD30_PHYCLOCK + 1)\n#define CLKS_NR_EGL\t\t\t(EGL_DOUT_EGL1 + 1)\n#define CLKS_NR_KFC\t\t\t(KFC_DOUT_KFC1 + 1)\n#define CLKS_NR_MIF\t\t\t(MIF_SCLK_LPDDR3PHY_WRAP_U0 + 1)\n#define CLKS_NR_G3D\t\t\t(G3D_CLK_G3D + 1)\n#define CLKS_NR_AUD\t\t\t(AUD_SCLK_I2S + 1)\n#define CLKS_NR_MFC\t\t\t(MFC_CLK_SMMU2_MFCM0 + 1)\n#define CLKS_NR_GSCL\t\t\t(GSCL_SCLK_CSIS0_WRAP + 1)\n#define CLKS_NR_FSYS\t\t\t(FSYS_PHYCLK_USBHOST20 + 1)\n#define CLKS_NR_PERI\t\t\t(PERI_SCLK_PCM1 + 1)\n#define CLKS_NR_DISP\t\t\t(DISP_MOUT_HDMI_PHY_PIXEL_USER + 1)\n#define CLKS_NR_G2D\t\t\t(G2D_CLK_SMMU3_G2D + 1)\n#define CLKS_NR_ISP\t\t\t(ISP_SCLK_UART_EXT + 1)\n\n \nstatic const struct samsung_pll_rate_table pll2550_24mhz_tbl[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 1700000000, 425, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1600000000, 200, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1500000000, 250, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1400000000, 175, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1300000000, 325, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1200000000, 400, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 1100000000, 275, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 1000000000, 250, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 933000000, 311, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 900000000, 300, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 800000000, 200, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 733000000, 733, 12, 1),\n\tPLL_35XX_RATE(24 * MHZ, 700000000, 175, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 667000000, 667, 12, 1),\n\tPLL_35XX_RATE(24 * MHZ, 633000000, 211, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 620000000, 310, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ, 600000000, 400, 4, 2),\n\tPLL_35XX_RATE(24 * MHZ, 543000000, 362, 4, 2),\n\tPLL_35XX_RATE(24 * MHZ, 533000000, 533, 6, 2),\n\tPLL_35XX_RATE(24 * MHZ, 500000000, 250, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ, 450000000, 300, 4, 2),\n\tPLL_35XX_RATE(24 * MHZ, 400000000, 200, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ, 350000000, 175, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ, 300000000, 400, 4, 3),\n\tPLL_35XX_RATE(24 * MHZ, 266000000, 266, 3, 3),\n\tPLL_35XX_RATE(24 * MHZ, 200000000, 200, 3, 3),\n\tPLL_35XX_RATE(24 * MHZ, 160000000, 160, 3, 3),\n};\n\n \nstatic const struct samsung_pll_rate_table pll2650_24mhz_tbl[] __initconst = {\n\tPLL_36XX_RATE(24 * MHZ, 1600000000, 200, 3, 0, 0),\n\tPLL_36XX_RATE(24 * MHZ, 1200000000, 100, 2, 0, 0),\n\tPLL_36XX_RATE(24 * MHZ, 1000000000, 250, 3, 1, 0),\n\tPLL_36XX_RATE(24 * MHZ, 800000000, 200, 3, 1, 0),\n\tPLL_36XX_RATE(24 * MHZ, 600000000, 100, 2, 1, 0),\n\tPLL_36XX_RATE(24 * MHZ, 532000000, 266, 3, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 480000000, 160, 2, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 432000000, 144, 2, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 400000000, 200, 3, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 394073128, 459, 7, 2, 49282),\n\tPLL_36XX_RATE(24 * MHZ, 333000000, 111, 2, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 300000000, 100, 2, 2, 0),\n\tPLL_36XX_RATE(24 * MHZ, 266000000, 266, 3, 3, 0),\n\tPLL_36XX_RATE(24 * MHZ, 200000000, 200, 3, 3, 0),\n\tPLL_36XX_RATE(24 * MHZ, 166000000, 166, 3, 3, 0),\n\tPLL_36XX_RATE(24 * MHZ, 133000000, 266, 3, 4, 0),\n\tPLL_36XX_RATE(24 * MHZ, 100000000, 200, 3, 4, 0),\n\tPLL_36XX_RATE(24 * MHZ, 66000000, 176, 2, 5, 0),\n};\n\n \n\nstatic const unsigned long aud_clk_regs[] __initconst = {\n\tMUX_SEL_AUD,\n\tDIV_AUD0,\n\tDIV_AUD1,\n\tEN_ACLK_AUD,\n\tEN_PCLK_AUD,\n\tEN_SCLK_AUD,\n\tEN_IP_AUD,\n};\n\nPNAME(mout_aud_pll_user_p) = {\"fin_pll\", \"fout_aud_pll\"};\nPNAME(mout_sclk_aud_i2s_p) = {\"mout_aud_pll_user\", \"ioclk_i2s_cdclk\"};\nPNAME(mout_sclk_aud_pcm_p) = {\"mout_aud_pll_user\", \"ioclk_pcm_extclk\"};\n\nstatic const struct samsung_mux_clock aud_mux_clks[] __initconst = {\n\tMUX(AUD_MOUT_AUD_PLL_USER, \"mout_aud_pll_user\", mout_aud_pll_user_p,\n\t\t\tMUX_SEL_AUD, 0, 1),\n\tMUX(AUD_MOUT_SCLK_AUD_I2S, \"mout_sclk_aud_i2s\", mout_sclk_aud_i2s_p,\n\t\t\tMUX_SEL_AUD, 4, 1),\n\tMUX(AUD_MOUT_SCLK_AUD_PCM, \"mout_sclk_aud_pcm\", mout_sclk_aud_pcm_p,\n\t\t\tMUX_SEL_AUD, 8, 1),\n};\n\nstatic const struct samsung_div_clock aud_div_clks[] __initconst = {\n\tDIV(AUD_DOUT_ACLK_AUD_131, \"dout_aclk_aud_131\", \"mout_aud_pll_user\",\n\t\t\tDIV_AUD0, 0, 4),\n\n\tDIV(AUD_DOUT_SCLK_AUD_I2S, \"dout_sclk_aud_i2s\", \"mout_sclk_aud_i2s\",\n\t\t\tDIV_AUD1, 0, 4),\n\tDIV(AUD_DOUT_SCLK_AUD_PCM, \"dout_sclk_aud_pcm\", \"mout_sclk_aud_pcm\",\n\t\t\tDIV_AUD1, 4, 8),\n\tDIV(AUD_DOUT_SCLK_AUD_UART, \"dout_sclk_aud_uart\", \"mout_aud_pll_user\",\n\t\t\tDIV_AUD1, 12, 4),\n};\n\nstatic const struct samsung_gate_clock aud_gate_clks[] __initconst = {\n\tGATE(AUD_SCLK_I2S, \"sclk_aud_i2s\", \"dout_sclk_aud_i2s\",\n\t\t\tEN_SCLK_AUD, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(AUD_SCLK_PCM, \"sclk_aud_pcm\", \"dout_sclk_aud_pcm\",\n\t\t\tEN_SCLK_AUD, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(AUD_SCLK_AUD_UART, \"sclk_aud_uart\", \"dout_sclk_aud_uart\",\n\t\t\tEN_SCLK_AUD, 2, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(AUD_CLK_SRAMC, \"clk_sramc\", \"dout_aclk_aud_131\", EN_IP_AUD,\n\t\t\t0, 0, 0),\n\tGATE(AUD_CLK_DMAC, \"clk_dmac\", \"dout_aclk_aud_131\",\n\t\t\tEN_IP_AUD, 1, 0, 0),\n\tGATE(AUD_CLK_I2S, \"clk_i2s\", \"dout_aclk_aud_131\", EN_IP_AUD, 2, 0, 0),\n\tGATE(AUD_CLK_PCM, \"clk_pcm\", \"dout_aclk_aud_131\", EN_IP_AUD, 3, 0, 0),\n\tGATE(AUD_CLK_AUD_UART, \"clk_aud_uart\", \"dout_aclk_aud_131\",\n\t\t\tEN_IP_AUD, 4, 0, 0),\n};\n\nstatic const struct samsung_cmu_info aud_cmu __initconst = {\n\t.mux_clks\t= aud_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(aud_mux_clks),\n\t.div_clks\t= aud_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(aud_div_clks),\n\t.gate_clks\t= aud_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(aud_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_AUD,\n\t.clk_regs\t= aud_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(aud_clk_regs),\n};\n\nstatic void __init exynos5260_clk_aud_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &aud_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_aud, \"samsung,exynos5260-clock-aud\",\n\t\texynos5260_clk_aud_init);\n\n\n \n\nstatic const unsigned long disp_clk_regs[] __initconst = {\n\tMUX_SEL_DISP0,\n\tMUX_SEL_DISP1,\n\tMUX_SEL_DISP2,\n\tMUX_SEL_DISP3,\n\tMUX_SEL_DISP4,\n\tDIV_DISP,\n\tEN_ACLK_DISP,\n\tEN_PCLK_DISP,\n\tEN_SCLK_DISP0,\n\tEN_SCLK_DISP1,\n\tEN_IP_DISP,\n\tEN_IP_DISP_BUS,\n};\n\nPNAME(mout_phyclk_dptx_phy_ch3_txd_clk_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_dptx_phy_ch3_txd_clk\"};\nPNAME(mout_phyclk_dptx_phy_ch2_txd_clk_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_dptx_phy_ch2_txd_clk\"};\nPNAME(mout_phyclk_dptx_phy_ch1_txd_clk_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_dptx_phy_ch1_txd_clk\"};\nPNAME(mout_phyclk_dptx_phy_ch0_txd_clk_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_dptx_phy_ch0_txd_clk\"};\nPNAME(mout_aclk_disp_222_user_p) = {\"fin_pll\", \"dout_aclk_disp_222\"};\nPNAME(mout_sclk_disp_pixel_user_p) = {\"fin_pll\", \"dout_sclk_disp_pixel\"};\nPNAME(mout_aclk_disp_333_user_p) = {\"fin_pll\", \"dout_aclk_disp_333\"};\nPNAME(mout_phyclk_hdmi_phy_tmds_clko_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_hdmi_phy_tmds_clko\"};\nPNAME(mout_phyclk_hdmi_phy_ref_clko_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_hdmi_phy_ref_clko\"};\nPNAME(mout_phyclk_hdmi_phy_pixel_clko_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_hdmi_phy_pixel_clko\"};\nPNAME(mout_phyclk_hdmi_link_o_tmds_clkhi_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_hdmi_link_o_tmds_clkhi\"};\nPNAME(mout_phyclk_mipi_dphy_4l_m_txbyte_clkhs_p) = {\"fin_pll\",\n\t\t\t\"phyclk_mipi_dphy_4l_m_txbyte_clkhs\"};\nPNAME(mout_phyclk_dptx_phy_o_ref_clk_24m_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_dptx_phy_o_ref_clk_24m\"};\nPNAME(mout_phyclk_dptx_phy_clk_div2_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_dptx_phy_clk_div2\"};\nPNAME(mout_sclk_hdmi_pixel_p) = {\"mout_sclk_disp_pixel_user\",\n\t\t\t\"mout_aclk_disp_222_user\"};\nPNAME(mout_phyclk_mipi_dphy_4lmrxclk_esc0_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_mipi_dphy_4l_m_rxclkesc0\"};\nPNAME(mout_sclk_hdmi_spdif_p) = {\"fin_pll\", \"ioclk_spdif_extclk\",\n\t\t\t\"dout_aclk_peri_aud\", \"phyclk_hdmi_phy_ref_cko\"};\n\nstatic const struct samsung_mux_clock disp_mux_clks[] __initconst = {\n\tMUX(DISP_MOUT_ACLK_DISP_333_USER, \"mout_aclk_disp_333_user\",\n\t\t\tmout_aclk_disp_333_user_p,\n\t\t\tMUX_SEL_DISP0, 0, 1),\n\tMUX(DISP_MOUT_SCLK_DISP_PIXEL_USER, \"mout_sclk_disp_pixel_user\",\n\t\t\tmout_sclk_disp_pixel_user_p,\n\t\t\tMUX_SEL_DISP0, 4, 1),\n\tMUX(DISP_MOUT_ACLK_DISP_222_USER, \"mout_aclk_disp_222_user\",\n\t\t\tmout_aclk_disp_222_user_p,\n\t\t\tMUX_SEL_DISP0, 8, 1),\n\tMUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH0_TXD_CLK_USER,\n\t\t\t\"mout_phyclk_dptx_phy_ch0_txd_clk_user\",\n\t\t\tmout_phyclk_dptx_phy_ch0_txd_clk_user_p,\n\t\t\tMUX_SEL_DISP0, 16, 1),\n\tMUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH1_TXD_CLK_USER,\n\t\t\t\"mout_phyclk_dptx_phy_ch1_txd_clk_user\",\n\t\t\tmout_phyclk_dptx_phy_ch1_txd_clk_user_p,\n\t\t\tMUX_SEL_DISP0, 20, 1),\n\tMUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH2_TXD_CLK_USER,\n\t\t\t\"mout_phyclk_dptx_phy_ch2_txd_clk_user\",\n\t\t\tmout_phyclk_dptx_phy_ch2_txd_clk_user_p,\n\t\t\tMUX_SEL_DISP0, 24, 1),\n\tMUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH3_TXD_CLK_USER,\n\t\t\t\"mout_phyclk_dptx_phy_ch3_txd_clk_user\",\n\t\t\tmout_phyclk_dptx_phy_ch3_txd_clk_user_p,\n\t\t\tMUX_SEL_DISP0, 28, 1),\n\n\tMUX(DISP_MOUT_PHYCLK_DPTX_PHY_CLK_DIV2_USER,\n\t\t\t\"mout_phyclk_dptx_phy_clk_div2_user\",\n\t\t\tmout_phyclk_dptx_phy_clk_div2_user_p,\n\t\t\tMUX_SEL_DISP1, 0, 1),\n\tMUX(DISP_MOUT_PHYCLK_DPTX_PHY_O_REF_CLK_24M_USER,\n\t\t\t\"mout_phyclk_dptx_phy_o_ref_clk_24m_user\",\n\t\t\tmout_phyclk_dptx_phy_o_ref_clk_24m_user_p,\n\t\t\tMUX_SEL_DISP1, 4, 1),\n\tMUX(DISP_MOUT_PHYCLK_MIPI_DPHY_4L_M_TXBYTE_CLKHS,\n\t\t\t\"mout_phyclk_mipi_dphy_4l_m_txbyte_clkhs\",\n\t\t\tmout_phyclk_mipi_dphy_4l_m_txbyte_clkhs_p,\n\t\t\tMUX_SEL_DISP1, 8, 1),\n\tMUX(DISP_MOUT_PHYCLK_HDMI_LINK_O_TMDS_CLKHI_USER,\n\t\t\t\"mout_phyclk_hdmi_link_o_tmds_clkhi_user\",\n\t\t\tmout_phyclk_hdmi_link_o_tmds_clkhi_user_p,\n\t\t\tMUX_SEL_DISP1, 16, 1),\n\tMUX(DISP_MOUT_HDMI_PHY_PIXEL,\n\t\t\t\"mout_phyclk_hdmi_phy_pixel_clko_user\",\n\t\t\tmout_phyclk_hdmi_phy_pixel_clko_user_p,\n\t\t\tMUX_SEL_DISP1, 20, 1),\n\tMUX(DISP_MOUT_PHYCLK_HDMI_PHY_REF_CLKO_USER,\n\t\t\t\"mout_phyclk_hdmi_phy_ref_clko_user\",\n\t\t\tmout_phyclk_hdmi_phy_ref_clko_user_p,\n\t\t\tMUX_SEL_DISP1, 24, 1),\n\tMUX(DISP_MOUT_PHYCLK_HDMI_PHY_TMDS_CLKO_USER,\n\t\t\t\"mout_phyclk_hdmi_phy_tmds_clko_user\",\n\t\t\tmout_phyclk_hdmi_phy_tmds_clko_user_p,\n\t\t\tMUX_SEL_DISP1, 28, 1),\n\n\tMUX(DISP_MOUT_PHYCLK_MIPI_DPHY_4LMRXCLK_ESC0_USER,\n\t\t\t\"mout_phyclk_mipi_dphy_4lmrxclk_esc0_user\",\n\t\t\tmout_phyclk_mipi_dphy_4lmrxclk_esc0_user_p,\n\t\t\tMUX_SEL_DISP2, 0, 1),\n\tMUX(DISP_MOUT_SCLK_HDMI_PIXEL, \"mout_sclk_hdmi_pixel\",\n\t\t\tmout_sclk_hdmi_pixel_p,\n\t\t\tMUX_SEL_DISP2, 4, 1),\n\n\tMUX(DISP_MOUT_SCLK_HDMI_SPDIF, \"mout_sclk_hdmi_spdif\",\n\t\t\tmout_sclk_hdmi_spdif_p,\n\t\t\tMUX_SEL_DISP4, 4, 2),\n};\n\nstatic const struct samsung_div_clock disp_div_clks[] __initconst = {\n\tDIV(DISP_DOUT_PCLK_DISP_111, \"dout_pclk_disp_111\",\n\t\t\t\"mout_aclk_disp_222_user\",\n\t\t\tDIV_DISP, 8, 4),\n\tDIV(DISP_DOUT_SCLK_FIMD1_EXTCLKPLL, \"dout_sclk_fimd1_extclkpll\",\n\t\t\t\"mout_sclk_disp_pixel_user\",\n\t\t\tDIV_DISP, 12, 4),\n\tDIV(DISP_DOUT_SCLK_HDMI_PHY_PIXEL_CLKI,\n\t\t\t\"dout_sclk_hdmi_phy_pixel_clki\",\n\t\t\t\"mout_sclk_hdmi_pixel\",\n\t\t\tDIV_DISP, 16, 4),\n};\n\nstatic const struct samsung_gate_clock disp_gate_clks[] __initconst = {\n\tGATE(DISP_MOUT_HDMI_PHY_PIXEL_USER, \"sclk_hdmi_link_i_pixel\",\n\t\t\t\"mout_phyclk_hdmi_phy_pixel_clko_user\",\n\t\t\tEN_SCLK_DISP0, 26, CLK_SET_RATE_PARENT, 0),\n\tGATE(DISP_SCLK_PIXEL, \"sclk_hdmi_phy_pixel_clki\",\n\t\t\t\"dout_sclk_hdmi_phy_pixel_clki\",\n\t\t\tEN_SCLK_DISP0, 29, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(DISP_CLK_DP, \"clk_dptx_link\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 4, 0, 0),\n\tGATE(DISP_CLK_DPPHY, \"clk_dptx_phy\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 5, 0, 0),\n\tGATE(DISP_CLK_DSIM1, \"clk_dsim1\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 6, 0, 0),\n\tGATE(DISP_CLK_FIMD1, \"clk_fimd1\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 7, 0, 0),\n\tGATE(DISP_CLK_HDMI, \"clk_hdmi\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 8, 0, 0),\n\tGATE(DISP_CLK_HDMIPHY, \"clk_hdmiphy\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 9, 0, 0),\n\tGATE(DISP_CLK_MIPIPHY, \"clk_mipi_dphy\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 10, 0, 0),\n\tGATE(DISP_CLK_MIXER, \"clk_mixer\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 11, 0, 0),\n\tGATE(DISP_CLK_PIXEL_DISP, \"clk_pixel_disp\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(DISP_CLK_PIXEL_MIXER, \"clk_pixel_mixer\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(DISP_CLK_SMMU_FIMD1M0, \"clk_smmu3_fimd1m0\",\n\t\t\t\"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 22, 0, 0),\n\tGATE(DISP_CLK_SMMU_FIMD1M1, \"clk_smmu3_fimd1m1\",\n\t\t\t\"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 23, 0, 0),\n\tGATE(DISP_CLK_SMMU_TV, \"clk_smmu3_tv\", \"mout_aclk_disp_222_user\",\n\t\t\tEN_IP_DISP, 25, 0, 0),\n};\n\nstatic const struct samsung_cmu_info disp_cmu __initconst = {\n\t.mux_clks\t= disp_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(disp_mux_clks),\n\t.div_clks\t= disp_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(disp_div_clks),\n\t.gate_clks\t= disp_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(disp_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_DISP,\n\t.clk_regs\t= disp_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(disp_clk_regs),\n};\n\nstatic void __init exynos5260_clk_disp_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &disp_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_disp, \"samsung,exynos5260-clock-disp\",\n\t\texynos5260_clk_disp_init);\n\n\n \n\nstatic const unsigned long egl_clk_regs[] __initconst = {\n\tEGL_PLL_LOCK,\n\tEGL_PLL_CON0,\n\tEGL_PLL_CON1,\n\tEGL_PLL_FREQ_DET,\n\tMUX_SEL_EGL,\n\tMUX_ENABLE_EGL,\n\tDIV_EGL,\n\tDIV_EGL_PLL_FDET,\n\tEN_ACLK_EGL,\n\tEN_PCLK_EGL,\n\tEN_SCLK_EGL,\n};\n\nPNAME(mout_egl_b_p) = {\"mout_egl_pll\", \"dout_bus_pll\"};\nPNAME(mout_egl_pll_p) = {\"fin_pll\", \"fout_egl_pll\"};\n\nstatic const struct samsung_mux_clock egl_mux_clks[] __initconst = {\n\tMUX(EGL_MOUT_EGL_PLL, \"mout_egl_pll\", mout_egl_pll_p,\n\t\t\tMUX_SEL_EGL, 4, 1),\n\tMUX(EGL_MOUT_EGL_B, \"mout_egl_b\", mout_egl_b_p, MUX_SEL_EGL, 16, 1),\n};\n\nstatic const struct samsung_div_clock egl_div_clks[] __initconst = {\n\tDIV(EGL_DOUT_EGL1, \"dout_egl1\", \"mout_egl_b\", DIV_EGL, 0, 3),\n\tDIV(EGL_DOUT_EGL2, \"dout_egl2\", \"dout_egl1\", DIV_EGL, 4, 3),\n\tDIV(EGL_DOUT_ACLK_EGL, \"dout_aclk_egl\", \"dout_egl2\", DIV_EGL, 8, 3),\n\tDIV(EGL_DOUT_PCLK_EGL, \"dout_pclk_egl\", \"dout_egl_atclk\",\n\t\t\tDIV_EGL, 12, 3),\n\tDIV(EGL_DOUT_EGL_ATCLK, \"dout_egl_atclk\", \"dout_egl2\", DIV_EGL, 16, 3),\n\tDIV(EGL_DOUT_EGL_PCLK_DBG, \"dout_egl_pclk_dbg\", \"dout_egl_atclk\",\n\t\t\tDIV_EGL, 20, 3),\n\tDIV(EGL_DOUT_EGL_PLL, \"dout_egl_pll\", \"mout_egl_b\", DIV_EGL, 24, 3),\n};\n\nstatic const struct samsung_pll_clock egl_pll_clks[] __initconst = {\n\tPLL(pll_2550xx, EGL_FOUT_EGL_PLL, \"fout_egl_pll\", \"fin_pll\",\n\t\tEGL_PLL_LOCK, EGL_PLL_CON0,\n\t\tpll2550_24mhz_tbl),\n};\n\nstatic const struct samsung_cmu_info egl_cmu __initconst = {\n\t.pll_clks\t= egl_pll_clks,\n\t.nr_pll_clks\t= ARRAY_SIZE(egl_pll_clks),\n\t.mux_clks\t= egl_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(egl_mux_clks),\n\t.div_clks\t= egl_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(egl_div_clks),\n\t.nr_clk_ids\t= CLKS_NR_EGL,\n\t.clk_regs\t= egl_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(egl_clk_regs),\n};\n\nstatic void __init exynos5260_clk_egl_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &egl_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_egl, \"samsung,exynos5260-clock-egl\",\n\t\texynos5260_clk_egl_init);\n\n\n \n\nstatic const unsigned long fsys_clk_regs[] __initconst = {\n\tMUX_SEL_FSYS0,\n\tMUX_SEL_FSYS1,\n\tEN_ACLK_FSYS,\n\tEN_ACLK_FSYS_SECURE_RTIC,\n\tEN_ACLK_FSYS_SECURE_SMMU_RTIC,\n\tEN_SCLK_FSYS,\n\tEN_IP_FSYS,\n\tEN_IP_FSYS_SECURE_RTIC,\n\tEN_IP_FSYS_SECURE_SMMU_RTIC,\n};\n\nPNAME(mout_phyclk_usbhost20_phyclk_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_usbhost20_phy_phyclock\"};\nPNAME(mout_phyclk_usbhost20_freeclk_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_usbhost20_phy_freeclk\"};\nPNAME(mout_phyclk_usbhost20_clk48mohci_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_usbhost20_phy_clk48mohci\"};\nPNAME(mout_phyclk_usbdrd30_pipe_pclk_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_usbdrd30_udrd30_pipe_pclk\"};\nPNAME(mout_phyclk_usbdrd30_phyclock_user_p) = {\"fin_pll\",\n\t\t\t\"phyclk_usbdrd30_udrd30_phyclock\"};\n\nstatic const struct samsung_mux_clock fsys_mux_clks[] __initconst = {\n\tMUX(FSYS_MOUT_PHYCLK_USBDRD30_PHYCLOCK_USER,\n\t\t\t\"mout_phyclk_usbdrd30_phyclock_user\",\n\t\t\tmout_phyclk_usbdrd30_phyclock_user_p,\n\t\t\tMUX_SEL_FSYS1, 0, 1),\n\tMUX(FSYS_MOUT_PHYCLK_USBDRD30_PIPE_PCLK_USER,\n\t\t\t\"mout_phyclk_usbdrd30_pipe_pclk_user\",\n\t\t\tmout_phyclk_usbdrd30_pipe_pclk_user_p,\n\t\t\tMUX_SEL_FSYS1, 4, 1),\n\tMUX(FSYS_MOUT_PHYCLK_USBHOST20_CLK48MOHCI_USER,\n\t\t\t\"mout_phyclk_usbhost20_clk48mohci_user\",\n\t\t\tmout_phyclk_usbhost20_clk48mohci_user_p,\n\t\t\tMUX_SEL_FSYS1, 8, 1),\n\tMUX(FSYS_MOUT_PHYCLK_USBHOST20_FREECLK_USER,\n\t\t\t\"mout_phyclk_usbhost20_freeclk_user\",\n\t\t\tmout_phyclk_usbhost20_freeclk_user_p,\n\t\t\tMUX_SEL_FSYS1, 12, 1),\n\tMUX(FSYS_MOUT_PHYCLK_USBHOST20_PHYCLK_USER,\n\t\t\t\"mout_phyclk_usbhost20_phyclk_user\",\n\t\t\tmout_phyclk_usbhost20_phyclk_user_p,\n\t\t\tMUX_SEL_FSYS1, 16, 1),\n};\n\nstatic const struct samsung_gate_clock fsys_gate_clks[] __initconst = {\n\tGATE(FSYS_PHYCLK_USBHOST20, \"phyclk_usbhost20_phyclock\",\n\t\t\t\"mout_phyclk_usbdrd30_phyclock_user\",\n\t\t\tEN_SCLK_FSYS, 1, 0, 0),\n\tGATE(FSYS_PHYCLK_USBDRD30, \"phyclk_usbdrd30_udrd30_phyclock_g\",\n\t\t\t\"mout_phyclk_usbdrd30_phyclock_user\",\n\t\t\tEN_SCLK_FSYS, 7, 0, 0),\n\n\tGATE(FSYS_CLK_MMC0, \"clk_mmc0\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 6, 0, 0),\n\tGATE(FSYS_CLK_MMC1, \"clk_mmc1\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 7, 0, 0),\n\tGATE(FSYS_CLK_MMC2, \"clk_mmc2\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 8, 0, 0),\n\tGATE(FSYS_CLK_PDMA, \"clk_pdma\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 9, 0, 0),\n\tGATE(FSYS_CLK_SROMC, \"clk_sromc\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 13, 0, 0),\n\tGATE(FSYS_CLK_USBDRD30, \"clk_usbdrd30\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 14, 0, 0),\n\tGATE(FSYS_CLK_USBHOST20, \"clk_usbhost20\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 15, 0, 0),\n\tGATE(FSYS_CLK_USBLINK, \"clk_usblink\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 18, 0, 0),\n\tGATE(FSYS_CLK_TSI, \"clk_tsi\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS, 20, 0, 0),\n\n\tGATE(FSYS_CLK_RTIC, \"clk_rtic\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS_SECURE_RTIC, 11, 0, 0),\n\tGATE(FSYS_CLK_SMMU_RTIC, \"clk_smmu_rtic\", \"dout_aclk_fsys_200\",\n\t\t\tEN_IP_FSYS_SECURE_SMMU_RTIC, 12, 0, 0),\n};\n\nstatic const struct samsung_cmu_info fsys_cmu __initconst = {\n\t.mux_clks\t= fsys_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(fsys_mux_clks),\n\t.gate_clks\t= fsys_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(fsys_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_FSYS,\n\t.clk_regs\t= fsys_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(fsys_clk_regs),\n};\n\nstatic void __init exynos5260_clk_fsys_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &fsys_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_fsys, \"samsung,exynos5260-clock-fsys\",\n\t\texynos5260_clk_fsys_init);\n\n\n \n\nstatic const unsigned long g2d_clk_regs[] __initconst = {\n\tMUX_SEL_G2D,\n\tMUX_STAT_G2D,\n\tDIV_G2D,\n\tEN_ACLK_G2D,\n\tEN_ACLK_G2D_SECURE_SSS,\n\tEN_ACLK_G2D_SECURE_SLIM_SSS,\n\tEN_ACLK_G2D_SECURE_SMMU_SLIM_SSS,\n\tEN_ACLK_G2D_SECURE_SMMU_SSS,\n\tEN_ACLK_G2D_SECURE_SMMU_MDMA,\n\tEN_ACLK_G2D_SECURE_SMMU_G2D,\n\tEN_PCLK_G2D,\n\tEN_PCLK_G2D_SECURE_SMMU_SLIM_SSS,\n\tEN_PCLK_G2D_SECURE_SMMU_SSS,\n\tEN_PCLK_G2D_SECURE_SMMU_MDMA,\n\tEN_PCLK_G2D_SECURE_SMMU_G2D,\n\tEN_IP_G2D,\n\tEN_IP_G2D_SECURE_SSS,\n\tEN_IP_G2D_SECURE_SLIM_SSS,\n\tEN_IP_G2D_SECURE_SMMU_SLIM_SSS,\n\tEN_IP_G2D_SECURE_SMMU_SSS,\n\tEN_IP_G2D_SECURE_SMMU_MDMA,\n\tEN_IP_G2D_SECURE_SMMU_G2D,\n};\n\nPNAME(mout_aclk_g2d_333_user_p) = {\"fin_pll\", \"dout_aclk_g2d_333\"};\n\nstatic const struct samsung_mux_clock g2d_mux_clks[] __initconst = {\n\tMUX(G2D_MOUT_ACLK_G2D_333_USER, \"mout_aclk_g2d_333_user\",\n\t\t\tmout_aclk_g2d_333_user_p,\n\t\t\tMUX_SEL_G2D, 0, 1),\n};\n\nstatic const struct samsung_div_clock g2d_div_clks[] __initconst = {\n\tDIV(G2D_DOUT_PCLK_G2D_83, \"dout_pclk_g2d_83\", \"mout_aclk_g2d_333_user\",\n\t\t\tDIV_G2D, 0, 3),\n};\n\nstatic const struct samsung_gate_clock g2d_gate_clks[] __initconst = {\n\tGATE(G2D_CLK_G2D, \"clk_g2d\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D, 4, 0, 0),\n\tGATE(G2D_CLK_JPEG, \"clk_jpeg\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D, 5, 0, 0),\n\tGATE(G2D_CLK_MDMA, \"clk_mdma\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D, 6, 0, 0),\n\tGATE(G2D_CLK_SMMU3_JPEG, \"clk_smmu3_jpeg\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D, 16, 0, 0),\n\n\tGATE(G2D_CLK_SSS, \"clk_sss\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D_SECURE_SSS, 17, 0, 0),\n\n\tGATE(G2D_CLK_SLIM_SSS, \"clk_slim_sss\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D_SECURE_SLIM_SSS, 11, 0, 0),\n\n\tGATE(G2D_CLK_SMMU_SLIM_SSS, \"clk_smmu_slim_sss\",\n\t\t\t\"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D_SECURE_SMMU_SLIM_SSS, 13, 0, 0),\n\n\tGATE(G2D_CLK_SMMU_SSS, \"clk_smmu_sss\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D_SECURE_SMMU_SSS, 14, 0, 0),\n\n\tGATE(G2D_CLK_SMMU_MDMA, \"clk_smmu_mdma\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D_SECURE_SMMU_MDMA, 12, 0, 0),\n\n\tGATE(G2D_CLK_SMMU3_G2D, \"clk_smmu3_g2d\", \"mout_aclk_g2d_333_user\",\n\t\t\tEN_IP_G2D_SECURE_SMMU_G2D, 15, 0, 0),\n};\n\nstatic const struct samsung_cmu_info g2d_cmu __initconst = {\n\t.mux_clks\t= g2d_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(g2d_mux_clks),\n\t.div_clks\t= g2d_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(g2d_div_clks),\n\t.gate_clks\t= g2d_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(g2d_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_G2D,\n\t.clk_regs\t= g2d_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(g2d_clk_regs),\n};\n\nstatic void __init exynos5260_clk_g2d_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &g2d_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_g2d, \"samsung,exynos5260-clock-g2d\",\n\t\texynos5260_clk_g2d_init);\n\n\n \n\nstatic const unsigned long g3d_clk_regs[] __initconst = {\n\tG3D_PLL_LOCK,\n\tG3D_PLL_CON0,\n\tG3D_PLL_CON1,\n\tG3D_PLL_FDET,\n\tMUX_SEL_G3D,\n\tDIV_G3D,\n\tDIV_G3D_PLL_FDET,\n\tEN_ACLK_G3D,\n\tEN_PCLK_G3D,\n\tEN_SCLK_G3D,\n\tEN_IP_G3D,\n};\n\nPNAME(mout_g3d_pll_p) = {\"fin_pll\", \"fout_g3d_pll\"};\n\nstatic const struct samsung_mux_clock g3d_mux_clks[] __initconst = {\n\tMUX(G3D_MOUT_G3D_PLL, \"mout_g3d_pll\", mout_g3d_pll_p,\n\t\t\tMUX_SEL_G3D, 0, 1),\n};\n\nstatic const struct samsung_div_clock g3d_div_clks[] __initconst = {\n\tDIV(G3D_DOUT_PCLK_G3D, \"dout_pclk_g3d\", \"dout_aclk_g3d\", DIV_G3D, 0, 3),\n\tDIV(G3D_DOUT_ACLK_G3D, \"dout_aclk_g3d\", \"mout_g3d_pll\", DIV_G3D, 4, 3),\n};\n\nstatic const struct samsung_gate_clock g3d_gate_clks[] __initconst = {\n\tGATE(G3D_CLK_G3D, \"clk_g3d\", \"dout_aclk_g3d\", EN_IP_G3D, 2, 0, 0),\n\tGATE(G3D_CLK_G3D_HPM, \"clk_g3d_hpm\", \"dout_aclk_g3d\",\n\t\t\tEN_IP_G3D, 3, 0, 0),\n};\n\nstatic const struct samsung_pll_clock g3d_pll_clks[] __initconst = {\n\tPLL(pll_2550, G3D_FOUT_G3D_PLL, \"fout_g3d_pll\", \"fin_pll\",\n\t\tG3D_PLL_LOCK, G3D_PLL_CON0,\n\t\tpll2550_24mhz_tbl),\n};\n\nstatic const struct samsung_cmu_info g3d_cmu __initconst = {\n\t.pll_clks\t= g3d_pll_clks,\n\t.nr_pll_clks\t= ARRAY_SIZE(g3d_pll_clks),\n\t.mux_clks\t= g3d_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(g3d_mux_clks),\n\t.div_clks\t= g3d_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(g3d_div_clks),\n\t.gate_clks\t= g3d_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(g3d_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_G3D,\n\t.clk_regs\t= g3d_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(g3d_clk_regs),\n};\n\nstatic void __init exynos5260_clk_g3d_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &g3d_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_g3d, \"samsung,exynos5260-clock-g3d\",\n\t\texynos5260_clk_g3d_init);\n\n\n \n\nstatic const unsigned long gscl_clk_regs[] __initconst = {\n\tMUX_SEL_GSCL,\n\tDIV_GSCL,\n\tEN_ACLK_GSCL,\n\tEN_ACLK_GSCL_FIMC,\n\tEN_ACLK_GSCL_SECURE_SMMU_GSCL0,\n\tEN_ACLK_GSCL_SECURE_SMMU_GSCL1,\n\tEN_ACLK_GSCL_SECURE_SMMU_MSCL0,\n\tEN_ACLK_GSCL_SECURE_SMMU_MSCL1,\n\tEN_PCLK_GSCL,\n\tEN_PCLK_GSCL_FIMC,\n\tEN_PCLK_GSCL_SECURE_SMMU_GSCL0,\n\tEN_PCLK_GSCL_SECURE_SMMU_GSCL1,\n\tEN_PCLK_GSCL_SECURE_SMMU_MSCL0,\n\tEN_PCLK_GSCL_SECURE_SMMU_MSCL1,\n\tEN_SCLK_GSCL,\n\tEN_SCLK_GSCL_FIMC,\n\tEN_IP_GSCL,\n\tEN_IP_GSCL_FIMC,\n\tEN_IP_GSCL_SECURE_SMMU_GSCL0,\n\tEN_IP_GSCL_SECURE_SMMU_GSCL1,\n\tEN_IP_GSCL_SECURE_SMMU_MSCL0,\n\tEN_IP_GSCL_SECURE_SMMU_MSCL1,\n};\n\nPNAME(mout_aclk_gscl_333_user_p) = {\"fin_pll\", \"dout_aclk_gscl_333\"};\nPNAME(mout_aclk_m2m_400_user_p) = {\"fin_pll\", \"dout_aclk_gscl_400\"};\nPNAME(mout_aclk_gscl_fimc_user_p) = {\"fin_pll\", \"dout_aclk_gscl_400\"};\nPNAME(mout_aclk_csis_p) = {\"dout_aclk_csis_200\", \"mout_aclk_gscl_fimc_user\"};\n\nstatic const struct samsung_mux_clock gscl_mux_clks[] __initconst = {\n\tMUX(GSCL_MOUT_ACLK_GSCL_333_USER, \"mout_aclk_gscl_333_user\",\n\t\t\tmout_aclk_gscl_333_user_p,\n\t\t\tMUX_SEL_GSCL, 0, 1),\n\tMUX(GSCL_MOUT_ACLK_M2M_400_USER, \"mout_aclk_m2m_400_user\",\n\t\t\tmout_aclk_m2m_400_user_p,\n\t\t\tMUX_SEL_GSCL, 4, 1),\n\tMUX(GSCL_MOUT_ACLK_GSCL_FIMC_USER, \"mout_aclk_gscl_fimc_user\",\n\t\t\tmout_aclk_gscl_fimc_user_p,\n\t\t\tMUX_SEL_GSCL, 8, 1),\n\tMUX(GSCL_MOUT_ACLK_CSIS, \"mout_aclk_csis\", mout_aclk_csis_p,\n\t\t\tMUX_SEL_GSCL, 24, 1),\n};\n\nstatic const struct samsung_div_clock gscl_div_clks[] __initconst = {\n\tDIV(GSCL_DOUT_PCLK_M2M_100, \"dout_pclk_m2m_100\",\n\t\t\t\"mout_aclk_m2m_400_user\",\n\t\t\tDIV_GSCL, 0, 3),\n\tDIV(GSCL_DOUT_ACLK_CSIS_200, \"dout_aclk_csis_200\",\n\t\t\t\"mout_aclk_m2m_400_user\",\n\t\t\tDIV_GSCL, 4, 3),\n};\n\nstatic const struct samsung_gate_clock gscl_gate_clks[] __initconst = {\n\tGATE(GSCL_SCLK_CSIS0_WRAP, \"sclk_csis0_wrap\", \"dout_aclk_csis_200\",\n\t\t\tEN_SCLK_GSCL_FIMC, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(GSCL_SCLK_CSIS1_WRAP, \"sclk_csis1_wrap\", \"dout_aclk_csis_200\",\n\t\t\tEN_SCLK_GSCL_FIMC, 1, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(GSCL_CLK_GSCL0, \"clk_gscl0\", \"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL, 2, 0, 0),\n\tGATE(GSCL_CLK_GSCL1, \"clk_gscl1\", \"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL, 3, 0, 0),\n\tGATE(GSCL_CLK_MSCL0, \"clk_mscl0\", \"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL, 4, 0, 0),\n\tGATE(GSCL_CLK_MSCL1, \"clk_mscl1\", \"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL, 5, 0, 0),\n\tGATE(GSCL_CLK_PIXEL_GSCL0, \"clk_pixel_gscl0\",\n\t\t\t\"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL, 8, 0, 0),\n\tGATE(GSCL_CLK_PIXEL_GSCL1, \"clk_pixel_gscl1\",\n\t\t\t\"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL, 9, 0, 0),\n\n\tGATE(GSCL_CLK_SMMU3_LITE_A, \"clk_smmu3_lite_a\",\n\t\t\t\"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 5, 0, 0),\n\tGATE(GSCL_CLK_SMMU3_LITE_B, \"clk_smmu3_lite_b\",\n\t\t\t\"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 6, 0, 0),\n\tGATE(GSCL_CLK_SMMU3_LITE_D, \"clk_smmu3_lite_d\",\n\t\t\t\"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 7, 0, 0),\n\tGATE(GSCL_CLK_CSIS0, \"clk_csis0\", \"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 8, 0, 0),\n\tGATE(GSCL_CLK_CSIS1, \"clk_csis1\", \"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 9, 0, 0),\n\tGATE(GSCL_CLK_FIMC_LITE_A, \"clk_fimc_lite_a\",\n\t\t\t\"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 10, 0, 0),\n\tGATE(GSCL_CLK_FIMC_LITE_B, \"clk_fimc_lite_b\",\n\t\t\t\"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 11, 0, 0),\n\tGATE(GSCL_CLK_FIMC_LITE_D, \"clk_fimc_lite_d\",\n\t\t\t\"mout_aclk_gscl_fimc_user\",\n\t\t\tEN_IP_GSCL_FIMC, 12, 0, 0),\n\n\tGATE(GSCL_CLK_SMMU3_GSCL0, \"clk_smmu3_gscl0\",\n\t\t\t\"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL_SECURE_SMMU_GSCL0, 17, 0, 0),\n\tGATE(GSCL_CLK_SMMU3_GSCL1, \"clk_smmu3_gscl1\", \"mout_aclk_gscl_333_user\",\n\t\t\tEN_IP_GSCL_SECURE_SMMU_GSCL1, 18, 0, 0),\n\tGATE(GSCL_CLK_SMMU3_MSCL0, \"clk_smmu3_mscl0\",\n\t\t\t\"mout_aclk_m2m_400_user\",\n\t\t\tEN_IP_GSCL_SECURE_SMMU_MSCL0, 19, 0, 0),\n\tGATE(GSCL_CLK_SMMU3_MSCL1, \"clk_smmu3_mscl1\",\n\t\t\t\"mout_aclk_m2m_400_user\",\n\t\t\tEN_IP_GSCL_SECURE_SMMU_MSCL1, 20, 0, 0),\n};\n\nstatic const struct samsung_cmu_info gscl_cmu __initconst = {\n\t.mux_clks\t= gscl_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(gscl_mux_clks),\n\t.div_clks\t= gscl_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(gscl_div_clks),\n\t.gate_clks\t= gscl_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(gscl_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_GSCL,\n\t.clk_regs\t= gscl_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(gscl_clk_regs),\n};\n\nstatic void __init exynos5260_clk_gscl_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &gscl_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_gscl, \"samsung,exynos5260-clock-gscl\",\n\t\texynos5260_clk_gscl_init);\n\n\n \n\nstatic const unsigned long isp_clk_regs[] __initconst = {\n\tMUX_SEL_ISP0,\n\tMUX_SEL_ISP1,\n\tDIV_ISP,\n\tEN_ACLK_ISP0,\n\tEN_ACLK_ISP1,\n\tEN_PCLK_ISP0,\n\tEN_PCLK_ISP1,\n\tEN_SCLK_ISP,\n\tEN_IP_ISP0,\n\tEN_IP_ISP1,\n};\n\nPNAME(mout_isp_400_user_p) = {\"fin_pll\", \"dout_aclk_isp1_400\"};\nPNAME(mout_isp_266_user_p)\t = {\"fin_pll\", \"dout_aclk_isp1_266\"};\n\nstatic const struct samsung_mux_clock isp_mux_clks[] __initconst = {\n\tMUX(ISP_MOUT_ISP_266_USER, \"mout_isp_266_user\", mout_isp_266_user_p,\n\t\t\tMUX_SEL_ISP0, 0, 1),\n\tMUX(ISP_MOUT_ISP_400_USER, \"mout_isp_400_user\", mout_isp_400_user_p,\n\t\t\tMUX_SEL_ISP0, 4, 1),\n};\n\nstatic const struct samsung_div_clock isp_div_clks[] __initconst = {\n\tDIV(ISP_DOUT_PCLK_ISP_66, \"dout_pclk_isp_66\", \"mout_kfc\",\n\t\t\tDIV_ISP, 0, 3),\n\tDIV(ISP_DOUT_PCLK_ISP_133, \"dout_pclk_isp_133\", \"mout_kfc\",\n\t\t\tDIV_ISP, 4, 4),\n\tDIV(ISP_DOUT_CA5_ATCLKIN, \"dout_ca5_atclkin\", \"mout_kfc\",\n\t\t\tDIV_ISP, 12, 3),\n\tDIV(ISP_DOUT_CA5_PCLKDBG, \"dout_ca5_pclkdbg\", \"mout_kfc\",\n\t\t\tDIV_ISP, 16, 4),\n\tDIV(ISP_DOUT_SCLK_MPWM, \"dout_sclk_mpwm\", \"mout_kfc\", DIV_ISP, 20, 2),\n};\n\nstatic const struct samsung_gate_clock isp_gate_clks[] __initconst = {\n\tGATE(ISP_CLK_GIC, \"clk_isp_gic\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP0, 15, 0, 0),\n\n\tGATE(ISP_CLK_CA5, \"clk_isp_ca5\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 1, 0, 0),\n\tGATE(ISP_CLK_FIMC_DRC, \"clk_isp_fimc_drc\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 2, 0, 0),\n\tGATE(ISP_CLK_FIMC_FD, \"clk_isp_fimc_fd\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 3, 0, 0),\n\tGATE(ISP_CLK_FIMC, \"clk_isp_fimc\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 4, 0, 0),\n\tGATE(ISP_CLK_FIMC_SCALERC, \"clk_isp_fimc_scalerc\",\n\t\t\t\"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 5, 0, 0),\n\tGATE(ISP_CLK_FIMC_SCALERP, \"clk_isp_fimc_scalerp\",\n\t\t\t\"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 6, 0, 0),\n\tGATE(ISP_CLK_I2C0, \"clk_isp_i2c0\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 7, 0, 0),\n\tGATE(ISP_CLK_I2C1, \"clk_isp_i2c1\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 8, 0, 0),\n\tGATE(ISP_CLK_MCUCTL, \"clk_isp_mcuctl\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 9, 0, 0),\n\tGATE(ISP_CLK_MPWM, \"clk_isp_mpwm\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 10, 0, 0),\n\tGATE(ISP_CLK_MTCADC, \"clk_isp_mtcadc\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 11, 0, 0),\n\tGATE(ISP_CLK_PWM, \"clk_isp_pwm\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 14, 0, 0),\n\tGATE(ISP_CLK_SMMU_DRC, \"clk_smmu_drc\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 21, 0, 0),\n\tGATE(ISP_CLK_SMMU_FD, \"clk_smmu_fd\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 22, 0, 0),\n\tGATE(ISP_CLK_SMMU_ISP, \"clk_smmu_isp\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 23, 0, 0),\n\tGATE(ISP_CLK_SMMU_ISPCX, \"clk_smmu_ispcx\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 24, 0, 0),\n\tGATE(ISP_CLK_SMMU_SCALERC, \"clk_isp_smmu_scalerc\",\n\t\t\t\"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 25, 0, 0),\n\tGATE(ISP_CLK_SMMU_SCALERP, \"clk_isp_smmu_scalerp\",\n\t\t\t\"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 26, 0, 0),\n\tGATE(ISP_CLK_SPI0, \"clk_isp_spi0\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 27, 0, 0),\n\tGATE(ISP_CLK_SPI1, \"clk_isp_spi1\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 28, 0, 0),\n\tGATE(ISP_CLK_WDT, \"clk_isp_wdt\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 31, 0, 0),\n\tGATE(ISP_CLK_UART, \"clk_isp_uart\", \"mout_aclk_isp1_266\",\n\t\t\tEN_IP_ISP1, 30, 0, 0),\n\n\tGATE(ISP_SCLK_UART_EXT, \"sclk_isp_uart_ext\", \"fin_pll\",\n\t\t\tEN_SCLK_ISP, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(ISP_SCLK_SPI1_EXT, \"sclk_isp_spi1_ext\", \"fin_pll\",\n\t\t\tEN_SCLK_ISP, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(ISP_SCLK_SPI0_EXT, \"sclk_isp_spi0_ext\", \"fin_pll\",\n\t\t\tEN_SCLK_ISP, 9, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_cmu_info isp_cmu __initconst = {\n\t.mux_clks\t= isp_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(isp_mux_clks),\n\t.div_clks\t= isp_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(isp_div_clks),\n\t.gate_clks\t= isp_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(isp_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_ISP,\n\t.clk_regs\t= isp_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(isp_clk_regs),\n};\n\nstatic void __init exynos5260_clk_isp_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &isp_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_isp, \"samsung,exynos5260-clock-isp\",\n\t\texynos5260_clk_isp_init);\n\n\n \n\nstatic const unsigned long kfc_clk_regs[] __initconst = {\n\tKFC_PLL_LOCK,\n\tKFC_PLL_CON0,\n\tKFC_PLL_CON1,\n\tKFC_PLL_FDET,\n\tMUX_SEL_KFC0,\n\tMUX_SEL_KFC2,\n\tDIV_KFC,\n\tDIV_KFC_PLL_FDET,\n\tEN_ACLK_KFC,\n\tEN_PCLK_KFC,\n\tEN_SCLK_KFC,\n\tEN_IP_KFC,\n};\n\nPNAME(mout_kfc_pll_p) = {\"fin_pll\", \"fout_kfc_pll\"};\nPNAME(mout_kfc_p)\t = {\"mout_kfc_pll\", \"dout_media_pll\"};\n\nstatic const struct samsung_mux_clock kfc_mux_clks[] __initconst = {\n\tMUX(KFC_MOUT_KFC_PLL, \"mout_kfc_pll\", mout_kfc_pll_p,\n\t\t\tMUX_SEL_KFC0, 0, 1),\n\tMUX(KFC_MOUT_KFC, \"mout_kfc\", mout_kfc_p, MUX_SEL_KFC2, 0, 1),\n};\n\nstatic const struct samsung_div_clock kfc_div_clks[] __initconst = {\n\tDIV(KFC_DOUT_KFC1, \"dout_kfc1\", \"mout_kfc\", DIV_KFC, 0, 3),\n\tDIV(KFC_DOUT_KFC2, \"dout_kfc2\", \"dout_kfc1\", DIV_KFC, 4, 3),\n\tDIV(KFC_DOUT_KFC_ATCLK, \"dout_kfc_atclk\", \"dout_kfc2\", DIV_KFC, 8, 3),\n\tDIV(KFC_DOUT_KFC_PCLK_DBG, \"dout_kfc_pclk_dbg\", \"dout_kfc2\",\n\t\t\tDIV_KFC, 12, 3),\n\tDIV(KFC_DOUT_ACLK_KFC, \"dout_aclk_kfc\", \"dout_kfc2\", DIV_KFC, 16, 3),\n\tDIV(KFC_DOUT_PCLK_KFC, \"dout_pclk_kfc\", \"dout_kfc2\", DIV_KFC, 20, 3),\n\tDIV(KFC_DOUT_KFC_PLL, \"dout_kfc_pll\", \"mout_kfc\", DIV_KFC, 24, 3),\n};\n\nstatic const struct samsung_pll_clock kfc_pll_clks[] __initconst = {\n\tPLL(pll_2550xx, KFC_FOUT_KFC_PLL, \"fout_kfc_pll\", \"fin_pll\",\n\t\tKFC_PLL_LOCK, KFC_PLL_CON0,\n\t\tpll2550_24mhz_tbl),\n};\n\nstatic const struct samsung_cmu_info kfc_cmu __initconst = {\n\t.pll_clks\t= kfc_pll_clks,\n\t.nr_pll_clks\t= ARRAY_SIZE(kfc_pll_clks),\n\t.mux_clks\t= kfc_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(kfc_mux_clks),\n\t.div_clks\t= kfc_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(kfc_div_clks),\n\t.nr_clk_ids\t= CLKS_NR_KFC,\n\t.clk_regs\t= kfc_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(kfc_clk_regs),\n};\n\nstatic void __init exynos5260_clk_kfc_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &kfc_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_kfc, \"samsung,exynos5260-clock-kfc\",\n\t\texynos5260_clk_kfc_init);\n\n\n \n\nstatic const unsigned long mfc_clk_regs[] __initconst = {\n\tMUX_SEL_MFC,\n\tDIV_MFC,\n\tEN_ACLK_MFC,\n\tEN_ACLK_SECURE_SMMU2_MFC,\n\tEN_PCLK_MFC,\n\tEN_PCLK_SECURE_SMMU2_MFC,\n\tEN_IP_MFC,\n\tEN_IP_MFC_SECURE_SMMU2_MFC,\n};\n\nPNAME(mout_aclk_mfc_333_user_p) = {\"fin_pll\", \"dout_aclk_mfc_333\"};\n\nstatic const struct samsung_mux_clock mfc_mux_clks[] __initconst = {\n\tMUX(MFC_MOUT_ACLK_MFC_333_USER, \"mout_aclk_mfc_333_user\",\n\t\t\tmout_aclk_mfc_333_user_p,\n\t\t\tMUX_SEL_MFC, 0, 1),\n};\n\nstatic const struct samsung_div_clock mfc_div_clks[] __initconst = {\n\tDIV(MFC_DOUT_PCLK_MFC_83, \"dout_pclk_mfc_83\", \"mout_aclk_mfc_333_user\",\n\t\t\tDIV_MFC, 0, 3),\n};\n\nstatic const struct samsung_gate_clock mfc_gate_clks[] __initconst = {\n\tGATE(MFC_CLK_MFC, \"clk_mfc\", \"mout_aclk_mfc_333_user\",\n\t\t\tEN_IP_MFC, 1, 0, 0),\n\tGATE(MFC_CLK_SMMU2_MFCM0, \"clk_smmu2_mfcm0\", \"mout_aclk_mfc_333_user\",\n\t\t\tEN_IP_MFC_SECURE_SMMU2_MFC, 6, 0, 0),\n\tGATE(MFC_CLK_SMMU2_MFCM1, \"clk_smmu2_mfcm1\", \"mout_aclk_mfc_333_user\",\n\t\t\tEN_IP_MFC_SECURE_SMMU2_MFC, 7, 0, 0),\n};\n\nstatic const struct samsung_cmu_info mfc_cmu __initconst = {\n\t.mux_clks\t= mfc_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(mfc_mux_clks),\n\t.div_clks\t= mfc_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(mfc_div_clks),\n\t.gate_clks\t= mfc_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(mfc_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_MFC,\n\t.clk_regs\t= mfc_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(mfc_clk_regs),\n};\n\nstatic void __init exynos5260_clk_mfc_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &mfc_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_mfc, \"samsung,exynos5260-clock-mfc\",\n\t\texynos5260_clk_mfc_init);\n\n\n \n\nstatic const unsigned long mif_clk_regs[] __initconst = {\n\tMEM_PLL_LOCK,\n\tBUS_PLL_LOCK,\n\tMEDIA_PLL_LOCK,\n\tMEM_PLL_CON0,\n\tMEM_PLL_CON1,\n\tMEM_PLL_FDET,\n\tBUS_PLL_CON0,\n\tBUS_PLL_CON1,\n\tBUS_PLL_FDET,\n\tMEDIA_PLL_CON0,\n\tMEDIA_PLL_CON1,\n\tMEDIA_PLL_FDET,\n\tMUX_SEL_MIF,\n\tDIV_MIF,\n\tDIV_MIF_PLL_FDET,\n\tEN_ACLK_MIF,\n\tEN_ACLK_MIF_SECURE_DREX1_TZ,\n\tEN_ACLK_MIF_SECURE_DREX0_TZ,\n\tEN_ACLK_MIF_SECURE_INTMEM,\n\tEN_PCLK_MIF,\n\tEN_PCLK_MIF_SECURE_MONOCNT,\n\tEN_PCLK_MIF_SECURE_RTC_APBIF,\n\tEN_PCLK_MIF_SECURE_DREX1_TZ,\n\tEN_PCLK_MIF_SECURE_DREX0_TZ,\n\tEN_SCLK_MIF,\n\tEN_IP_MIF,\n\tEN_IP_MIF_SECURE_MONOCNT,\n\tEN_IP_MIF_SECURE_RTC_APBIF,\n\tEN_IP_MIF_SECURE_DREX1_TZ,\n\tEN_IP_MIF_SECURE_DREX0_TZ,\n\tEN_IP_MIF_SECURE_INTEMEM,\n};\n\nPNAME(mout_mem_pll_p) = {\"fin_pll\", \"fout_mem_pll\"};\nPNAME(mout_bus_pll_p) = {\"fin_pll\", \"fout_bus_pll\"};\nPNAME(mout_media_pll_p) = {\"fin_pll\", \"fout_media_pll\"};\nPNAME(mout_mif_drex_p) = {\"dout_mem_pll\", \"dout_bus_pll\"};\nPNAME(mout_mif_drex2x_p) = {\"dout_mem_pll\", \"dout_bus_pll\"};\nPNAME(mout_clkm_phy_p) = {\"mout_mif_drex\", \"dout_media_pll\"};\nPNAME(mout_clk2x_phy_p) = {\"mout_mif_drex2x\", \"dout_media_pll\"};\n\nstatic const struct samsung_mux_clock mif_mux_clks[] __initconst = {\n\tMUX(MIF_MOUT_MEM_PLL, \"mout_mem_pll\", mout_mem_pll_p,\n\t\t\tMUX_SEL_MIF, 0, 1),\n\tMUX(MIF_MOUT_BUS_PLL, \"mout_bus_pll\", mout_bus_pll_p,\n\t\t\tMUX_SEL_MIF, 4, 1),\n\tMUX(MIF_MOUT_MEDIA_PLL, \"mout_media_pll\", mout_media_pll_p,\n\t\t\tMUX_SEL_MIF, 8, 1),\n\tMUX(MIF_MOUT_MIF_DREX, \"mout_mif_drex\", mout_mif_drex_p,\n\t\t\tMUX_SEL_MIF, 12, 1),\n\tMUX(MIF_MOUT_CLKM_PHY, \"mout_clkm_phy\", mout_clkm_phy_p,\n\t\t\tMUX_SEL_MIF, 16, 1),\n\tMUX(MIF_MOUT_MIF_DREX2X, \"mout_mif_drex2x\", mout_mif_drex2x_p,\n\t\t\tMUX_SEL_MIF, 20, 1),\n\tMUX(MIF_MOUT_CLK2X_PHY, \"mout_clk2x_phy\", mout_clk2x_phy_p,\n\t\t\tMUX_SEL_MIF, 24, 1),\n};\n\nstatic const struct samsung_div_clock mif_div_clks[] __initconst = {\n\tDIV(MIF_DOUT_MEDIA_PLL, \"dout_media_pll\", \"mout_media_pll\",\n\t\t\tDIV_MIF, 0, 3),\n\tDIV(MIF_DOUT_MEM_PLL, \"dout_mem_pll\", \"mout_mem_pll\",\n\t\t\tDIV_MIF, 4, 3),\n\tDIV(MIF_DOUT_BUS_PLL, \"dout_bus_pll\", \"mout_bus_pll\",\n\t\t\tDIV_MIF, 8, 3),\n\tDIV(MIF_DOUT_CLKM_PHY, \"dout_clkm_phy\", \"mout_clkm_phy\",\n\t\t\tDIV_MIF, 12, 3),\n\tDIV(MIF_DOUT_CLK2X_PHY, \"dout_clk2x_phy\", \"mout_clk2x_phy\",\n\t\t\tDIV_MIF, 16, 4),\n\tDIV(MIF_DOUT_ACLK_MIF_466, \"dout_aclk_mif_466\", \"dout_clk2x_phy\",\n\t\t\tDIV_MIF, 20, 3),\n\tDIV(MIF_DOUT_ACLK_BUS_200, \"dout_aclk_bus_200\", \"dout_bus_pll\",\n\t\t\tDIV_MIF, 24, 3),\n\tDIV(MIF_DOUT_ACLK_BUS_100, \"dout_aclk_bus_100\", \"dout_bus_pll\",\n\t\t\tDIV_MIF, 28, 4),\n};\n\nstatic const struct samsung_gate_clock mif_gate_clks[] __initconst = {\n\tGATE(MIF_CLK_LPDDR3PHY_WRAP0, \"clk_lpddr3phy_wrap0\", \"dout_clk2x_phy\",\n\t\t\tEN_IP_MIF, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(MIF_CLK_LPDDR3PHY_WRAP1, \"clk_lpddr3phy_wrap1\", \"dout_clk2x_phy\",\n\t\t\tEN_IP_MIF, 13, CLK_IGNORE_UNUSED, 0),\n\n\tGATE(MIF_CLK_MONOCNT, \"clk_monocnt\", \"dout_aclk_bus_100\",\n\t\t\tEN_IP_MIF_SECURE_MONOCNT, 22,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\tGATE(MIF_CLK_MIF_RTC, \"clk_mif_rtc\", \"dout_aclk_bus_100\",\n\t\t\tEN_IP_MIF_SECURE_RTC_APBIF, 23,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\tGATE(MIF_CLK_DREX1, \"clk_drex1\", \"dout_aclk_mif_466\",\n\t\t\tEN_IP_MIF_SECURE_DREX1_TZ, 9,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\tGATE(MIF_CLK_DREX0, \"clk_drex0\", \"dout_aclk_mif_466\",\n\t\t\tEN_IP_MIF_SECURE_DREX0_TZ, 9,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\tGATE(MIF_CLK_INTMEM, \"clk_intmem\", \"dout_aclk_bus_200\",\n\t\t\tEN_IP_MIF_SECURE_INTEMEM, 11,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\n\tGATE(MIF_SCLK_LPDDR3PHY_WRAP_U0, \"sclk_lpddr3phy_wrap_u0\",\n\t\t\t\"dout_clkm_phy\", EN_SCLK_MIF, 0,\n\t\t\tCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),\n\tGATE(MIF_SCLK_LPDDR3PHY_WRAP_U1, \"sclk_lpddr3phy_wrap_u1\",\n\t\t\t\"dout_clkm_phy\", EN_SCLK_MIF, 1,\n\t\t\tCLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_pll_clock mif_pll_clks[] __initconst = {\n\tPLL(pll_2550xx, MIF_FOUT_MEM_PLL, \"fout_mem_pll\", \"fin_pll\",\n\t\tMEM_PLL_LOCK, MEM_PLL_CON0,\n\t\tpll2550_24mhz_tbl),\n\tPLL(pll_2550xx, MIF_FOUT_BUS_PLL, \"fout_bus_pll\", \"fin_pll\",\n\t\tBUS_PLL_LOCK, BUS_PLL_CON0,\n\t\tpll2550_24mhz_tbl),\n\tPLL(pll_2550xx, MIF_FOUT_MEDIA_PLL, \"fout_media_pll\", \"fin_pll\",\n\t\tMEDIA_PLL_LOCK, MEDIA_PLL_CON0,\n\t\tpll2550_24mhz_tbl),\n};\n\nstatic const struct samsung_cmu_info mif_cmu __initconst = {\n\t.pll_clks\t= mif_pll_clks,\n\t.nr_pll_clks\t= ARRAY_SIZE(mif_pll_clks),\n\t.mux_clks\t= mif_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(mif_mux_clks),\n\t.div_clks\t= mif_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(mif_div_clks),\n\t.gate_clks\t= mif_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(mif_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_MIF,\n\t.clk_regs\t= mif_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(mif_clk_regs),\n};\n\nstatic void __init exynos5260_clk_mif_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &mif_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_mif, \"samsung,exynos5260-clock-mif\",\n\t\texynos5260_clk_mif_init);\n\n\n \n\nstatic const unsigned long peri_clk_regs[] __initconst = {\n\tMUX_SEL_PERI,\n\tMUX_SEL_PERI1,\n\tDIV_PERI,\n\tEN_PCLK_PERI0,\n\tEN_PCLK_PERI1,\n\tEN_PCLK_PERI2,\n\tEN_PCLK_PERI3,\n\tEN_PCLK_PERI_SECURE_CHIPID,\n\tEN_PCLK_PERI_SECURE_PROVKEY0,\n\tEN_PCLK_PERI_SECURE_PROVKEY1,\n\tEN_PCLK_PERI_SECURE_SECKEY,\n\tEN_PCLK_PERI_SECURE_ANTIRBKCNT,\n\tEN_PCLK_PERI_SECURE_TOP_RTC,\n\tEN_PCLK_PERI_SECURE_TZPC,\n\tEN_SCLK_PERI,\n\tEN_SCLK_PERI_SECURE_TOP_RTC,\n\tEN_IP_PERI0,\n\tEN_IP_PERI1,\n\tEN_IP_PERI2,\n\tEN_IP_PERI_SECURE_CHIPID,\n\tEN_IP_PERI_SECURE_PROVKEY0,\n\tEN_IP_PERI_SECURE_PROVKEY1,\n\tEN_IP_PERI_SECURE_SECKEY,\n\tEN_IP_PERI_SECURE_ANTIRBKCNT,\n\tEN_IP_PERI_SECURE_TOP_RTC,\n\tEN_IP_PERI_SECURE_TZPC,\n};\n\nPNAME(mout_sclk_pcm_p) = {\"ioclk_pcm_extclk\", \"fin_pll\", \"dout_aclk_peri_aud\",\n\t\t\t\"phyclk_hdmi_phy_ref_cko\"};\nPNAME(mout_sclk_i2scod_p) = {\"ioclk_i2s_cdclk\", \"fin_pll\", \"dout_aclk_peri_aud\",\n\t\t\t\"phyclk_hdmi_phy_ref_cko\"};\nPNAME(mout_sclk_spdif_p) = {\"ioclk_spdif_extclk\", \"fin_pll\",\n\t\t\t\"dout_aclk_peri_aud\", \"phyclk_hdmi_phy_ref_cko\"};\n\nstatic const struct samsung_mux_clock peri_mux_clks[] __initconst = {\n\tMUX(PERI_MOUT_SCLK_PCM, \"mout_sclk_pcm\", mout_sclk_pcm_p,\n\t\t\tMUX_SEL_PERI1, 4, 2),\n\tMUX(PERI_MOUT_SCLK_I2SCOD, \"mout_sclk_i2scod\", mout_sclk_i2scod_p,\n\t\t\tMUX_SEL_PERI1, 12, 2),\n\tMUX(PERI_MOUT_SCLK_SPDIF, \"mout_sclk_spdif\", mout_sclk_spdif_p,\n\t\t\tMUX_SEL_PERI1, 20, 2),\n};\n\nstatic const struct samsung_div_clock peri_div_clks[] __initconst = {\n\tDIV(PERI_DOUT_PCM, \"dout_pcm\", \"mout_sclk_pcm\", DIV_PERI, 0, 8),\n\tDIV(PERI_DOUT_I2S, \"dout_i2s\", \"mout_sclk_i2scod\", DIV_PERI, 8, 6),\n};\n\nstatic const struct samsung_gate_clock peri_gate_clks[] __initconst = {\n\tGATE(PERI_SCLK_PCM1, \"sclk_pcm1\", \"dout_pcm\", EN_SCLK_PERI, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_I2S, \"sclk_i2s\", \"dout_i2s\", EN_SCLK_PERI, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_SPDIF, \"sclk_spdif\", \"dout_sclk_peri_spi0_b\",\n\t\t\tEN_SCLK_PERI, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_SPI0, \"sclk_spi0\", \"dout_sclk_peri_spi0_b\",\n\t\t\tEN_SCLK_PERI, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_SPI1, \"sclk_spi1\", \"dout_sclk_peri_spi1_b\",\n\t\t\tEN_SCLK_PERI, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_SPI2, \"sclk_spi2\", \"dout_sclk_peri_spi2_b\",\n\t\t\tEN_SCLK_PERI, 9, CLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_UART0, \"sclk_uart0\", \"dout_sclk_peri_uart0\",\n\t\t\tEN_SCLK_PERI, 10, CLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_UART1, \"sclk_uart1\", \"dout_sclk_peri_uart1\",\n\t\t\tEN_SCLK_PERI, 11, CLK_SET_RATE_PARENT, 0),\n\tGATE(PERI_SCLK_UART2, \"sclk_uart2\", \"dout_sclk_peri_uart2\",\n\t\t\tEN_SCLK_PERI, 12, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(PERI_CLK_ABB, \"clk_abb\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 1, 0, 0),\n\tGATE(PERI_CLK_EFUSE_WRITER, \"clk_efuse_writer\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 5, 0, 0),\n\tGATE(PERI_CLK_HDMICEC, \"clk_hdmicec\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 6, 0, 0),\n\tGATE(PERI_CLK_I2C10, \"clk_i2c10\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 7, 0, 0),\n\tGATE(PERI_CLK_I2C11, \"clk_i2c11\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 8, 0, 0),\n\tGATE(PERI_CLK_I2C8, \"clk_i2c8\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 9, 0, 0),\n\tGATE(PERI_CLK_I2C9, \"clk_i2c9\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 10, 0, 0),\n\tGATE(PERI_CLK_I2C4, \"clk_i2c4\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 11, 0, 0),\n\tGATE(PERI_CLK_I2C5, \"clk_i2c5\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 12, 0, 0),\n\tGATE(PERI_CLK_I2C6, \"clk_i2c6\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 13, 0, 0),\n\tGATE(PERI_CLK_I2C7, \"clk_i2c7\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 14, 0, 0),\n\tGATE(PERI_CLK_I2CHDMI, \"clk_i2chdmi\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 15, 0, 0),\n\tGATE(PERI_CLK_I2S, \"clk_peri_i2s\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 16, 0, 0),\n\tGATE(PERI_CLK_MCT, \"clk_mct\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 17, 0, 0),\n\tGATE(PERI_CLK_PCM, \"clk_peri_pcm\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 18, 0, 0),\n\tGATE(PERI_CLK_HSIC0, \"clk_hsic0\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 20, 0, 0),\n\tGATE(PERI_CLK_HSIC1, \"clk_hsic1\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 21, 0, 0),\n\tGATE(PERI_CLK_HSIC2, \"clk_hsic2\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 22, 0, 0),\n\tGATE(PERI_CLK_HSIC3, \"clk_hsic3\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 23, 0, 0),\n\tGATE(PERI_CLK_WDT_EGL, \"clk_wdt_egl\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 24, 0, 0),\n\tGATE(PERI_CLK_WDT_KFC, \"clk_wdt_kfc\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI0, 25, 0, 0),\n\n\tGATE(PERI_CLK_UART4, \"clk_uart4\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 0, 0, 0),\n\tGATE(PERI_CLK_PWM, \"clk_pwm\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 3, 0, 0),\n\tGATE(PERI_CLK_SPDIF, \"clk_spdif\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 6, 0, 0),\n\tGATE(PERI_CLK_SPI0, \"clk_spi0\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 7, 0, 0),\n\tGATE(PERI_CLK_SPI1, \"clk_spi1\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 8, 0, 0),\n\tGATE(PERI_CLK_SPI2, \"clk_spi2\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 9, 0, 0),\n\tGATE(PERI_CLK_TMU0, \"clk_tmu0\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 10, 0, 0),\n\tGATE(PERI_CLK_TMU1, \"clk_tmu1\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 11, 0, 0),\n\tGATE(PERI_CLK_TMU2, \"clk_tmu2\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 12, 0, 0),\n\tGATE(PERI_CLK_TMU3, \"clk_tmu3\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 13, 0, 0),\n\tGATE(PERI_CLK_TMU4, \"clk_tmu4\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 14, 0, 0),\n\tGATE(PERI_CLK_ADC, \"clk_adc\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 18, 0, 0),\n\tGATE(PERI_CLK_UART0, \"clk_uart0\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 19, 0, 0),\n\tGATE(PERI_CLK_UART1, \"clk_uart1\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 20, 0, 0),\n\tGATE(PERI_CLK_UART2, \"clk_uart2\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI2, 21, 0, 0),\n\n\tGATE(PERI_CLK_CHIPID, \"clk_chipid\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_CHIPID, 2, 0, 0),\n\n\tGATE(PERI_CLK_PROVKEY0, \"clk_provkey0\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_PROVKEY0, 1, 0, 0),\n\n\tGATE(PERI_CLK_PROVKEY1, \"clk_provkey1\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_PROVKEY1, 2, 0, 0),\n\n\tGATE(PERI_CLK_SECKEY, \"clk_seckey\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_SECKEY, 5, 0, 0),\n\n\tGATE(PERI_CLK_TOP_RTC, \"clk_top_rtc\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TOP_RTC, 5, 0, 0),\n\n\tGATE(PERI_CLK_TZPC0, \"clk_tzpc0\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 10, 0, 0),\n\tGATE(PERI_CLK_TZPC1, \"clk_tzpc1\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 11, 0, 0),\n\tGATE(PERI_CLK_TZPC2, \"clk_tzpc2\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 12, 0, 0),\n\tGATE(PERI_CLK_TZPC3, \"clk_tzpc3\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 13, 0, 0),\n\tGATE(PERI_CLK_TZPC4, \"clk_tzpc4\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 14, 0, 0),\n\tGATE(PERI_CLK_TZPC5, \"clk_tzpc5\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 15, 0, 0),\n\tGATE(PERI_CLK_TZPC6, \"clk_tzpc6\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 16, 0, 0),\n\tGATE(PERI_CLK_TZPC7, \"clk_tzpc7\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 17, 0, 0),\n\tGATE(PERI_CLK_TZPC8, \"clk_tzpc8\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 18, 0, 0),\n\tGATE(PERI_CLK_TZPC9, \"clk_tzpc9\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 19, 0, 0),\n\tGATE(PERI_CLK_TZPC10, \"clk_tzpc10\", \"dout_aclk_peri_66\",\n\t\tEN_IP_PERI_SECURE_TZPC, 20, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peri_cmu __initconst = {\n\t.mux_clks\t= peri_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(peri_mux_clks),\n\t.div_clks\t= peri_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(peri_div_clks),\n\t.gate_clks\t= peri_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(peri_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_PERI,\n\t.clk_regs\t= peri_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(peri_clk_regs),\n};\n\nstatic void __init exynos5260_clk_peri_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &peri_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_peri, \"samsung,exynos5260-clock-peri\",\n\t\texynos5260_clk_peri_init);\n\n\n \n\nstatic const unsigned long top_clk_regs[] __initconst = {\n\tDISP_PLL_LOCK,\n\tAUD_PLL_LOCK,\n\tDISP_PLL_CON0,\n\tDISP_PLL_CON1,\n\tDISP_PLL_FDET,\n\tAUD_PLL_CON0,\n\tAUD_PLL_CON1,\n\tAUD_PLL_CON2,\n\tAUD_PLL_FDET,\n\tMUX_SEL_TOP_PLL0,\n\tMUX_SEL_TOP_MFC,\n\tMUX_SEL_TOP_G2D,\n\tMUX_SEL_TOP_GSCL,\n\tMUX_SEL_TOP_ISP10,\n\tMUX_SEL_TOP_ISP11,\n\tMUX_SEL_TOP_DISP0,\n\tMUX_SEL_TOP_DISP1,\n\tMUX_SEL_TOP_BUS,\n\tMUX_SEL_TOP_PERI0,\n\tMUX_SEL_TOP_PERI1,\n\tMUX_SEL_TOP_FSYS,\n\tDIV_TOP_G2D_MFC,\n\tDIV_TOP_GSCL_ISP0,\n\tDIV_TOP_ISP10,\n\tDIV_TOP_ISP11,\n\tDIV_TOP_DISP,\n\tDIV_TOP_BUS,\n\tDIV_TOP_PERI0,\n\tDIV_TOP_PERI1,\n\tDIV_TOP_PERI2,\n\tDIV_TOP_FSYS0,\n\tDIV_TOP_FSYS1,\n\tDIV_TOP_HPM,\n\tDIV_TOP_PLL_FDET,\n\tEN_ACLK_TOP,\n\tEN_SCLK_TOP,\n\tEN_IP_TOP,\n};\n\n \nstatic const struct samsung_fixed_rate_clock fixed_rate_clks[] __initconst = {\n\tFRATE(PHYCLK_DPTX_PHY_CH3_TXD_CLK, \"phyclk_dptx_phy_ch3_txd_clk\", NULL,\n\t\t\t0, 270000000),\n\tFRATE(PHYCLK_DPTX_PHY_CH2_TXD_CLK, \"phyclk_dptx_phy_ch2_txd_clk\", NULL,\n\t\t\t0, 270000000),\n\tFRATE(PHYCLK_DPTX_PHY_CH1_TXD_CLK, \"phyclk_dptx_phy_ch1_txd_clk\", NULL,\n\t\t\t0, 270000000),\n\tFRATE(PHYCLK_DPTX_PHY_CH0_TXD_CLK, \"phyclk_dptx_phy_ch0_txd_clk\", NULL,\n\t\t\t0, 270000000),\n\tFRATE(phyclk_hdmi_phy_tmds_clko, \"phyclk_hdmi_phy_tmds_clko\", NULL,\n\t\t\t0, 250000000),\n\tFRATE(PHYCLK_HDMI_PHY_PIXEL_CLKO, \"phyclk_hdmi_phy_pixel_clko\", NULL,\n\t\t\t0, 1660000000),\n\tFRATE(PHYCLK_HDMI_LINK_O_TMDS_CLKHI, \"phyclk_hdmi_link_o_tmds_clkhi\",\n\t\t\tNULL, 0, 125000000),\n\tFRATE(PHYCLK_MIPI_DPHY_4L_M_TXBYTECLKHS,\n\t\t\t\"phyclk_mipi_dphy_4l_m_txbyte_clkhs\" , NULL,\n\t\t\t0, 187500000),\n\tFRATE(PHYCLK_DPTX_PHY_O_REF_CLK_24M, \"phyclk_dptx_phy_o_ref_clk_24m\",\n\t\t\tNULL, 0, 24000000),\n\tFRATE(PHYCLK_DPTX_PHY_CLK_DIV2, \"phyclk_dptx_phy_clk_div2\", NULL,\n\t\t\t0, 135000000),\n\tFRATE(PHYCLK_MIPI_DPHY_4L_M_RXCLKESC0,\n\t\t\t\"phyclk_mipi_dphy_4l_m_rxclkesc0\", NULL, 0, 20000000),\n\tFRATE(PHYCLK_USBHOST20_PHY_PHYCLOCK, \"phyclk_usbhost20_phy_phyclock\",\n\t\t\tNULL, 0, 60000000),\n\tFRATE(PHYCLK_USBHOST20_PHY_FREECLK, \"phyclk_usbhost20_phy_freeclk\",\n\t\t\tNULL, 0, 60000000),\n\tFRATE(PHYCLK_USBHOST20_PHY_CLK48MOHCI,\n\t\t\t\"phyclk_usbhost20_phy_clk48mohci\", NULL, 0, 48000000),\n\tFRATE(PHYCLK_USBDRD30_UDRD30_PIPE_PCLK,\n\t\t\t\"phyclk_usbdrd30_udrd30_pipe_pclk\", NULL, 0, 125000000),\n\tFRATE(PHYCLK_USBDRD30_UDRD30_PHYCLOCK,\n\t\t\t\"phyclk_usbdrd30_udrd30_phyclock\", NULL, 0, 60000000),\n};\n\nPNAME(mout_memtop_pll_user_p) = {\"fin_pll\", \"dout_mem_pll\"};\nPNAME(mout_bustop_pll_user_p) = {\"fin_pll\", \"dout_bus_pll\"};\nPNAME(mout_mediatop_pll_user_p) = {\"fin_pll\", \"dout_media_pll\"};\nPNAME(mout_audtop_pll_user_p) = {\"fin_pll\", \"mout_aud_pll\"};\nPNAME(mout_aud_pll_p) = {\"fin_pll\", \"fout_aud_pll\"};\nPNAME(mout_disp_pll_p) = {\"fin_pll\", \"fout_disp_pll\"};\nPNAME(mout_mfc_bustop_333_p) = {\"mout_bustop_pll_user\", \"mout_disp_pll\"};\nPNAME(mout_aclk_mfc_333_p) = {\"mout_mediatop_pll_user\", \"mout_mfc_bustop_333\"};\nPNAME(mout_g2d_bustop_333_p) = {\"mout_bustop_pll_user\", \"mout_disp_pll\"};\nPNAME(mout_aclk_g2d_333_p) = {\"mout_mediatop_pll_user\", \"mout_g2d_bustop_333\"};\nPNAME(mout_gscl_bustop_333_p) = {\"mout_bustop_pll_user\", \"mout_disp_pll\"};\nPNAME(mout_aclk_gscl_333_p) = {\"mout_mediatop_pll_user\",\n\t\t\t\"mout_gscl_bustop_333\"};\nPNAME(mout_m2m_mediatop_400_p) = {\"mout_mediatop_pll_user\", \"mout_disp_pll\"};\nPNAME(mout_aclk_gscl_400_p) = {\"mout_bustop_pll_user\",\n\t\t\t\"mout_m2m_mediatop_400\"};\nPNAME(mout_gscl_bustop_fimc_p) = {\"mout_bustop_pll_user\", \"mout_disp_pll\"};\nPNAME(mout_aclk_gscl_fimc_p) = {\"mout_mediatop_pll_user\",\n\t\t\t\"mout_gscl_bustop_fimc\"};\nPNAME(mout_isp1_media_266_p) = {\"mout_mediatop_pll_user\",\n\t\t\t\"mout_memtop_pll_user\"};\nPNAME(mout_aclk_isp1_266_p) = {\"mout_bustop_pll_user\", \"mout_isp1_media_266\"};\nPNAME(mout_isp1_media_400_p) = {\"mout_mediatop_pll_user\", \"mout_disp_pll\"};\nPNAME(mout_aclk_isp1_400_p) = {\"mout_bustop_pll_user\", \"mout_isp1_media_400\"};\nPNAME(mout_sclk_isp_spi_p) = {\"fin_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_sclk_isp_uart_p) = {\"fin_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_sclk_isp_sensor_p) = {\"fin_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_disp_disp_333_p) = {\"mout_disp_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_aclk_disp_333_p) = {\"mout_mediatop_pll_user\", \"mout_disp_disp_333\"};\nPNAME(mout_disp_disp_222_p) = {\"mout_disp_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_aclk_disp_222_p) = {\"mout_mediatop_pll_user\", \"mout_disp_disp_222\"};\nPNAME(mout_disp_media_pixel_p) = {\"mout_mediatop_pll_user\",\n\t\t\t\"mout_bustop_pll_user\"};\nPNAME(mout_sclk_disp_pixel_p) = {\"mout_disp_pll\", \"mout_disp_media_pixel\"};\nPNAME(mout_bus_bustop_400_p) = {\"mout_bustop_pll_user\", \"mout_memtop_pll_user\"};\nPNAME(mout_bus_bustop_100_p) = {\"mout_bustop_pll_user\", \"mout_memtop_pll_user\"};\nPNAME(mout_sclk_peri_spi_clk_p) = {\"fin_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_sclk_peri_uart_uclk_p) = {\"fin_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_sclk_fsys_usb_p) = {\"fin_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_sclk_fsys_mmc_sdclkin_a_p) = {\"fin_pll\", \"mout_bustop_pll_user\"};\nPNAME(mout_sclk_fsys_mmc0_sdclkin_b_p) = {\"mout_sclk_fsys_mmc0_sdclkin_a\",\n\t\t\t\"mout_mediatop_pll_user\"};\nPNAME(mout_sclk_fsys_mmc1_sdclkin_b_p) = {\"mout_sclk_fsys_mmc1_sdclkin_a\",\n\t\t\t\"mout_mediatop_pll_user\"};\nPNAME(mout_sclk_fsys_mmc2_sdclkin_b_p) = {\"mout_sclk_fsys_mmc2_sdclkin_a\",\n\t\t\t\"mout_mediatop_pll_user\"};\n\nstatic const struct samsung_mux_clock top_mux_clks[] __initconst = {\n\tMUX(TOP_MOUT_MEDIATOP_PLL_USER, \"mout_mediatop_pll_user\",\n\t\t\tmout_mediatop_pll_user_p,\n\t\t\tMUX_SEL_TOP_PLL0, 0, 1),\n\tMUX(TOP_MOUT_MEMTOP_PLL_USER, \"mout_memtop_pll_user\",\n\t\t\tmout_memtop_pll_user_p,\n\t\t\tMUX_SEL_TOP_PLL0, 4, 1),\n\tMUX(TOP_MOUT_BUSTOP_PLL_USER, \"mout_bustop_pll_user\",\n\t\t\tmout_bustop_pll_user_p,\n\t\t\tMUX_SEL_TOP_PLL0, 8, 1),\n\tMUX(TOP_MOUT_DISP_PLL, \"mout_disp_pll\", mout_disp_pll_p,\n\t\t\tMUX_SEL_TOP_PLL0, 12, 1),\n\tMUX(TOP_MOUT_AUD_PLL, \"mout_aud_pll\", mout_aud_pll_p,\n\t\t\tMUX_SEL_TOP_PLL0, 16, 1),\n\tMUX(TOP_MOUT_AUDTOP_PLL_USER, \"mout_audtop_pll_user\",\n\t\t\tmout_audtop_pll_user_p,\n\t\t\tMUX_SEL_TOP_PLL0, 24, 1),\n\n\tMUX(TOP_MOUT_DISP_DISP_333, \"mout_disp_disp_333\", mout_disp_disp_333_p,\n\t\t\tMUX_SEL_TOP_DISP0, 0, 1),\n\tMUX(TOP_MOUT_ACLK_DISP_333, \"mout_aclk_disp_333\", mout_aclk_disp_333_p,\n\t\t\tMUX_SEL_TOP_DISP0, 8, 1),\n\tMUX(TOP_MOUT_DISP_DISP_222, \"mout_disp_disp_222\", mout_disp_disp_222_p,\n\t\t\tMUX_SEL_TOP_DISP0, 12, 1),\n\tMUX(TOP_MOUT_ACLK_DISP_222, \"mout_aclk_disp_222\", mout_aclk_disp_222_p,\n\t\t\tMUX_SEL_TOP_DISP0, 20, 1),\n\n\tMUX(TOP_MOUT_FIMD1, \"mout_sclk_disp_pixel\", mout_sclk_disp_pixel_p,\n\t\t\tMUX_SEL_TOP_DISP1, 0, 1),\n\tMUX(TOP_MOUT_DISP_MEDIA_PIXEL, \"mout_disp_media_pixel\",\n\t\t\tmout_disp_media_pixel_p,\n\t\t\tMUX_SEL_TOP_DISP1, 8, 1),\n\n\tMUX(TOP_MOUT_SCLK_PERI_SPI2_CLK, \"mout_sclk_peri_spi2_clk\",\n\t\t\tmout_sclk_peri_spi_clk_p,\n\t\t\tMUX_SEL_TOP_PERI1, 0, 1),\n\tMUX(TOP_MOUT_SCLK_PERI_SPI1_CLK, \"mout_sclk_peri_spi1_clk\",\n\t\t\tmout_sclk_peri_spi_clk_p,\n\t\t\tMUX_SEL_TOP_PERI1, 4, 1),\n\tMUX(TOP_MOUT_SCLK_PERI_SPI0_CLK, \"mout_sclk_peri_spi0_clk\",\n\t\t\tmout_sclk_peri_spi_clk_p,\n\t\t\tMUX_SEL_TOP_PERI1, 8, 1),\n\tMUX(TOP_MOUT_SCLK_PERI_UART1_UCLK, \"mout_sclk_peri_uart1_uclk\",\n\t\t\tmout_sclk_peri_uart_uclk_p,\n\t\t\tMUX_SEL_TOP_PERI1, 12, 1),\n\tMUX(TOP_MOUT_SCLK_PERI_UART2_UCLK, \"mout_sclk_peri_uart2_uclk\",\n\t\t\tmout_sclk_peri_uart_uclk_p,\n\t\t\tMUX_SEL_TOP_PERI1, 16, 1),\n\tMUX(TOP_MOUT_SCLK_PERI_UART0_UCLK, \"mout_sclk_peri_uart0_uclk\",\n\t\t\tmout_sclk_peri_uart_uclk_p,\n\t\t\tMUX_SEL_TOP_PERI1, 20, 1),\n\n\n\tMUX(TOP_MOUT_BUS1_BUSTOP_400, \"mout_bus1_bustop_400\",\n\t\t\tmout_bus_bustop_400_p,\n\t\t\tMUX_SEL_TOP_BUS, 0, 1),\n\tMUX(TOP_MOUT_BUS1_BUSTOP_100, \"mout_bus1_bustop_100\",\n\t\t\tmout_bus_bustop_100_p,\n\t\t\tMUX_SEL_TOP_BUS, 4, 1),\n\tMUX(TOP_MOUT_BUS2_BUSTOP_100, \"mout_bus2_bustop_100\",\n\t\t\tmout_bus_bustop_100_p,\n\t\t\tMUX_SEL_TOP_BUS, 8, 1),\n\tMUX(TOP_MOUT_BUS2_BUSTOP_400, \"mout_bus2_bustop_400\",\n\t\t\tmout_bus_bustop_400_p,\n\t\t\tMUX_SEL_TOP_BUS, 12, 1),\n\tMUX(TOP_MOUT_BUS3_BUSTOP_400, \"mout_bus3_bustop_400\",\n\t\t\tmout_bus_bustop_400_p,\n\t\t\tMUX_SEL_TOP_BUS, 16, 1),\n\tMUX(TOP_MOUT_BUS3_BUSTOP_100, \"mout_bus3_bustop_100\",\n\t\t\tmout_bus_bustop_100_p,\n\t\t\tMUX_SEL_TOP_BUS, 20, 1),\n\tMUX(TOP_MOUT_BUS4_BUSTOP_400, \"mout_bus4_bustop_400\",\n\t\t\tmout_bus_bustop_400_p,\n\t\t\tMUX_SEL_TOP_BUS, 24, 1),\n\tMUX(TOP_MOUT_BUS4_BUSTOP_100, \"mout_bus4_bustop_100\",\n\t\t\tmout_bus_bustop_100_p,\n\t\t\tMUX_SEL_TOP_BUS, 28, 1),\n\n\tMUX(TOP_MOUT_SCLK_FSYS_USB, \"mout_sclk_fsys_usb\",\n\t\t\tmout_sclk_fsys_usb_p,\n\t\t\tMUX_SEL_TOP_FSYS, 0, 1),\n\tMUX(TOP_MOUT_SCLK_FSYS_MMC2_SDCLKIN_A, \"mout_sclk_fsys_mmc2_sdclkin_a\",\n\t\t\tmout_sclk_fsys_mmc_sdclkin_a_p,\n\t\t\tMUX_SEL_TOP_FSYS, 4, 1),\n\tMUX(TOP_MOUT_SCLK_FSYS_MMC2_SDCLKIN_B, \"mout_sclk_fsys_mmc2_sdclkin_b\",\n\t\t\tmout_sclk_fsys_mmc2_sdclkin_b_p,\n\t\t\tMUX_SEL_TOP_FSYS, 8, 1),\n\tMUX(TOP_MOUT_SCLK_FSYS_MMC1_SDCLKIN_A, \"mout_sclk_fsys_mmc1_sdclkin_a\",\n\t\t\tmout_sclk_fsys_mmc_sdclkin_a_p,\n\t\t\tMUX_SEL_TOP_FSYS, 12, 1),\n\tMUX(TOP_MOUT_SCLK_FSYS_MMC1_SDCLKIN_B, \"mout_sclk_fsys_mmc1_sdclkin_b\",\n\t\t\tmout_sclk_fsys_mmc1_sdclkin_b_p,\n\t\t\tMUX_SEL_TOP_FSYS, 16, 1),\n\tMUX(TOP_MOUT_SCLK_FSYS_MMC0_SDCLKIN_A, \"mout_sclk_fsys_mmc0_sdclkin_a\",\n\t\t\tmout_sclk_fsys_mmc_sdclkin_a_p,\n\t\t\tMUX_SEL_TOP_FSYS, 20, 1),\n\tMUX(TOP_MOUT_SCLK_FSYS_MMC0_SDCLKIN_B, \"mout_sclk_fsys_mmc0_sdclkin_b\",\n\t\t\tmout_sclk_fsys_mmc0_sdclkin_b_p,\n\t\t\tMUX_SEL_TOP_FSYS, 24, 1),\n\n\tMUX(TOP_MOUT_ISP1_MEDIA_400, \"mout_isp1_media_400\",\n\t\t\tmout_isp1_media_400_p,\n\t\t\tMUX_SEL_TOP_ISP10, 4, 1),\n\tMUX(TOP_MOUT_ACLK_ISP1_400, \"mout_aclk_isp1_400\", mout_aclk_isp1_400_p,\n\t\t\tMUX_SEL_TOP_ISP10, 8 , 1),\n\tMUX(TOP_MOUT_ISP1_MEDIA_266, \"mout_isp1_media_266\",\n\t\t\tmout_isp1_media_266_p,\n\t\t\tMUX_SEL_TOP_ISP10, 16, 1),\n\tMUX(TOP_MOUT_ACLK_ISP1_266, \"mout_aclk_isp1_266\", mout_aclk_isp1_266_p,\n\t\t\tMUX_SEL_TOP_ISP10, 20, 1),\n\n\tMUX(TOP_MOUT_SCLK_ISP1_SPI0, \"mout_sclk_isp1_spi0\", mout_sclk_isp_spi_p,\n\t\t\tMUX_SEL_TOP_ISP11, 4, 1),\n\tMUX(TOP_MOUT_SCLK_ISP1_SPI1, \"mout_sclk_isp1_spi1\", mout_sclk_isp_spi_p,\n\t\t\tMUX_SEL_TOP_ISP11, 8, 1),\n\tMUX(TOP_MOUT_SCLK_ISP1_UART, \"mout_sclk_isp1_uart\",\n\t\t\tmout_sclk_isp_uart_p,\n\t\t\tMUX_SEL_TOP_ISP11, 12, 1),\n\tMUX(TOP_MOUT_SCLK_ISP1_SENSOR0, \"mout_sclk_isp1_sensor0\",\n\t\t\tmout_sclk_isp_sensor_p,\n\t\t\tMUX_SEL_TOP_ISP11, 16, 1),\n\tMUX(TOP_MOUT_SCLK_ISP1_SENSOR1, \"mout_sclk_isp1_sensor1\",\n\t\t\tmout_sclk_isp_sensor_p,\n\t\t\tMUX_SEL_TOP_ISP11, 20, 1),\n\tMUX(TOP_MOUT_SCLK_ISP1_SENSOR2, \"mout_sclk_isp1_sensor2\",\n\t\t\tmout_sclk_isp_sensor_p,\n\t\t\tMUX_SEL_TOP_ISP11, 24, 1),\n\n\tMUX(TOP_MOUT_MFC_BUSTOP_333, \"mout_mfc_bustop_333\",\n\t\t\tmout_mfc_bustop_333_p,\n\t\t\tMUX_SEL_TOP_MFC, 4, 1),\n\tMUX(TOP_MOUT_ACLK_MFC_333, \"mout_aclk_mfc_333\", mout_aclk_mfc_333_p,\n\t\t\tMUX_SEL_TOP_MFC, 8, 1),\n\n\tMUX(TOP_MOUT_G2D_BUSTOP_333, \"mout_g2d_bustop_333\",\n\t\t\tmout_g2d_bustop_333_p,\n\t\t\tMUX_SEL_TOP_G2D, 4, 1),\n\tMUX(TOP_MOUT_ACLK_G2D_333, \"mout_aclk_g2d_333\", mout_aclk_g2d_333_p,\n\t\t\tMUX_SEL_TOP_G2D, 8, 1),\n\n\tMUX(TOP_MOUT_M2M_MEDIATOP_400, \"mout_m2m_mediatop_400\",\n\t\t\tmout_m2m_mediatop_400_p,\n\t\t\tMUX_SEL_TOP_GSCL, 0, 1),\n\tMUX(TOP_MOUT_ACLK_GSCL_400, \"mout_aclk_gscl_400\",\n\t\t\tmout_aclk_gscl_400_p,\n\t\t\tMUX_SEL_TOP_GSCL, 4, 1),\n\tMUX(TOP_MOUT_GSCL_BUSTOP_333, \"mout_gscl_bustop_333\",\n\t\t\tmout_gscl_bustop_333_p,\n\t\t\tMUX_SEL_TOP_GSCL, 8, 1),\n\tMUX(TOP_MOUT_ACLK_GSCL_333, \"mout_aclk_gscl_333\",\n\t\t\tmout_aclk_gscl_333_p,\n\t\t\tMUX_SEL_TOP_GSCL, 12, 1),\n\tMUX(TOP_MOUT_GSCL_BUSTOP_FIMC, \"mout_gscl_bustop_fimc\",\n\t\t\tmout_gscl_bustop_fimc_p,\n\t\t\tMUX_SEL_TOP_GSCL, 16, 1),\n\tMUX(TOP_MOUT_ACLK_GSCL_FIMC, \"mout_aclk_gscl_fimc\",\n\t\t\tmout_aclk_gscl_fimc_p,\n\t\t\tMUX_SEL_TOP_GSCL, 20, 1),\n};\n\nstatic const struct samsung_div_clock top_div_clks[] __initconst = {\n\tDIV(TOP_DOUT_ACLK_G2D_333, \"dout_aclk_g2d_333\", \"mout_aclk_g2d_333\",\n\t\t\tDIV_TOP_G2D_MFC, 0, 3),\n\tDIV(TOP_DOUT_ACLK_MFC_333, \"dout_aclk_mfc_333\", \"mout_aclk_mfc_333\",\n\t\t\tDIV_TOP_G2D_MFC, 4, 3),\n\n\tDIV(TOP_DOUT_ACLK_GSCL_333, \"dout_aclk_gscl_333\", \"mout_aclk_gscl_333\",\n\t\t\tDIV_TOP_GSCL_ISP0, 0, 3),\n\tDIV(TOP_DOUT_ACLK_GSCL_400, \"dout_aclk_gscl_400\", \"mout_aclk_gscl_400\",\n\t\t\tDIV_TOP_GSCL_ISP0, 4, 3),\n\tDIV(TOP_DOUT_ACLK_GSCL_FIMC, \"dout_aclk_gscl_fimc\",\n\t\t\t\"mout_aclk_gscl_fimc\", DIV_TOP_GSCL_ISP0, 8, 3),\n\tDIV(TOP_DOUT_SCLK_ISP1_SENSOR0_A, \"dout_sclk_isp1_sensor0_a\",\n\t\t\t\"mout_aclk_gscl_fimc\", DIV_TOP_GSCL_ISP0, 16, 4),\n\tDIV(TOP_DOUT_SCLK_ISP1_SENSOR1_A, \"dout_sclk_isp1_sensor1_a\",\n\t\t\t\"mout_aclk_gscl_400\", DIV_TOP_GSCL_ISP0, 20, 4),\n\tDIV(TOP_DOUT_SCLK_ISP1_SENSOR2_A, \"dout_sclk_isp1_sensor2_a\",\n\t\t\t\"mout_aclk_gscl_fimc\", DIV_TOP_GSCL_ISP0, 24, 4),\n\n\tDIV(TOP_DOUT_ACLK_ISP1_266, \"dout_aclk_isp1_266\", \"mout_aclk_isp1_266\",\n\t\t\tDIV_TOP_ISP10, 0, 3),\n\tDIV(TOP_DOUT_ACLK_ISP1_400, \"dout_aclk_isp1_400\", \"mout_aclk_isp1_400\",\n\t\t\tDIV_TOP_ISP10, 4, 3),\n\tDIV(TOP_DOUT_SCLK_ISP1_SPI0_A, \"dout_sclk_isp1_spi0_a\",\n\t\t\t\"mout_sclk_isp1_spi0\", DIV_TOP_ISP10, 12, 4),\n\tDIV(TOP_DOUT_SCLK_ISP1_SPI0_B, \"dout_sclk_isp1_spi0_b\",\n\t\t\t\"dout_sclk_isp1_spi0_a\", DIV_TOP_ISP10, 16, 8),\n\n\tDIV(TOP_DOUT_SCLK_ISP1_SPI1_A, \"dout_sclk_isp1_spi1_a\",\n\t\t\t\"mout_sclk_isp1_spi1\", DIV_TOP_ISP11, 0, 4),\n\tDIV(TOP_DOUT_SCLK_ISP1_SPI1_B, \"dout_sclk_isp1_spi1_b\",\n\t\t\t\"dout_sclk_isp1_spi1_a\", DIV_TOP_ISP11, 4, 8),\n\tDIV(TOP_DOUT_SCLK_ISP1_UART, \"dout_sclk_isp1_uart\",\n\t\t\t\"mout_sclk_isp1_uart\", DIV_TOP_ISP11, 12, 4),\n\tDIV(TOP_DOUT_SCLK_ISP1_SENSOR0_B, \"dout_sclk_isp1_sensor0_b\",\n\t\t\t\"dout_sclk_isp1_sensor0_a\", DIV_TOP_ISP11, 16, 4),\n\tDIV(TOP_DOUT_SCLK_ISP1_SENSOR1_B, \"dout_sclk_isp1_sensor1_b\",\n\t\t\t\"dout_sclk_isp1_sensor1_a\", DIV_TOP_ISP11, 20, 4),\n\tDIV(TOP_DOUT_SCLK_ISP1_SENSOR2_B, \"dout_sclk_isp1_sensor2_b\",\n\t\t\t\"dout_sclk_isp1_sensor2_a\", DIV_TOP_ISP11, 24, 4),\n\n\tDIV(TOP_DOUTTOP__SCLK_HPM_TARGETCLK, \"dout_sclk_hpm_targetclk\",\n\t\t\t\"mout_bustop_pll_user\", DIV_TOP_HPM, 0, 3),\n\n\tDIV(TOP_DOUT_ACLK_DISP_333, \"dout_aclk_disp_333\", \"mout_aclk_disp_333\",\n\t\t\tDIV_TOP_DISP, 0, 3),\n\tDIV(TOP_DOUT_ACLK_DISP_222, \"dout_aclk_disp_222\", \"mout_aclk_disp_222\",\n\t\t\tDIV_TOP_DISP, 4, 3),\n\tDIV(TOP_DOUT_SCLK_DISP_PIXEL, \"dout_sclk_disp_pixel\",\n\t\t\t\"mout_sclk_disp_pixel\",\tDIV_TOP_DISP, 8, 3),\n\n\tDIV(TOP_DOUT_ACLK_BUS1_400, \"dout_aclk_bus1_400\",\n\t\t\t\"mout_bus1_bustop_400\",\tDIV_TOP_BUS, 0, 3),\n\tDIV(TOP_DOUT_ACLK_BUS1_100, \"dout_aclk_bus1_100\",\n\t\t\t\"mout_bus1_bustop_100\",\tDIV_TOP_BUS, 4, 4),\n\tDIV(TOP_DOUT_ACLK_BUS2_400, \"dout_aclk_bus2_400\",\n\t\t\t\"mout_bus2_bustop_400\",\tDIV_TOP_BUS, 8, 3),\n\tDIV(TOP_DOUT_ACLK_BUS2_100, \"dout_aclk_bus2_100\",\n\t\t\t\"mout_bus2_bustop_100\",\tDIV_TOP_BUS, 12, 4),\n\tDIV(TOP_DOUT_ACLK_BUS3_400, \"dout_aclk_bus3_400\",\n\t\t\t\"mout_bus3_bustop_400\", DIV_TOP_BUS, 16, 3),\n\tDIV(TOP_DOUT_ACLK_BUS3_100, \"dout_aclk_bus3_100\",\n\t\t\t\"mout_bus3_bustop_100\",\tDIV_TOP_BUS, 20, 4),\n\tDIV(TOP_DOUT_ACLK_BUS4_400, \"dout_aclk_bus4_400\",\n\t\t\t\"mout_bus4_bustop_400\",\tDIV_TOP_BUS, 24, 3),\n\tDIV(TOP_DOUT_ACLK_BUS4_100, \"dout_aclk_bus4_100\",\n\t\t\t\"mout_bus4_bustop_100\",\tDIV_TOP_BUS, 28, 4),\n\n\tDIV(TOP_DOUT_SCLK_PERI_SPI0_A, \"dout_sclk_peri_spi0_a\",\n\t\t\t\"mout_sclk_peri_spi0_clk\", DIV_TOP_PERI0, 4, 4),\n\tDIV(TOP_DOUT_SCLK_PERI_SPI0_B, \"dout_sclk_peri_spi0_b\",\n\t\t\t\"dout_sclk_peri_spi0_a\", DIV_TOP_PERI0, 8, 8),\n\tDIV(TOP_DOUT_SCLK_PERI_SPI1_A, \"dout_sclk_peri_spi1_a\",\n\t\t\t\"mout_sclk_peri_spi1_clk\", DIV_TOP_PERI0, 16, 4),\n\tDIV(TOP_DOUT_SCLK_PERI_SPI1_B, \"dout_sclk_peri_spi1_b\",\n\t\t\t\"dout_sclk_peri_spi1_a\", DIV_TOP_PERI0, 20, 8),\n\n\tDIV(TOP_DOUT_SCLK_PERI_SPI2_A, \"dout_sclk_peri_spi2_a\",\n\t\t\t\"mout_sclk_peri_spi2_clk\", DIV_TOP_PERI1, 0, 4),\n\tDIV(TOP_DOUT_SCLK_PERI_SPI2_B, \"dout_sclk_peri_spi2_b\",\n\t\t\t\"dout_sclk_peri_spi2_a\", DIV_TOP_PERI1, 4, 8),\n\tDIV(TOP_DOUT_SCLK_PERI_UART1, \"dout_sclk_peri_uart1\",\n\t\t\t\"mout_sclk_peri_uart1_uclk\", DIV_TOP_PERI1, 16, 4),\n\tDIV(TOP_DOUT_SCLK_PERI_UART2, \"dout_sclk_peri_uart2\",\n\t\t\t\"mout_sclk_peri_uart2_uclk\", DIV_TOP_PERI1, 20, 4),\n\tDIV(TOP_DOUT_SCLK_PERI_UART0, \"dout_sclk_peri_uart0\",\n\t\t\t\"mout_sclk_peri_uart0_uclk\", DIV_TOP_PERI1, 24, 4),\n\n\tDIV(TOP_DOUT_ACLK_PERI_66, \"dout_aclk_peri_66\", \"mout_bustop_pll_user\",\n\t\t\tDIV_TOP_PERI2, 20, 4),\n\tDIV(TOP_DOUT_ACLK_PERI_AUD, \"dout_aclk_peri_aud\",\n\t\t\t\"mout_audtop_pll_user\", DIV_TOP_PERI2, 24, 3),\n\n\tDIV(TOP_DOUT_ACLK_FSYS_200, \"dout_aclk_fsys_200\",\n\t\t\t\"mout_bustop_pll_user\", DIV_TOP_FSYS0, 0, 3),\n\tDIV(TOP_DOUT_SCLK_FSYS_USBDRD30_SUSPEND_CLK,\n\t\t\t\"dout_sclk_fsys_usbdrd30_suspend_clk\",\n\t\t\t\"mout_sclk_fsys_usb\", DIV_TOP_FSYS0, 4, 4),\n\tDIV(TOP_DOUT_SCLK_FSYS_MMC0_SDCLKIN_A, \"dout_sclk_fsys_mmc0_sdclkin_a\",\n\t\t\t\"mout_sclk_fsys_mmc0_sdclkin_b\",\n\t\t\tDIV_TOP_FSYS0, 12, 4),\n\tDIV(TOP_DOUT_SCLK_FSYS_MMC0_SDCLKIN_B, \"dout_sclk_fsys_mmc0_sdclkin_b\",\n\t\t\t\"dout_sclk_fsys_mmc0_sdclkin_a\",\n\t\t\tDIV_TOP_FSYS0, 16, 8),\n\n\n\tDIV(TOP_DOUT_SCLK_FSYS_MMC1_SDCLKIN_A, \"dout_sclk_fsys_mmc1_sdclkin_a\",\n\t\t\t\"mout_sclk_fsys_mmc1_sdclkin_b\",\n\t\t\tDIV_TOP_FSYS1, 0, 4),\n\tDIV(TOP_DOUT_SCLK_FSYS_MMC1_SDCLKIN_B, \"dout_sclk_fsys_mmc1_sdclkin_b\",\n\t\t\t\"dout_sclk_fsys_mmc1_sdclkin_a\",\n\t\t\tDIV_TOP_FSYS1, 4, 8),\n\tDIV(TOP_DOUT_SCLK_FSYS_MMC2_SDCLKIN_A, \"dout_sclk_fsys_mmc2_sdclkin_a\",\n\t\t\t\"mout_sclk_fsys_mmc2_sdclkin_b\",\n\t\t\tDIV_TOP_FSYS1, 12, 4),\n\tDIV(TOP_DOUT_SCLK_FSYS_MMC2_SDCLKIN_B, \"dout_sclk_fsys_mmc2_sdclkin_b\",\n\t\t\t\"dout_sclk_fsys_mmc2_sdclkin_a\",\n\t\t\tDIV_TOP_FSYS1, 16, 8),\n\n};\n\nstatic const struct samsung_gate_clock top_gate_clks[] __initconst = {\n\tGATE(TOP_SCLK_MMC0, \"sclk_fsys_mmc0_sdclkin\",\n\t\t\t\"dout_sclk_fsys_mmc0_sdclkin_b\",\n\t\t\tEN_SCLK_TOP, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(TOP_SCLK_MMC1, \"sclk_fsys_mmc1_sdclkin\",\n\t\t\t\"dout_sclk_fsys_mmc1_sdclkin_b\",\n\t\t\tEN_SCLK_TOP, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(TOP_SCLK_MMC2, \"sclk_fsys_mmc2_sdclkin\",\n\t\t\t\"dout_sclk_fsys_mmc2_sdclkin_b\",\n\t\t\tEN_SCLK_TOP, 9, CLK_SET_RATE_PARENT, 0),\n\tGATE(TOP_SCLK_FIMD1, \"sclk_disp_pixel\", \"dout_sclk_disp_pixel\",\n\t\t\tEN_ACLK_TOP, 10, CLK_IGNORE_UNUSED |\n\t\t\tCLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_pll_clock top_pll_clks[] __initconst = {\n\tPLL(pll_2550xx, TOP_FOUT_DISP_PLL, \"fout_disp_pll\", \"fin_pll\",\n\t\tDISP_PLL_LOCK, DISP_PLL_CON0,\n\t\tpll2550_24mhz_tbl),\n\tPLL(pll_2650xx, TOP_FOUT_AUD_PLL, \"fout_aud_pll\", \"fin_pll\",\n\t\tAUD_PLL_LOCK, AUD_PLL_CON0,\n\t\tpll2650_24mhz_tbl),\n};\n\nstatic const struct samsung_cmu_info top_cmu __initconst = {\n\t.pll_clks\t= top_pll_clks,\n\t.nr_pll_clks\t= ARRAY_SIZE(top_pll_clks),\n\t.mux_clks\t= top_mux_clks,\n\t.nr_mux_clks\t= ARRAY_SIZE(top_mux_clks),\n\t.div_clks\t= top_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(top_div_clks),\n\t.gate_clks\t= top_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(top_gate_clks),\n\t.fixed_clks\t= fixed_rate_clks,\n\t.nr_fixed_clks\t= ARRAY_SIZE(fixed_rate_clks),\n\t.nr_clk_ids\t= CLKS_NR_TOP,\n\t.clk_regs\t= top_clk_regs,\n\t.nr_clk_regs\t= ARRAY_SIZE(top_clk_regs),\n};\n\nstatic void __init exynos5260_clk_top_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &top_cmu);\n}\n\nCLK_OF_DECLARE(exynos5260_clk_top, \"samsung,exynos5260-clock-top\",\n\t\texynos5260_clk_top_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}