arch              	circuit      	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_n4_v7_bidir.xml	dsip.blif    	c8151c4     	success   	     	1815               	2012                 	912                 	767                   	29          	29           	341    	229   	197        	-1          	-1      	28625                	7.43472       	-1891.82            	-7.43472            	17512            	16                               	8.40896            	-2214.63 	-8.40896 	-1      	-1      	0.457933 	31.9697   	30.0593             	-1         	-1          	-1         
k4_n4_v7_bidir.xml	elliptic.blif	c8151c4     	success   	     	4855               	4969                 	2223                	1153                  	33          	33           	908    	131   	114        	-1          	-1      	70164                	23.0013       	-12359.3            	-23.0013            	43503            	16                               	25.1554            	-13535.3 	-25.1554 	-1      	-1      	1.72344  	44.6902   	37.9996             	-1         	-1          	-1         
