Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,166
design__inferred_latch__count,0
design__instance__count,40834
design__instance__area,525846
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,2
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.009317325428128242
power__switching__total,0.002058356534689665
power__leakage__total,0.000013651090739585925
power__total,0.011389333754777908
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.29209266387919264
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2960610451706463
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1144297466948382
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.83032838510618
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114430
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,13.830328
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,3
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,2
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.33828260594664333
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.34866707730116764
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6195222288305166
timing__setup__ws__corner:nom_slow_1p08V_125C,5.459641782090081
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.619522
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,5.459642
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,2
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.31068690166610063
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3168755625361447
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29524572511387837
timing__setup__ws__corner:nom_typ_1p20V_25C,10.700385769205276
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.295246
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,10.700386
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,3
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.29209266387919264
clock__skew__worst_setup,0.2960610451706463
timing__hold__ws,0.1144297466948382
timing__setup__ws,5.459641782090081
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114430
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.459642
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1724.16 313.74
design__core__bbox,2.88 3.78 1720.32 309.96
design__io,45
design__die__area,540938
design__core__area,525846
design__instance__count__stdcell,20767
design__instance__area__stdcell,374458
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.712106
design__instance__utilization__stdcell,0.712106
design__rows,81
design__rows:CoreSite,81
design__sites,289818
design__sites:CoreSite,289818
design__instance__count__class:buffer,20
design__instance__area__class:buffer,226.8
design__instance__count__class:inverter,639
design__instance__area__class:inverter,4610.39
design__instance__count__class:sequential_cell,2644
design__instance__area__class:sequential_cell,130825
design__instance__count__class:multi_input_combinational_cell,11680
design__instance__area__class:multi_input_combinational_cell,132005
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,5320
design__instance__area__class:timing_repair_buffer,96165
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,850114
design__violations,0
design__instance__count__class:clock_buffer,446
design__instance__area__class:clock_buffer,10519.9
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,34.4736
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3300
global_route__vias,30
global_route__wirelength,1272858
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,11
design__instance__count__class:antenna_cell,13
design__instance__area__class:antenna_cell,70.7616
route__net,20755
route__net__special,2
route__drc_errors__iter:0,17
route__wirelength__iter:0,935577
route__drc_errors__iter:1,1
route__wirelength__iter:1,935574
route__drc_errors__iter:2,0
route__wirelength__iter:2,935574
route__drc_errors__iter:3,0
route__wirelength__iter:3,935535
route__drc_errors__iter:4,0
route__wirelength__iter:4,935645
route__drc_errors,0
route__wirelength,935574
route__vias,140314
route__vias__singlecut,140314
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1070.23
design__instance__count__class:fill_cell,20067
design__instance__area__class:fill_cell,151388
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19972
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19991
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000275851
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000333123
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000911546
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000333123
design_powergrid__voltage__worst,0.000333123
design_powergrid__voltage__worst__net:VPWR,1.19972
design_powergrid__drop__worst,0.000333123
design_powergrid__drop__worst__net:VPWR,0.000275851
design_powergrid__voltage__worst__net:VGND,0.000333123
design_powergrid__drop__worst__net:VGND,0.000333123
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000092000000000000000071991024253037494418094865977764129638671875
ir__drop__worst,0.00027599999999999998666344591669030705816112458705902099609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
