#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe851d1bc10 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fe851d17660 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fe851d49f30_0 .var "Clk", 0 0;
v0x7fe851d4a0c0_0 .var "Reset", 0 0;
v0x7fe851d4a150_0 .var "Start", 0 0;
v0x7fe851d4a1e0_0 .var/i "counter", 31 0;
v0x7fe851d4a270_0 .var/i "flush", 31 0;
v0x7fe851d4a300_0 .var/i "i", 31 0;
v0x7fe851d4a390_0 .var/i "outfile", 31 0;
v0x7fe851d4a420_0 .var/i "stall", 31 0;
S_0x7fe851d1c640 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fe851d1bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0x7fe851d4ba70 .functor OR 1, v0x7fe851d3fa20_0, L_0x7fe851d4b9d0, C4<0>, C4<0>;
L_0x7fe851d4bc80 .functor AND 1, L_0x7fe851d4b080, L_0x7fe851d4bae0, C4<1>, C4<1>;
v0x7fe851d46ee0_0 .net "ALUCtrl_out", 2 0, v0x7fe851d3ad70_0;  1 drivers
v0x7fe851d46fc0_0 .net "ALU_src", 31 0, L_0x7fe851d4ce00;  1 drivers
v0x7fe851d470a0_0 .net "ALU_zero", 0 0, v0x7fe851d3a7b0_0;  1 drivers
v0x7fe851d47130_0 .net "Branch_Target", 31 0, L_0x7fe851d4b690;  1 drivers
v0x7fe851d47200_0 .net "Ctrl_ALU_op", 1 0, v0x7fe851d3bc70_0;  1 drivers
v0x7fe851d47310_0 .net "Ctrl_ALU_src", 0 0, v0x7fe851d3bd30_0;  1 drivers
v0x7fe851d473e0_0 .net "Ctrl_Branch", 0 0, L_0x7fe851d4b080;  1 drivers
v0x7fe851d474b0_0 .net "Ctrl_Mem_read", 0 0, L_0x7fe851d4b2b0;  1 drivers
v0x7fe851d47580_0 .net "Ctrl_Mem_to_Reg", 0 0, L_0x7fe851d4b410;  1 drivers
v0x7fe851d47690_0 .net "Ctrl_Mem_write", 0 0, L_0x7fe851d4b1a0;  1 drivers
v0x7fe851d47720_0 .net "Ctrl_PCWrite", 0 0, v0x7fe851d3f750_0;  1 drivers
v0x7fe851d477f0_0 .net "Ctrl_Reg_write", 0 0, L_0x7fe851d4af90;  1 drivers
v0x7fe851d478c0_0 .net "EX_ALU_rst", 31 0, v0x7fe851d3a9c0_0;  1 drivers
v0x7fe851d47990_0 .net "EX_Ctrl_ALU_op", 1 0, v0x7fe851d40190_0;  1 drivers
v0x7fe851d47a60_0 .net "EX_Ctrl_ALU_src", 0 0, v0x7fe851d40310_0;  1 drivers
v0x7fe851d47b30_0 .net "EX_Ctrl_Mem_read", 0 0, v0x7fe851d40470_0;  1 drivers
v0x7fe851d47bc0_0 .net "EX_Ctrl_Mem_to_Reg", 0 0, v0x7fe851d407b0_0;  1 drivers
v0x7fe851d47d90_0 .net "EX_Ctrl_Mem_write", 0 0, v0x7fe851d405d0_0;  1 drivers
v0x7fe851d47e20_0 .net "EX_Ctrl_Reg_write", 0 0, v0x7fe851d41000_0;  1 drivers
v0x7fe851d47eb0_0 .net "EX_RDaddr", 4 0, v0x7fe851d408d0_0;  1 drivers
v0x7fe851d47f40_0 .net "EX_Sign_Extend_out", 31 0, v0x7fe851d41330_0;  1 drivers
v0x7fe851d48010_0 .net "EX_funct", 9 0, v0x7fe851d411f0_0;  1 drivers
v0x7fe851d480a0_0 .net "EX_read_data_1", 31 0, v0x7fe851d40b50_0;  1 drivers
v0x7fe851d48170_0 .net "EX_read_data_2", 31 0, v0x7fe851d40ee0_0;  1 drivers
v0x7fe851d48240_0 .net "ForwardA", 1 0, v0x7fe851d3ec90_0;  1 drivers
v0x7fe851d48310_0 .net "ForwardB", 1 0, v0x7fe851d3ed20_0;  1 drivers
v0x7fe851d483e0_0 .net "Hazard_Detection_Flush", 0 0, L_0x7fe851d4bc80;  1 drivers
v0x7fe851d484b0_0 .net "Hazard_Detection_Stall", 0 0, v0x7fe851d3fa20_0;  1 drivers
v0x7fe851d48580_0 .net "ID_NoOp", 0 0, L_0x7fe851d4ba70;  1 drivers
v0x7fe851d48610_0 .net "ID_PC_out", 31 0, v0x7fe851d41de0_0;  1 drivers
v0x7fe851d486e0_0 .net "ID_RS1addr", 4 0, v0x7fe851d40a30_0;  1 drivers
v0x7fe851d487b0_0 .net "ID_RS2addr", 4 0, v0x7fe851d40d90_0;  1 drivers
v0x7fe851d48880_0 .net "ID_Sign_Extend_out", 31 0, v0x7fe851d46d70_0;  1 drivers
v0x7fe851d47c50_0 .net "ID_instruction", 31 0, v0x7fe851d41c70_0;  1 drivers
v0x7fe851d48b10_0 .net "ID_read_data_1", 31 0, L_0x7fe851d4c180;  1 drivers
v0x7fe851d48ba0_0 .net "ID_read_data_2", 31 0, L_0x7fe851d4c630;  1 drivers
v0x7fe851d48c30_0 .net "IF_instruction", 31 0, L_0x7fe851d4a930;  1 drivers
v0x7fe851d48cc0_0 .net "MEM_ALU_rst", 31 0, v0x7fe851d3dcb0_0;  1 drivers
v0x7fe851d48d50_0 .net "MEM_Ctrl_Mem_read", 0 0, v0x7fe851d3ddf0_0;  1 drivers
v0x7fe851d48e20_0 .net "MEM_Ctrl_Mem_to_Reg", 0 0, v0x7fe851d3e090_0;  1 drivers
v0x7fe851d48ef0_0 .net "MEM_Ctrl_Mem_write", 0 0, v0x7fe851d3df70_0;  1 drivers
v0x7fe851d48fc0_0 .net "MEM_Ctrl_Reg_write", 0 0, v0x7fe851d3e390_0;  1 drivers
v0x7fe851d49050_0 .net "MEM_Data_Mem_out", 31 0, L_0x7fe851d4d1c0;  1 drivers
v0x7fe851d49120_0 .net "MEM_RDaddr", 4 0, v0x7fe851d3e240_0;  1 drivers
v0x7fe851d491b0_0 .net "MEM_read_data_2", 31 0, v0x7fe851d3e600_0;  1 drivers
v0x7fe851d49280_0 .net "MUX_Forwarding1_out", 31 0, v0x7fe851d43e70_0;  1 drivers
v0x7fe851d49310_0 .net "MUX_Forwarding2_out", 31 0, v0x7fe851d445c0_0;  1 drivers
v0x7fe851d493a0_0 .net "MUX_PCSrc_out", 31 0, L_0x7fe851d4a5b0;  1 drivers
v0x7fe851d49470_0 .net "PC_in", 31 0, L_0x7fe851d4a4b0;  1 drivers
v0x7fe851d49540_0 .net "PC_out", 31 0, v0x7fe851d45770_0;  1 drivers
v0x7fe851d49650_0 .net "WB_ALU_rst", 31 0, v0x7fe851d42bb0_0;  1 drivers
v0x7fe851d496e0_0 .net "WB_Ctrl_Mem_to_Reg", 0 0, v0x7fe851d42d20_0;  1 drivers
v0x7fe851d497b0_0 .net "WB_Ctrl_Reg_write", 0 0, v0x7fe851d43190_0;  1 drivers
v0x7fe851d49840_0 .net "WB_Data_Mem_out", 31 0, v0x7fe851d42fe0_0;  1 drivers
v0x7fe851d49910_0 .net "WB_RDaddr", 4 0, v0x7fe851d42ec0_0;  1 drivers
v0x7fe851d499a0_0 .net "WB_write_data", 31 0, L_0x7fe851d4d2e0;  1 drivers
v0x7fe851d49ab0_0 .net *"_ivl_10", 0 0, L_0x7fe851d4b9d0;  1 drivers
v0x7fe851d49b40_0 .net *"_ivl_14", 0 0, L_0x7fe851d4bae0;  1 drivers
v0x7fe851d49bd0_0 .net *"_ivl_23", 6 0, L_0x7fe851d4c990;  1 drivers
v0x7fe851d49c60_0 .net *"_ivl_25", 2 0, L_0x7fe851d4ca30;  1 drivers
L_0x1003de290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe851d49cf0_0 .net/2u *"_ivl_8", 31 0, L_0x1003de290;  1 drivers
v0x7fe851d49d80_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  1 drivers
v0x7fe851d49e10_0 .net "rst_i", 0 0, v0x7fe851d4a0c0_0;  1 drivers
v0x7fe851d49ea0_0 .net "start_i", 0 0, v0x7fe851d4a150_0;  1 drivers
L_0x7fe851d4b4f0 .part v0x7fe851d41c70_0, 0, 7;
L_0x7fe851d4b810 .part v0x7fe851d41c70_0, 15, 5;
L_0x7fe851d4b930 .part v0x7fe851d41c70_0, 20, 5;
L_0x7fe851d4b9d0 .cmp/eq 32, v0x7fe851d41c70_0, L_0x1003de290;
L_0x7fe851d4bae0 .cmp/eq 32, L_0x7fe851d4c180, L_0x7fe851d4c630;
L_0x7fe851d4c750 .part v0x7fe851d41c70_0, 15, 5;
L_0x7fe851d4c7f0 .part v0x7fe851d41c70_0, 20, 5;
L_0x7fe851d4c990 .part v0x7fe851d41c70_0, 25, 7;
L_0x7fe851d4ca30 .part v0x7fe851d41c70_0, 12, 3;
L_0x7fe851d4cad0 .concat [ 3 7 0 0], L_0x7fe851d4ca30, L_0x7fe851d4c990;
L_0x7fe851d4cbb0 .part v0x7fe851d41c70_0, 15, 5;
L_0x7fe851d4cc50 .part v0x7fe851d41c70_0, 20, 5;
L_0x7fe851d4ccf0 .part v0x7fe851d41c70_0, 7, 5;
S_0x7fe851d104e0 .scope module, "ALU" "ALU" 3 209, 4 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7fe851d14a60_0 .net "ALUCtrl_i", 2 0, v0x7fe851d3ad70_0;  alias, 1 drivers
v0x7fe851d3a7b0_0 .var "Zero_o", 0 0;
v0x7fe851d3a850_0 .net/s "data1_i", 31 0, v0x7fe851d43e70_0;  alias, 1 drivers
v0x7fe851d3a910_0 .net/s "data2_i", 31 0, L_0x7fe851d4ce00;  alias, 1 drivers
v0x7fe851d3a9c0_0 .var "data_o", 31 0;
E_0x7fe851d235a0 .event edge, v0x7fe851d14a60_0, v0x7fe851d3a910_0, v0x7fe851d3a850_0;
S_0x7fe851d3ab30 .scope module, "ALU_Control" "ALU_Control" 3 217, 5 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7fe851d3ad70_0 .var "ALUCtrl_o", 2 0;
v0x7fe851d3ae30_0 .net "ALUOp_i", 1 0, v0x7fe851d40190_0;  alias, 1 drivers
v0x7fe851d3aed0_0 .net "funct_i", 9 0, v0x7fe851d411f0_0;  alias, 1 drivers
E_0x7fe851d3ad40 .event edge, v0x7fe851d3aed0_0, v0x7fe851d3ae30_0;
S_0x7fe851d3afe0 .scope module, "Add_Branch" "Adder" 3 100, 6 2 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fe851d3b210_0 .net "data1_in", 31 0, v0x7fe851d46d70_0;  alias, 1 drivers
v0x7fe851d3b2c0_0 .net "data2_in", 31 0, v0x7fe851d41de0_0;  alias, 1 drivers
v0x7fe851d3b370_0 .net "data_o", 31 0, L_0x7fe851d4b690;  alias, 1 drivers
L_0x7fe851d4b690 .arith/sum 32, v0x7fe851d46d70_0, v0x7fe851d41de0_0;
S_0x7fe851d3b480 .scope module, "Add_PC" "Adder" 3 58, 6 2 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fe851d3b690_0 .net "data1_in", 31 0, v0x7fe851d45770_0;  alias, 1 drivers
L_0x1003de008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3b750_0 .net "data2_in", 31 0, L_0x1003de008;  1 drivers
v0x7fe851d3b800_0 .net "data_o", 31 0, L_0x7fe851d4a4b0;  alias, 1 drivers
L_0x7fe851d4a4b0 .arith/sum 32, v0x7fe851d45770_0, L_0x1003de008;
S_0x7fe851d3b910 .scope module, "Control" "Control" 3 88, 7 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
L_0x7fe851d4a9e0 .functor NOT 1, L_0x7fe851d4ba70, C4<0>, C4<0>, C4<0>;
L_0x7fe851d4ac90 .functor OR 1, L_0x7fe851d4aa90, L_0x7fe851d4ab70, C4<0>, C4<0>;
L_0x7fe851d4aea0 .functor OR 1, L_0x7fe851d4ac90, L_0x7fe851d4adc0, C4<0>, C4<0>;
L_0x7fe851d4af90 .functor AND 1, L_0x7fe851d4a9e0, L_0x7fe851d4aea0, C4<1>, C4<1>;
v0x7fe851d3bc70_0 .var "ALUOp_o", 1 0;
v0x7fe851d3bd30_0 .var "ALUSrc_o", 0 0;
v0x7fe851d3bdd0_0 .net "Branch_o", 0 0, L_0x7fe851d4b080;  alias, 1 drivers
v0x7fe851d3be60_0 .net "MemRead_o", 0 0, L_0x7fe851d4b2b0;  alias, 1 drivers
v0x7fe851d3bf00_0 .net "MemWrite_o", 0 0, L_0x7fe851d4b1a0;  alias, 1 drivers
v0x7fe851d3bfe0_0 .net "MemtoReg_o", 0 0, L_0x7fe851d4b410;  alias, 1 drivers
v0x7fe851d3c080_0 .net "NoOp_i", 0 0, L_0x7fe851d4ba70;  alias, 1 drivers
v0x7fe851d3c120_0 .net "Op_i", 6 0, L_0x7fe851d4b4f0;  1 drivers
v0x7fe851d3c1d0_0 .net "RegWrite_o", 0 0, L_0x7fe851d4af90;  alias, 1 drivers
v0x7fe851d3c2e0_0 .net *"_ivl_0", 0 0, L_0x7fe851d4a9e0;  1 drivers
v0x7fe851d3c380_0 .net *"_ivl_11", 0 0, L_0x7fe851d4ac90;  1 drivers
L_0x1003de128 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3c420_0 .net/2u *"_ivl_12", 6 0, L_0x1003de128;  1 drivers
v0x7fe851d3c4d0_0 .net *"_ivl_14", 0 0, L_0x7fe851d4adc0;  1 drivers
v0x7fe851d3c570_0 .net *"_ivl_17", 0 0, L_0x7fe851d4aea0;  1 drivers
L_0x1003de098 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3c610_0 .net/2u *"_ivl_2", 6 0, L_0x1003de098;  1 drivers
L_0x1003de170 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3c6c0_0 .net/2u *"_ivl_20", 6 0, L_0x1003de170;  1 drivers
L_0x1003de1b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3c770_0 .net/2u *"_ivl_24", 6 0, L_0x1003de1b8;  1 drivers
L_0x1003de200 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3c900_0 .net/2u *"_ivl_28", 6 0, L_0x1003de200;  1 drivers
L_0x1003de248 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3c990_0 .net/2u *"_ivl_32", 6 0, L_0x1003de248;  1 drivers
v0x7fe851d3ca40_0 .net *"_ivl_4", 0 0, L_0x7fe851d4aa90;  1 drivers
L_0x1003de0e0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3cae0_0 .net/2u *"_ivl_6", 6 0, L_0x1003de0e0;  1 drivers
v0x7fe851d3cb90_0 .net *"_ivl_8", 0 0, L_0x7fe851d4ab70;  1 drivers
E_0x7fe851d3bc40 .event edge, v0x7fe851d3c120_0;
L_0x7fe851d4aa90 .cmp/eq 7, L_0x7fe851d4b4f0, L_0x1003de098;
L_0x7fe851d4ab70 .cmp/eq 7, L_0x7fe851d4b4f0, L_0x1003de0e0;
L_0x7fe851d4adc0 .cmp/eq 7, L_0x7fe851d4b4f0, L_0x1003de128;
L_0x7fe851d4b080 .cmp/eq 7, L_0x7fe851d4b4f0, L_0x1003de170;
L_0x7fe851d4b1a0 .cmp/eq 7, L_0x7fe851d4b4f0, L_0x1003de1b8;
L_0x7fe851d4b2b0 .cmp/eq 7, L_0x7fe851d4b4f0, L_0x1003de200;
L_0x7fe851d4b410 .cmp/eq 7, L_0x7fe851d4b4f0, L_0x1003de248;
S_0x7fe851d3cd10 .scope module, "Data_Memory" "Data_Memory" 3 245, 8 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fe851d3cf10_0 .net "MemRead_i", 0 0, v0x7fe851d3ddf0_0;  alias, 1 drivers
v0x7fe851d3cfc0_0 .net "MemWrite_i", 0 0, v0x7fe851d3df70_0;  alias, 1 drivers
v0x7fe851d3d060_0 .net *"_ivl_0", 31 0, L_0x7fe851d4cf20;  1 drivers
v0x7fe851d3d120_0 .net *"_ivl_2", 31 0, L_0x7fe851d4d060;  1 drivers
v0x7fe851d3d1d0_0 .net *"_ivl_4", 29 0, L_0x7fe851d4cfc0;  1 drivers
L_0x1003de368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3d2c0_0 .net *"_ivl_6", 1 0, L_0x1003de368;  1 drivers
L_0x1003de3b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe851d3d370_0 .net/2u *"_ivl_8", 31 0, L_0x1003de3b0;  1 drivers
v0x7fe851d3d420_0 .net "addr_i", 31 0, v0x7fe851d3dcb0_0;  alias, 1 drivers
v0x7fe851d3d4d0_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  alias, 1 drivers
v0x7fe851d3d5e0_0 .net "data_i", 31 0, v0x7fe851d3e600_0;  alias, 1 drivers
v0x7fe851d3d680_0 .net "data_o", 31 0, L_0x7fe851d4d1c0;  alias, 1 drivers
v0x7fe851d3d730 .array "memory", 1023 0, 31 0;
E_0x7fe851d3c290 .event posedge, v0x7fe851d3d4d0_0;
L_0x7fe851d4cf20 .array/port v0x7fe851d3d730, L_0x7fe851d4d060;
L_0x7fe851d4cfc0 .part v0x7fe851d3dcb0_0, 2, 30;
L_0x7fe851d4d060 .concat [ 30 2 0 0], L_0x7fe851d4cfc0, L_0x1003de368;
L_0x7fe851d4d1c0 .functor MUXZ 32, L_0x1003de3b0, L_0x7fe851d4cf20, v0x7fe851d3ddf0_0, C4<>;
S_0x7fe851d3d860 .scope module, "EX_MEM" "EX_MEM" 3 223, 9 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 1 "MemRead_o";
    .port_info 9 /OUTPUT 1 "MemWrite_o";
    .port_info 10 /INPUT 32 "ALU_rst_i";
    .port_info 11 /INPUT 32 "writeData_i";
    .port_info 12 /OUTPUT 32 "ALU_rst_o";
    .port_info 13 /OUTPUT 32 "writeData_o";
    .port_info 14 /INPUT 5 "RDaddr_i";
    .port_info 15 /OUTPUT 5 "RDaddr_o";
v0x7fe851d3dc20_0 .net "ALU_rst_i", 31 0, v0x7fe851d3a9c0_0;  alias, 1 drivers
v0x7fe851d3dcb0_0 .var "ALU_rst_o", 31 0;
v0x7fe851d3dd40_0 .net "MemRead_i", 0 0, v0x7fe851d40470_0;  alias, 1 drivers
v0x7fe851d3ddf0_0 .var "MemRead_o", 0 0;
v0x7fe851d3dea0_0 .net "MemWrite_i", 0 0, v0x7fe851d405d0_0;  alias, 1 drivers
v0x7fe851d3df70_0 .var "MemWrite_o", 0 0;
v0x7fe851d3e000_0 .net "MemtoReg_i", 0 0, v0x7fe851d407b0_0;  alias, 1 drivers
v0x7fe851d3e090_0 .var "MemtoReg_o", 0 0;
v0x7fe851d3e120_0 .net "RDaddr_i", 4 0, v0x7fe851d408d0_0;  alias, 1 drivers
v0x7fe851d3e240_0 .var "RDaddr_o", 4 0;
v0x7fe851d3e2f0_0 .net "RegWrite_i", 0 0, v0x7fe851d41000_0;  alias, 1 drivers
v0x7fe851d3e390_0 .var "RegWrite_o", 0 0;
v0x7fe851d3e430_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  alias, 1 drivers
v0x7fe851d3e4e0_0 .net "start_i", 0 0, v0x7fe851d4a150_0;  alias, 1 drivers
v0x7fe851d3e570_0 .net "writeData_i", 31 0, v0x7fe851d445c0_0;  alias, 1 drivers
v0x7fe851d3e600_0 .var "writeData_o", 31 0;
S_0x7fe851d3e810 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 179, 10 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_MEM_RegisterRd_i";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite_i";
    .port_info 2 /INPUT 5 "MEM_WB_RegisterRd_i";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite_i";
    .port_info 4 /INPUT 5 "ID_EX_RS1_i";
    .port_info 5 /INPUT 5 "ID_EX_RS2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fe851d3eb40_0 .net "EX_MEM_RegWrite_i", 0 0, v0x7fe851d3e390_0;  alias, 1 drivers
v0x7fe851d3ec00_0 .net "EX_MEM_RegisterRd_i", 4 0, v0x7fe851d3e240_0;  alias, 1 drivers
v0x7fe851d3ec90_0 .var "ForwardA_o", 1 0;
v0x7fe851d3ed20_0 .var "ForwardB_o", 1 0;
v0x7fe851d3edb0_0 .net "ID_EX_RS1_i", 4 0, v0x7fe851d40a30_0;  alias, 1 drivers
v0x7fe851d3ee80_0 .net "ID_EX_RS2_i", 4 0, v0x7fe851d40d90_0;  alias, 1 drivers
v0x7fe851d3ef30_0 .net "MEM_WB_RegWrite_i", 0 0, v0x7fe851d43190_0;  alias, 1 drivers
v0x7fe851d3efd0_0 .net "MEM_WB_RegisterRd_i", 4 0, v0x7fe851d42ec0_0;  alias, 1 drivers
E_0x7fe851d3ead0/0 .event edge, v0x7fe851d3ee80_0, v0x7fe851d3edb0_0, v0x7fe851d3ef30_0, v0x7fe851d3efd0_0;
E_0x7fe851d3ead0/1 .event edge, v0x7fe851d3e390_0, v0x7fe851d3e240_0;
E_0x7fe851d3ead0 .event/or E_0x7fe851d3ead0/0, E_0x7fe851d3ead0/1;
S_0x7fe851d3f140 .scope module, "Hazard_Detection" "Hazard_Detection_Unit" 3 106, 11 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead_i";
    .port_info 1 /INPUT 5 "ID_EX_RegisterRd_i";
    .port_info 2 /INPUT 5 "IF_ID_RS1_i";
    .port_info 3 /INPUT 5 "IF_ID_RS2_i";
    .port_info 4 /INPUT 32 "Registers_RS1data_i";
    .port_info 5 /INPUT 32 "Registers_RS2data_i";
    .port_info 6 /INPUT 1 "branch_i";
    .port_info 7 /OUTPUT 1 "PCWrite_o";
    .port_info 8 /OUTPUT 1 "stall_o";
v0x7fe851d3f4e0_0 .net "ID_EX_MemRead_i", 0 0, v0x7fe851d40470_0;  alias, 1 drivers
v0x7fe851d3f590_0 .net "ID_EX_RegisterRd_i", 4 0, v0x7fe851d408d0_0;  alias, 1 drivers
v0x7fe851d3f620_0 .net "IF_ID_RS1_i", 4 0, L_0x7fe851d4b810;  1 drivers
v0x7fe851d3f6b0_0 .net "IF_ID_RS2_i", 4 0, L_0x7fe851d4b930;  1 drivers
v0x7fe851d3f750_0 .var "PCWrite_o", 0 0;
v0x7fe851d3f830_0 .net "Registers_RS1data_i", 31 0, L_0x7fe851d4c180;  alias, 1 drivers
v0x7fe851d3f8e0_0 .net "Registers_RS2data_i", 31 0, L_0x7fe851d4c630;  alias, 1 drivers
v0x7fe851d3f990_0 .net "branch_i", 0 0, L_0x7fe851d4b080;  alias, 1 drivers
v0x7fe851d3fa20_0 .var "stall_o", 0 0;
E_0x7fe851d3e9d0/0 .event edge, v0x7fe851d3f8e0_0, v0x7fe851d3f830_0, v0x7fe851d3f6b0_0, v0x7fe851d3f620_0;
E_0x7fe851d3e9d0/1 .event edge, v0x7fe851d3e120_0, v0x7fe851d3dd40_0;
E_0x7fe851d3e9d0 .event/or E_0x7fe851d3e9d0/0, E_0x7fe851d3e9d0/1;
S_0x7fe851d3fc10 .scope module, "ID_EX" "ID_EX" 3 137, 12 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 2 "ALUOp_i";
    .port_info 3 /INPUT 1 "ALUSrc_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 1 "MemRead_i";
    .port_info 7 /INPUT 1 "MemtoReg_i";
    .port_info 8 /OUTPUT 2 "ALUOp_o";
    .port_info 9 /OUTPUT 1 "ALUSrc_o";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 1 "MemRead_o";
    .port_info 13 /OUTPUT 1 "MemtoReg_o";
    .port_info 14 /INPUT 32 "RS1data_i";
    .port_info 15 /INPUT 32 "RS2data_i";
    .port_info 16 /INPUT 32 "imm_i";
    .port_info 17 /INPUT 10 "funct_i";
    .port_info 18 /OUTPUT 32 "RS1data_o";
    .port_info 19 /OUTPUT 32 "RS2data_o";
    .port_info 20 /OUTPUT 32 "imm_o";
    .port_info 21 /OUTPUT 10 "funct_o";
    .port_info 22 /INPUT 5 "RS1addr_i";
    .port_info 23 /INPUT 5 "RS2addr_i";
    .port_info 24 /OUTPUT 5 "RS1addr_o";
    .port_info 25 /OUTPUT 5 "RS2addr_o";
    .port_info 26 /INPUT 5 "RDaddr_i";
    .port_info 27 /OUTPUT 5 "RDaddr_o";
v0x7fe851d40100_0 .net "ALUOp_i", 1 0, v0x7fe851d3bc70_0;  alias, 1 drivers
v0x7fe851d40190_0 .var "ALUOp_o", 1 0;
v0x7fe851d40240_0 .net "ALUSrc_i", 0 0, v0x7fe851d3bd30_0;  alias, 1 drivers
v0x7fe851d40310_0 .var "ALUSrc_o", 0 0;
v0x7fe851d403a0_0 .net "MemRead_i", 0 0, L_0x7fe851d4b2b0;  alias, 1 drivers
v0x7fe851d40470_0 .var "MemRead_o", 0 0;
v0x7fe851d40540_0 .net "MemWrite_i", 0 0, L_0x7fe851d4b1a0;  alias, 1 drivers
v0x7fe851d405d0_0 .var "MemWrite_o", 0 0;
v0x7fe851d40680_0 .net "MemtoReg_i", 0 0, L_0x7fe851d4b410;  alias, 1 drivers
v0x7fe851d407b0_0 .var "MemtoReg_o", 0 0;
v0x7fe851d40840_0 .net "RDaddr_i", 4 0, L_0x7fe851d4ccf0;  1 drivers
v0x7fe851d408d0_0 .var "RDaddr_o", 4 0;
v0x7fe851d409a0_0 .net "RS1addr_i", 4 0, L_0x7fe851d4cbb0;  1 drivers
v0x7fe851d40a30_0 .var "RS1addr_o", 4 0;
v0x7fe851d40ac0_0 .net "RS1data_i", 31 0, L_0x7fe851d4c180;  alias, 1 drivers
v0x7fe851d40b50_0 .var "RS1data_o", 31 0;
v0x7fe851d40be0_0 .net "RS2addr_i", 4 0, L_0x7fe851d4cc50;  1 drivers
v0x7fe851d40d90_0 .var "RS2addr_o", 4 0;
v0x7fe851d40e50_0 .net "RS2data_i", 31 0, L_0x7fe851d4c630;  alias, 1 drivers
v0x7fe851d40ee0_0 .var "RS2data_o", 31 0;
v0x7fe851d40f70_0 .net "RegWrite_i", 0 0, L_0x7fe851d4af90;  alias, 1 drivers
v0x7fe851d41000_0 .var "RegWrite_o", 0 0;
v0x7fe851d41090_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  alias, 1 drivers
v0x7fe851d41160_0 .net "funct_i", 9 0, L_0x7fe851d4cad0;  1 drivers
v0x7fe851d411f0_0 .var "funct_o", 9 0;
v0x7fe851d41280_0 .net "imm_i", 31 0, v0x7fe851d46d70_0;  alias, 1 drivers
v0x7fe851d41330_0 .var "imm_o", 31 0;
o0x1003ae9e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe851d413d0_0 .net "pc_i", 31 0, o0x1003ae9e8;  0 drivers
v0x7fe851d41480_0 .var "pc_o", 31 0;
v0x7fe851d41530_0 .net "start_i", 0 0, v0x7fe851d4a150_0;  alias, 1 drivers
S_0x7fe851d41870 .scope module, "IF_ID" "IF_ID" 3 76, 13 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 1 "stall_i";
    .port_info 5 /INPUT 1 "flush_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 32 "instr_o";
v0x7fe851d41b30_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  alias, 1 drivers
v0x7fe851d41bd0_0 .net "flush_i", 0 0, L_0x7fe851d4bc80;  alias, 1 drivers
v0x7fe851d3fd80_0 .net "instr_i", 31 0, L_0x7fe851d4a930;  alias, 1 drivers
v0x7fe851d41c70_0 .var "instr_o", 31 0;
v0x7fe851d41d00_0 .net "pc_i", 31 0, v0x7fe851d45770_0;  alias, 1 drivers
v0x7fe851d41de0_0 .var "pc_o", 31 0;
v0x7fe851d41e90_0 .net "stall_i", 0 0, v0x7fe851d3fa20_0;  alias, 1 drivers
v0x7fe851d41f40_0 .net "start_i", 0 0, v0x7fe851d4a150_0;  alias, 1 drivers
S_0x7fe851d420b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 71, 14 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fe851d4a930 .functor BUFZ 32, L_0x7fe851d4a6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe851d422a0_0 .net *"_ivl_0", 31 0, L_0x7fe851d4a6d0;  1 drivers
v0x7fe851d42350_0 .net *"_ivl_2", 31 0, L_0x7fe851d4a810;  1 drivers
v0x7fe851d423f0_0 .net *"_ivl_4", 29 0, L_0x7fe851d4a770;  1 drivers
L_0x1003de050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe851d42480_0 .net *"_ivl_6", 1 0, L_0x1003de050;  1 drivers
v0x7fe851d42530_0 .net "addr_i", 31 0, v0x7fe851d45770_0;  alias, 1 drivers
v0x7fe851d42650_0 .net "instr_o", 31 0, L_0x7fe851d4a930;  alias, 1 drivers
v0x7fe851d426e0 .array "memory", 255 0, 31 0;
L_0x7fe851d4a6d0 .array/port v0x7fe851d426e0, L_0x7fe851d4a810;
L_0x7fe851d4a770 .part v0x7fe851d45770_0, 2, 30;
L_0x7fe851d4a810 .concat [ 30 2 0 0], L_0x7fe851d4a770, L_0x1003de050;
S_0x7fe851d42790 .scope module, "MEM_WB" "MEM_WB" 3 254, 15 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /INPUT 32 "ALU_rst_i";
    .port_info 7 /INPUT 32 "ReadData_i";
    .port_info 8 /OUTPUT 32 "ALU_rst_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /INPUT 5 "RDaddr_i";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
v0x7fe851d42ad0_0 .net "ALU_rst_i", 31 0, v0x7fe851d3dcb0_0;  alias, 1 drivers
v0x7fe851d42bb0_0 .var "ALU_rst_o", 31 0;
v0x7fe851d42c50_0 .net "MemtoReg_i", 0 0, v0x7fe851d3e090_0;  alias, 1 drivers
v0x7fe851d42d20_0 .var "MemtoReg_o", 0 0;
v0x7fe851d42db0_0 .net "RDaddr_i", 4 0, v0x7fe851d3e240_0;  alias, 1 drivers
v0x7fe851d42ec0_0 .var "RDaddr_o", 4 0;
v0x7fe851d42f50_0 .net "ReadData_i", 31 0, L_0x7fe851d4d1c0;  alias, 1 drivers
v0x7fe851d42fe0_0 .var "ReadData_o", 31 0;
v0x7fe851d43080_0 .net "RegWrite_i", 0 0, v0x7fe851d3e390_0;  alias, 1 drivers
v0x7fe851d43190_0 .var "RegWrite_o", 0 0;
v0x7fe851d43220_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  alias, 1 drivers
v0x7fe851d43330_0 .net "start_i", 0 0, v0x7fe851d4a150_0;  alias, 1 drivers
S_0x7fe851d434d0 .scope module, "MUX_ALUSrc" "MUX32" 3 172, 16 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe851d43690_0 .net "data1_i", 31 0, v0x7fe851d445c0_0;  alias, 1 drivers
v0x7fe851d43740_0 .net "data2_i", 31 0, v0x7fe851d41330_0;  alias, 1 drivers
v0x7fe851d437f0_0 .net "data_o", 31 0, L_0x7fe851d4ce00;  alias, 1 drivers
v0x7fe851d438c0_0 .net "select_i", 0 0, v0x7fe851d40310_0;  alias, 1 drivers
L_0x7fe851d4ce00 .functor MUXZ 32, v0x7fe851d445c0_0, v0x7fe851d41330_0, v0x7fe851d40310_0, C4<>;
S_0x7fe851d439a0 .scope module, "MUX_Forwarding_1" "MUX_Forwarding" 3 191, 17 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fe851d43c50_0 .net "data1_i", 31 0, v0x7fe851d40b50_0;  alias, 1 drivers
v0x7fe851d43d20_0 .net "data2_i", 31 0, L_0x7fe851d4d2e0;  alias, 1 drivers
v0x7fe851d43dc0_0 .net "data3_i", 31 0, v0x7fe851d3dcb0_0;  alias, 1 drivers
v0x7fe851d43e70_0 .var "data_o", 31 0;
v0x7fe851d43f30_0 .net "select_i", 1 0, v0x7fe851d3ec90_0;  alias, 1 drivers
E_0x7fe851d43c10 .event edge, v0x7fe851d3ec90_0, v0x7fe851d3d420_0, v0x7fe851d43d20_0, v0x7fe851d40b50_0;
S_0x7fe851d44070 .scope module, "MUX_Forwarding_2" "MUX_Forwarding" 3 200, 17 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fe851d44310_0 .net "data1_i", 31 0, v0x7fe851d40ee0_0;  alias, 1 drivers
v0x7fe851d443e0_0 .net "data2_i", 31 0, L_0x7fe851d4d2e0;  alias, 1 drivers
v0x7fe851d44490_0 .net "data3_i", 31 0, v0x7fe851d3dcb0_0;  alias, 1 drivers
v0x7fe851d445c0_0 .var "data_o", 31 0;
v0x7fe851d44650_0 .net "select_i", 1 0, v0x7fe851d3ed20_0;  alias, 1 drivers
E_0x7fe851d442b0 .event edge, v0x7fe851d3ed20_0, v0x7fe851d3d420_0, v0x7fe851d43d20_0, v0x7fe851d40ee0_0;
S_0x7fe851d44780 .scope module, "MUX_MemtoReg" "MUX32" 3 272, 16 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe851d44aa0_0 .net "data1_i", 31 0, v0x7fe851d42bb0_0;  alias, 1 drivers
v0x7fe851d44b60_0 .net "data2_i", 31 0, v0x7fe851d42fe0_0;  alias, 1 drivers
v0x7fe851d44bf0_0 .net "data_o", 31 0, L_0x7fe851d4d2e0;  alias, 1 drivers
v0x7fe851d44c80_0 .net "select_i", 0 0, v0x7fe851d42d20_0;  alias, 1 drivers
L_0x7fe851d4d2e0 .functor MUXZ 32, v0x7fe851d42bb0_0, v0x7fe851d42fe0_0, v0x7fe851d42d20_0, C4<>;
S_0x7fe851d44d50 .scope module, "MUX_PCSrc" "MUX32" 3 64, 16 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe851d44f70_0 .net "data1_i", 31 0, L_0x7fe851d4a4b0;  alias, 1 drivers
v0x7fe851d45040_0 .net "data2_i", 31 0, L_0x7fe851d4b690;  alias, 1 drivers
v0x7fe851d450f0_0 .net "data_o", 31 0, L_0x7fe851d4a5b0;  alias, 1 drivers
v0x7fe851d451a0_0 .net "select_i", 0 0, L_0x7fe851d4bc80;  alias, 1 drivers
L_0x7fe851d4a5b0 .functor MUXZ 32, L_0x7fe851d4a4b0, L_0x7fe851d4b690, L_0x7fe851d4bc80, C4<>;
S_0x7fe851d452a0 .scope module, "PC" "PC" 3 49, 18 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7fe851d45570_0 .net "PCWrite_i", 0 0, v0x7fe851d3f750_0;  alias, 1 drivers
v0x7fe851d45610_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  alias, 1 drivers
v0x7fe851d456a0_0 .net "pc_i", 31 0, L_0x7fe851d4a5b0;  alias, 1 drivers
v0x7fe851d45770_0 .var "pc_o", 31 0;
v0x7fe851d45800_0 .net "rst_i", 0 0, v0x7fe851d4a0c0_0;  alias, 1 drivers
v0x7fe851d458d0_0 .net "start_i", 0 0, v0x7fe851d4a150_0;  alias, 1 drivers
E_0x7fe851d45520 .event posedge, v0x7fe851d45800_0, v0x7fe851d3d4d0_0;
S_0x7fe851d45a50 .scope module, "Registers" "Registers" 3 121, 19 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fe851d4bf10 .functor AND 1, L_0x7fe851d4bdf0, v0x7fe851d43190_0, C4<1>, C4<1>;
L_0x7fe851d4c340 .functor AND 1, L_0x7fe851d4c2a0, v0x7fe851d43190_0, C4<1>, C4<1>;
v0x7fe851d45cd0_0 .net "RDaddr_i", 4 0, v0x7fe851d42ec0_0;  alias, 1 drivers
v0x7fe851d45dc0_0 .net "RDdata_i", 31 0, L_0x7fe851d4d2e0;  alias, 1 drivers
v0x7fe851d45e50_0 .net "RS1addr_i", 4 0, L_0x7fe851d4c750;  1 drivers
v0x7fe851d45ee0_0 .net "RS1data_o", 31 0, L_0x7fe851d4c180;  alias, 1 drivers
v0x7fe851d45fb0_0 .net "RS2addr_i", 4 0, L_0x7fe851d4c7f0;  1 drivers
v0x7fe851d46080_0 .net "RS2data_o", 31 0, L_0x7fe851d4c630;  alias, 1 drivers
v0x7fe851d46160_0 .net "RegWrite_i", 0 0, v0x7fe851d43190_0;  alias, 1 drivers
v0x7fe851d46230_0 .net *"_ivl_0", 0 0, L_0x7fe851d4bdf0;  1 drivers
v0x7fe851d462c0_0 .net *"_ivl_12", 0 0, L_0x7fe851d4c2a0;  1 drivers
v0x7fe851d463d0_0 .net *"_ivl_15", 0 0, L_0x7fe851d4c340;  1 drivers
v0x7fe851d46460_0 .net *"_ivl_16", 31 0, L_0x7fe851d4c3f0;  1 drivers
v0x7fe851d464f0_0 .net *"_ivl_18", 6 0, L_0x7fe851d4c4b0;  1 drivers
L_0x1003de320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe851d46590_0 .net *"_ivl_21", 1 0, L_0x1003de320;  1 drivers
v0x7fe851d46640_0 .net *"_ivl_3", 0 0, L_0x7fe851d4bf10;  1 drivers
v0x7fe851d466e0_0 .net *"_ivl_4", 31 0, L_0x7fe851d4c000;  1 drivers
v0x7fe851d46790_0 .net *"_ivl_6", 6 0, L_0x7fe851d4c0a0;  1 drivers
L_0x1003de2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe851d46840_0 .net *"_ivl_9", 1 0, L_0x1003de2d8;  1 drivers
v0x7fe851d469d0_0 .net "clk_i", 0 0, v0x7fe851d49f30_0;  alias, 1 drivers
v0x7fe851d46a60 .array/s "register", 31 0, 31 0;
L_0x7fe851d4bdf0 .cmp/eq 5, L_0x7fe851d4c750, v0x7fe851d42ec0_0;
L_0x7fe851d4c000 .array/port v0x7fe851d46a60, L_0x7fe851d4c0a0;
L_0x7fe851d4c0a0 .concat [ 5 2 0 0], L_0x7fe851d4c750, L_0x1003de2d8;
L_0x7fe851d4c180 .functor MUXZ 32, L_0x7fe851d4c000, L_0x7fe851d4d2e0, L_0x7fe851d4bf10, C4<>;
L_0x7fe851d4c2a0 .cmp/eq 5, L_0x7fe851d4c7f0, v0x7fe851d42ec0_0;
L_0x7fe851d4c3f0 .array/port v0x7fe851d46a60, L_0x7fe851d4c4b0;
L_0x7fe851d4c4b0 .concat [ 5 2 0 0], L_0x7fe851d4c7f0, L_0x1003de320;
L_0x7fe851d4c630 .functor MUXZ 32, L_0x7fe851d4c3f0, L_0x7fe851d4d2e0, L_0x7fe851d4c340, C4<>;
S_0x7fe851d46ba0 .scope module, "Sign_Extend" "Sign_Extend" 3 132, 20 1 0, S_0x7fe851d1c640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fe851d46d70_0 .var "data_o", 31 0;
v0x7fe851d46e20_0 .net "instruction_i", 31 0, v0x7fe851d41c70_0;  alias, 1 drivers
E_0x7fe851d46d40 .event edge, v0x7fe851d41c70_0;
    .scope S_0x7fe851d452a0;
T_0 ;
    %wait E_0x7fe851d45520;
    %load/vec4 v0x7fe851d45800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe851d45770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe851d45570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fe851d458d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fe851d456a0_0;
    %assign/vec4 v0x7fe851d45770_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fe851d45770_0;
    %assign/vec4 v0x7fe851d45770_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe851d41870;
T_1 ;
    %wait E_0x7fe851d3c290;
    %load/vec4 v0x7fe851d41f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fe851d41bd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe851d41c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe851d41de0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fe851d41e90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fe851d41d00_0;
    %assign/vec4 v0x7fe851d41de0_0, 0;
    %load/vec4 v0x7fe851d3fd80_0;
    %assign/vec4 v0x7fe851d41c70_0, 0;
T_1.4 ;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe851d3b910;
T_2 ;
    %wait E_0x7fe851d3bc40;
    %load/vec4 v0x7fe851d3c080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe851d3bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe851d3bd30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe851d3c120_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fe851d3bc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe851d3bd30_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fe851d3bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe851d3bd30_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe851d3bc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe851d3bd30_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe851d3bc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe851d3bd30_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fe851d3bc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe851d3bd30_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe851d3f140;
T_3 ;
    %wait E_0x7fe851d3e9d0;
    %load/vec4 v0x7fe851d3f4e0_0;
    %load/vec4 v0x7fe851d3f590_0;
    %load/vec4 v0x7fe851d3f620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe851d3f590_0;
    %load/vec4 v0x7fe851d3f6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe851d3f750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe851d3fa20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe851d3f750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe851d3fa20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe851d45a50;
T_4 ;
    %wait E_0x7fe851d3c290;
    %load/vec4 v0x7fe851d46160_0;
    %load/vec4 v0x7fe851d45cd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fe851d45dc0_0;
    %load/vec4 v0x7fe851d45cd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe851d46a60, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe851d46ba0;
T_5 ;
    %wait E_0x7fe851d46d40;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fe851d46d70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fe851d46d70_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fe851d46e20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fe851d46d70_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe851d3fc10;
T_6 ;
    %wait E_0x7fe851d3c290;
    %load/vec4 v0x7fe851d41530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fe851d40100_0;
    %assign/vec4 v0x7fe851d40190_0, 0;
    %load/vec4 v0x7fe851d40240_0;
    %assign/vec4 v0x7fe851d40310_0, 0;
    %load/vec4 v0x7fe851d40f70_0;
    %assign/vec4 v0x7fe851d41000_0, 0;
    %load/vec4 v0x7fe851d40540_0;
    %assign/vec4 v0x7fe851d405d0_0, 0;
    %load/vec4 v0x7fe851d403a0_0;
    %assign/vec4 v0x7fe851d40470_0, 0;
    %load/vec4 v0x7fe851d40680_0;
    %assign/vec4 v0x7fe851d407b0_0, 0;
    %load/vec4 v0x7fe851d40ac0_0;
    %assign/vec4 v0x7fe851d40b50_0, 0;
    %load/vec4 v0x7fe851d40e50_0;
    %assign/vec4 v0x7fe851d40ee0_0, 0;
    %load/vec4 v0x7fe851d41280_0;
    %assign/vec4 v0x7fe851d41330_0, 0;
    %load/vec4 v0x7fe851d41160_0;
    %assign/vec4 v0x7fe851d411f0_0, 0;
    %load/vec4 v0x7fe851d40840_0;
    %assign/vec4 v0x7fe851d408d0_0, 0;
    %load/vec4 v0x7fe851d409a0_0;
    %assign/vec4 v0x7fe851d40a30_0, 0;
    %load/vec4 v0x7fe851d40be0_0;
    %assign/vec4 v0x7fe851d40d90_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe851d3e810;
T_7 ;
    %wait E_0x7fe851d3ead0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe851d3ec90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe851d3ed20_0, 0;
    %load/vec4 v0x7fe851d3eb40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe851d3ec00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe851d3ec00_0;
    %load/vec4 v0x7fe851d3edb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fe851d3ec90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fe851d3ef30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe851d3efd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe851d3efd0_0;
    %load/vec4 v0x7fe851d3edb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fe851d3ec90_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x7fe851d3eb40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe851d3ec00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe851d3ec00_0;
    %load/vec4 v0x7fe851d3ee80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fe851d3ed20_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x7fe851d3ef30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe851d3efd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe851d3efd0_0;
    %load/vec4 v0x7fe851d3ee80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fe851d3ed20_0, 0;
T_7.6 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe851d439a0;
T_8 ;
    %wait E_0x7fe851d43c10;
    %load/vec4 v0x7fe851d43f30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fe851d43c50_0;
    %assign/vec4 v0x7fe851d43e70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fe851d43f30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7fe851d43d20_0;
    %assign/vec4 v0x7fe851d43e70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fe851d43f30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7fe851d43dc0_0;
    %assign/vec4 v0x7fe851d43e70_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe851d44070;
T_9 ;
    %wait E_0x7fe851d442b0;
    %load/vec4 v0x7fe851d44650_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fe851d44310_0;
    %assign/vec4 v0x7fe851d445c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fe851d44650_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7fe851d443e0_0;
    %assign/vec4 v0x7fe851d445c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fe851d44650_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7fe851d44490_0;
    %assign/vec4 v0x7fe851d445c0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fe851d104e0;
T_10 ;
    %wait E_0x7fe851d235a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe851d3a7b0_0, 0, 1;
    %load/vec4 v0x7fe851d14a60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x7fe851d3a850_0;
    %load/vec4 v0x7fe851d3a910_0;
    %and;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x7fe851d3a850_0;
    %load/vec4 v0x7fe851d3a910_0;
    %xor;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x7fe851d3a850_0;
    %load/vec4 v0x7fe851d3a910_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x7fe851d3a850_0;
    %load/vec4 v0x7fe851d3a910_0;
    %add;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x7fe851d3a850_0;
    %load/vec4 v0x7fe851d3a910_0;
    %sub;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x7fe851d3a850_0;
    %load/vec4 v0x7fe851d3a910_0;
    %mul;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x7fe851d3a850_0;
    %load/vec4 v0x7fe851d3a910_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7fe851d3a9c0_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe851d3ab30;
T_11 ;
    %wait E_0x7fe851d3ad40;
    %load/vec4 v0x7fe851d3ae30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7fe851d3aed0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7fe851d3aed0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.15;
T_11.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.15;
T_11.12 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fe851d3ad70_0, 0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe851d3d860;
T_12 ;
    %wait E_0x7fe851d3c290;
    %load/vec4 v0x7fe851d3e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fe851d3e2f0_0;
    %assign/vec4 v0x7fe851d3e390_0, 0;
    %load/vec4 v0x7fe851d3e000_0;
    %assign/vec4 v0x7fe851d3e090_0, 0;
    %load/vec4 v0x7fe851d3dd40_0;
    %assign/vec4 v0x7fe851d3ddf0_0, 0;
    %load/vec4 v0x7fe851d3dea0_0;
    %assign/vec4 v0x7fe851d3df70_0, 0;
    %load/vec4 v0x7fe851d3dc20_0;
    %assign/vec4 v0x7fe851d3dcb0_0, 0;
    %load/vec4 v0x7fe851d3e570_0;
    %assign/vec4 v0x7fe851d3e600_0, 0;
    %load/vec4 v0x7fe851d3e120_0;
    %assign/vec4 v0x7fe851d3e240_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fe851d3cd10;
T_13 ;
    %wait E_0x7fe851d3c290;
    %load/vec4 v0x7fe851d3cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fe851d3d5e0_0;
    %load/vec4 v0x7fe851d3d420_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe851d3d730, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fe851d42790;
T_14 ;
    %wait E_0x7fe851d3c290;
    %load/vec4 v0x7fe851d43330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fe851d43080_0;
    %assign/vec4 v0x7fe851d43190_0, 0;
    %load/vec4 v0x7fe851d42c50_0;
    %assign/vec4 v0x7fe851d42d20_0, 0;
    %load/vec4 v0x7fe851d42f50_0;
    %assign/vec4 v0x7fe851d42fe0_0, 0;
    %load/vec4 v0x7fe851d42ad0_0;
    %assign/vec4 v0x7fe851d42bb0_0, 0;
    %load/vec4 v0x7fe851d42db0_0;
    %assign/vec4 v0x7fe851d42ec0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe851d1bc10;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x7fe851d49f30_0;
    %inv;
    %store/vec4 v0x7fe851d49f30_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fe851d1bc10;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d4a1e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d4a420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d4a270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d4a300_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x7fe851d4a300_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe851d4a300_0;
    %store/vec4a v0x7fe851d426e0, 4, 0;
    %load/vec4 v0x7fe851d4a300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe851d4a300_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d4a300_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fe851d4a300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe851d4a300_0;
    %store/vec4a v0x7fe851d3d730, 4, 0;
    %load/vec4 v0x7fe851d4a300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe851d4a300_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe851d3d730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d4a300_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x7fe851d4a300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe851d4a300_0;
    %store/vec4a v0x7fe851d46a60, 4, 0;
    %load/vec4 v0x7fe851d4a300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe851d4a300_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d41c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe851d40310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d40b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe851d40ee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe851d41000_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe851d408d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe851d3e390_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe851d3e240_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe851d43190_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe851d42ec0_0, 0, 5;
    %vpi_call 2 64 "$readmemb", "instruction.txt", v0x7fe851d426e0 {0 0 0};
    %vpi_func 2 68 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fe851d4a390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe851d49f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe851d4a0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe851d4a150_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe851d4a0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe851d4a150_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fe851d1bc10;
T_17 ;
    %wait E_0x7fe851d3c290;
    %load/vec4 v0x7fe851d4a1e0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 83 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x7fe851d3fa20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe851d3bdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7fe851d4a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe851d4a420_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7fe851d41bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x7fe851d4a270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe851d4a270_0, 0, 32;
T_17.4 ;
    %vpi_call 2 91 "$fdisplay", v0x7fe851d4a390_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fe851d4a1e0_0, v0x7fe851d4a150_0, v0x7fe851d4a420_0, v0x7fe851d4a270_0, v0x7fe851d45770_0 {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fe851d4a390_0, "Registers" {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fe851d4a390_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fe851d46a60, 0>, &A<v0x7fe851d46a60, 8>, &A<v0x7fe851d46a60, 16>, &A<v0x7fe851d46a60, 24> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fe851d4a390_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fe851d46a60, 1>, &A<v0x7fe851d46a60, 9>, &A<v0x7fe851d46a60, 17>, &A<v0x7fe851d46a60, 25> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fe851d4a390_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fe851d46a60, 2>, &A<v0x7fe851d46a60, 10>, &A<v0x7fe851d46a60, 18>, &A<v0x7fe851d46a60, 26> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fe851d4a390_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fe851d46a60, 3>, &A<v0x7fe851d46a60, 11>, &A<v0x7fe851d46a60, 19>, &A<v0x7fe851d46a60, 27> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7fe851d4a390_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fe851d46a60, 4>, &A<v0x7fe851d46a60, 12>, &A<v0x7fe851d46a60, 20>, &A<v0x7fe851d46a60, 28> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x7fe851d4a390_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fe851d46a60, 5>, &A<v0x7fe851d46a60, 13>, &A<v0x7fe851d46a60, 21>, &A<v0x7fe851d46a60, 29> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x7fe851d4a390_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fe851d46a60, 6>, &A<v0x7fe851d46a60, 14>, &A<v0x7fe851d46a60, 22>, &A<v0x7fe851d46a60, 30> {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x7fe851d4a390_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fe851d46a60, 7>, &A<v0x7fe851d46a60, 15>, &A<v0x7fe851d46a60, 23>, &A<v0x7fe851d46a60, 31> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x00 = %10d", &A<v0x7fe851d3d730, 0> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x04 = %10d", &A<v0x7fe851d3d730, 1> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x08 = %10d", &A<v0x7fe851d3d730, 2> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x0C = %10d", &A<v0x7fe851d3d730, 3> {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x10 = %10d", &A<v0x7fe851d3d730, 4> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x14 = %10d", &A<v0x7fe851d3d730, 5> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x18 = %10d", &A<v0x7fe851d3d730, 6> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fe851d4a390_0, "Data Memory: 0x1C = %10d", &A<v0x7fe851d3d730, 7> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fe851d4a390_0, "\012" {0 0 0};
    %load/vec4 v0x7fe851d4a1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe851d4a1e0_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "Hazard_Detection_Unit.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX_Forwarding.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
