<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › avr32 › mach-at32ap › include › mach › at32ap700x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at32ap700x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Pin definitions for AT32AP7000.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Atmel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_ARCH_AT32AP700X_H__</span>
<span class="cp">#define __ASM_ARCH_AT32AP700X_H__</span>

<span class="cp">#define GPIO_PERIPH_A	0</span>
<span class="cp">#define GPIO_PERIPH_B	1</span>

<span class="cm">/*</span>
<span class="cm"> * Pin numbers identifying specific GPIO pins on the chip. They can</span>
<span class="cm"> * also be converted to IRQ numbers by passing them through</span>
<span class="cm"> * gpio_to_irq().</span>
<span class="cm"> */</span>
<span class="cp">#define GPIO_PIOA_BASE	(0)</span>
<span class="cp">#define GPIO_PIOB_BASE	(GPIO_PIOA_BASE + 32)</span>
<span class="cp">#define GPIO_PIOC_BASE	(GPIO_PIOB_BASE + 32)</span>
<span class="cp">#define GPIO_PIOD_BASE	(GPIO_PIOC_BASE + 32)</span>
<span class="cp">#define GPIO_PIOE_BASE	(GPIO_PIOD_BASE + 32)</span>

<span class="cp">#define GPIO_PIN_PA(N)	(GPIO_PIOA_BASE + (N))</span>
<span class="cp">#define GPIO_PIN_PB(N)	(GPIO_PIOB_BASE + (N))</span>
<span class="cp">#define GPIO_PIN_PC(N)	(GPIO_PIOC_BASE + (N))</span>
<span class="cp">#define GPIO_PIN_PD(N)	(GPIO_PIOD_BASE + (N))</span>
<span class="cp">#define GPIO_PIN_PE(N)	(GPIO_PIOE_BASE + (N))</span>


<span class="cm">/*</span>
<span class="cm"> * DMAC peripheral hardware handshaking interfaces, used with dw_dmac</span>
<span class="cm"> */</span>
<span class="cp">#define DMAC_MCI_RX		0</span>
<span class="cp">#define DMAC_MCI_TX		1</span>
<span class="cp">#define DMAC_DAC_TX		2</span>
<span class="cp">#define DMAC_AC97_A_RX		3</span>
<span class="cp">#define DMAC_AC97_A_TX		4</span>
<span class="cp">#define DMAC_AC97_B_RX		5</span>
<span class="cp">#define DMAC_AC97_B_TX		6</span>
<span class="cp">#define DMAC_DMAREQ_0		7</span>
<span class="cp">#define DMAC_DMAREQ_1		8</span>
<span class="cp">#define DMAC_DMAREQ_2		9</span>
<span class="cp">#define DMAC_DMAREQ_3		10</span>

<span class="cm">/* HSB master IDs */</span>
<span class="cp">#define HMATRIX_MASTER_CPU_DCACHE		0</span>
<span class="cp">#define HMATRIX_MASTER_CPU_ICACHE		1</span>
<span class="cp">#define HMATRIX_MASTER_PDC			2</span>
<span class="cp">#define HMATRIX_MASTER_ISI			3</span>
<span class="cp">#define HMATRIX_MASTER_USBA			4</span>
<span class="cp">#define HMATRIX_MASTER_LCDC			5</span>
<span class="cp">#define HMATRIX_MASTER_MACB0			6</span>
<span class="cp">#define HMATRIX_MASTER_MACB1			7</span>
<span class="cp">#define HMATRIX_MASTER_DMACA_M0			8</span>
<span class="cp">#define HMATRIX_MASTER_DMACA_M1			9</span>

<span class="cm">/* HSB slave IDs */</span>
<span class="cp">#define HMATRIX_SLAVE_SRAM0			0</span>
<span class="cp">#define HMATRIX_SLAVE_SRAM1			1</span>
<span class="cp">#define HMATRIX_SLAVE_PBA			2</span>
<span class="cp">#define HMATRIX_SLAVE_PBB			3</span>
<span class="cp">#define HMATRIX_SLAVE_EBI			4</span>
<span class="cp">#define HMATRIX_SLAVE_USBA			5</span>
<span class="cp">#define HMATRIX_SLAVE_LCDC			6</span>
<span class="cp">#define HMATRIX_SLAVE_DMACA			7</span>

<span class="cm">/* Bits in HMATRIX SFR4 (EBI) */</span>
<span class="cp">#define HMATRIX_EBI_SDRAM_ENABLE		(1 &lt;&lt; 1)</span>
<span class="cp">#define HMATRIX_EBI_NAND_ENABLE			(1 &lt;&lt; 3)</span>
<span class="cp">#define HMATRIX_EBI_CF0_ENABLE			(1 &lt;&lt; 4)</span>
<span class="cp">#define HMATRIX_EBI_CF1_ENABLE			(1 &lt;&lt; 5)</span>
<span class="cp">#define HMATRIX_EBI_PULLUP_DISABLE		(1 &lt;&lt; 8)</span>

<span class="cm">/*</span>
<span class="cm"> * Base addresses of controllers that may be accessed early by</span>
<span class="cm"> * platform code.</span>
<span class="cm"> */</span>
<span class="cp">#define PM_BASE		0xfff00000</span>
<span class="cp">#define HMATRIX_BASE	0xfff00800</span>
<span class="cp">#define SDRAMC_BASE	0xfff03800</span>

<span class="cm">/* LCDC on port C */</span>
<span class="cp">#define ATMEL_LCDC_PC_CC	(1ULL &lt;&lt; 19)</span>
<span class="cp">#define ATMEL_LCDC_PC_HSYNC	(1ULL &lt;&lt; 20)</span>
<span class="cp">#define ATMEL_LCDC_PC_PCLK	(1ULL &lt;&lt; 21)</span>
<span class="cp">#define ATMEL_LCDC_PC_VSYNC	(1ULL &lt;&lt; 22)</span>
<span class="cp">#define ATMEL_LCDC_PC_DVAL	(1ULL &lt;&lt; 23)</span>
<span class="cp">#define ATMEL_LCDC_PC_MODE	(1ULL &lt;&lt; 24)</span>
<span class="cp">#define ATMEL_LCDC_PC_PWR	(1ULL &lt;&lt; 25)</span>
<span class="cp">#define ATMEL_LCDC_PC_DATA0	(1ULL &lt;&lt; 26)</span>
<span class="cp">#define ATMEL_LCDC_PC_DATA1	(1ULL &lt;&lt; 27)</span>
<span class="cp">#define ATMEL_LCDC_PC_DATA2	(1ULL &lt;&lt; 28)</span>
<span class="cp">#define ATMEL_LCDC_PC_DATA3	(1ULL &lt;&lt; 29)</span>
<span class="cp">#define ATMEL_LCDC_PC_DATA4	(1ULL &lt;&lt; 30)</span>
<span class="cp">#define ATMEL_LCDC_PC_DATA5	(1ULL &lt;&lt; 31)</span>

<span class="cm">/* LCDC on port D */</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA6	(1ULL &lt;&lt; 0)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA7	(1ULL &lt;&lt; 1)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA8	(1ULL &lt;&lt; 2)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA9	(1ULL &lt;&lt; 3)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA10	(1ULL &lt;&lt; 4)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA11	(1ULL &lt;&lt; 5)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA12	(1ULL &lt;&lt; 6)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA13	(1ULL &lt;&lt; 7)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA14	(1ULL &lt;&lt; 8)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA15	(1ULL &lt;&lt; 9)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA16	(1ULL &lt;&lt; 10)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA17	(1ULL &lt;&lt; 11)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA18	(1ULL &lt;&lt; 12)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA19	(1ULL &lt;&lt; 13)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA20	(1ULL &lt;&lt; 14)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA21	(1ULL &lt;&lt; 15)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA22	(1ULL &lt;&lt; 16)</span>
<span class="cp">#define ATMEL_LCDC_PD_DATA23	(1ULL &lt;&lt; 17)</span>

<span class="cm">/* LCDC on port E */</span>
<span class="cp">#define ATMEL_LCDC_PE_CC	(1ULL &lt;&lt; (32 + 0))</span>
<span class="cp">#define ATMEL_LCDC_PE_DVAL	(1ULL &lt;&lt; (32 + 1))</span>
<span class="cp">#define ATMEL_LCDC_PE_MODE	(1ULL &lt;&lt; (32 + 2))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA0	(1ULL &lt;&lt; (32 + 3))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA1	(1ULL &lt;&lt; (32 + 4))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA2	(1ULL &lt;&lt; (32 + 5))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA3	(1ULL &lt;&lt; (32 + 6))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA4	(1ULL &lt;&lt; (32 + 7))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA8	(1ULL &lt;&lt; (32 + 8))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA9	(1ULL &lt;&lt; (32 + 9))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA10	(1ULL &lt;&lt; (32 + 10))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA11	(1ULL &lt;&lt; (32 + 11))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA12	(1ULL &lt;&lt; (32 + 12))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA16	(1ULL &lt;&lt; (32 + 13))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA17	(1ULL &lt;&lt; (32 + 14))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA18	(1ULL &lt;&lt; (32 + 15))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA19	(1ULL &lt;&lt; (32 + 16))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA20	(1ULL &lt;&lt; (32 + 17))</span>
<span class="cp">#define ATMEL_LCDC_PE_DATA21	(1ULL &lt;&lt; (32 + 18))</span>


<span class="cp">#define ATMEL_LCDC(PORT, PIN)	(ATMEL_LCDC_##PORT##_##PIN)</span>


<span class="cp">#define ATMEL_LCDC_PRI_24B_DATA	(					\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA0)  | ATMEL_LCDC(PC, DATA1)  |	\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA2)  | ATMEL_LCDC(PC, DATA3)  |	\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA4)  | ATMEL_LCDC(PC, DATA5)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA6)  | ATMEL_LCDC(PD, DATA7)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA8)  | ATMEL_LCDC(PD, DATA9)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA10) | ATMEL_LCDC(PD, DATA11) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA12) | ATMEL_LCDC(PD, DATA13) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA14) | ATMEL_LCDC(PD, DATA15) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA16) | ATMEL_LCDC(PD, DATA17) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA18) | ATMEL_LCDC(PD, DATA19) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA20) | ATMEL_LCDC(PD, DATA21) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA22) | ATMEL_LCDC(PD, DATA23))</span>

<span class="cp">#define ATMEL_LCDC_ALT_24B_DATA (					\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA0)  | ATMEL_LCDC(PE, DATA1)  |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA2)  | ATMEL_LCDC(PE, DATA3)  |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA4)  | ATMEL_LCDC(PC, DATA5)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA6)  | ATMEL_LCDC(PD, DATA7)  |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA8)  | ATMEL_LCDC(PE, DATA9)  |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA10) | ATMEL_LCDC(PE, DATA11) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA12) | ATMEL_LCDC(PD, DATA13) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA14) | ATMEL_LCDC(PD, DATA15) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA16) | ATMEL_LCDC(PE, DATA17) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA18) | ATMEL_LCDC(PE, DATA19) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA20) | ATMEL_LCDC(PE, DATA21) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA22) | ATMEL_LCDC(PD, DATA23))</span>

<span class="cp">#define ATMEL_LCDC_PRI_18B_DATA (					\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA2)  | ATMEL_LCDC(PC, DATA3)  |	\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA4)  | ATMEL_LCDC(PC, DATA5)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA6)  | ATMEL_LCDC(PD, DATA7)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA10) | ATMEL_LCDC(PD, DATA11) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA12) | ATMEL_LCDC(PD, DATA13) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA14) | ATMEL_LCDC(PD, DATA15) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA18) | ATMEL_LCDC(PD, DATA19) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA20) | ATMEL_LCDC(PD, DATA21) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA22) | ATMEL_LCDC(PD, DATA23))</span>

<span class="cp">#define ATMEL_LCDC_ALT_18B_DATA	(					\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA2)  | ATMEL_LCDC(PE, DATA3)  |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA4)  | ATMEL_LCDC(PC, DATA5)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA6)  | ATMEL_LCDC(PD, DATA7)  |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA10) | ATMEL_LCDC(PE, DATA11) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA12) | ATMEL_LCDC(PD, DATA13) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA14) | ATMEL_LCDC(PD, DATA15) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA18) | ATMEL_LCDC(PE, DATA19) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA20) | ATMEL_LCDC(PE, DATA21) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA22) | ATMEL_LCDC(PD, DATA23))</span>

<span class="cp">#define ATMEL_LCDC_PRI_15B_DATA (					\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA3)  | ATMEL_LCDC(PC, DATA4)  |	\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA5)  | ATMEL_LCDC(PD, DATA6)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA7)  |				\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA11) | ATMEL_LCDC(PD, DATA12) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA13) | ATMEL_LCDC(PD, DATA14) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA15) |				\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA19) | ATMEL_LCDC(PD, DATA20) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA21) | ATMEL_LCDC(PD, DATA22) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA23))</span>

<span class="cp">#define ATMEL_LCDC_ALT_15B_DATA	(					\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA3)  | ATMEL_LCDC(PE, DATA4)  |	\</span>
<span class="cp">		ATMEL_LCDC(PC, DATA5)  | ATMEL_LCDC(PD, DATA6)  |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA7)  |				\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA11) | ATMEL_LCDC(PE, DATA12) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA13) | ATMEL_LCDC(PD, DATA14) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA15) |				\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA19) | ATMEL_LCDC(PE, DATA20) |	\</span>
<span class="cp">		ATMEL_LCDC(PE, DATA21) | ATMEL_LCDC(PD, DATA22) |	\</span>
<span class="cp">		ATMEL_LCDC(PD, DATA23))</span>

<span class="cp">#define ATMEL_LCDC_PRI_CONTROL (					\</span>
<span class="cp">		ATMEL_LCDC(PC, CC)   | ATMEL_LCDC(PC, DVAL) |		\</span>
<span class="cp">		ATMEL_LCDC(PC, MODE) | ATMEL_LCDC(PC, PWR))</span>

<span class="cp">#define ATMEL_LCDC_ALT_CONTROL (					\</span>
<span class="cp">		ATMEL_LCDC(PE, CC)   | ATMEL_LCDC(PE, DVAL) |		\</span>
<span class="cp">		ATMEL_LCDC(PE, MODE) | ATMEL_LCDC(PC, PWR))</span>

<span class="cp">#define ATMEL_LCDC_CONTROL (						\</span>
<span class="cp">		ATMEL_LCDC(PC, HSYNC) | ATMEL_LCDC(PC, VSYNC) |		\</span>
<span class="cp">		ATMEL_LCDC(PC, PCLK))</span>

<span class="cp">#define ATMEL_LCDC_PRI_24BIT	(ATMEL_LCDC_CONTROL | ATMEL_LCDC_PRI_24B_DATA)</span>

<span class="cp">#define ATMEL_LCDC_ALT_24BIT	(ATMEL_LCDC_CONTROL | ATMEL_LCDC_ALT_24B_DATA)</span>

<span class="cp">#define ATMEL_LCDC_PRI_18BIT	(ATMEL_LCDC_CONTROL | ATMEL_LCDC_PRI_18B_DATA)</span>

<span class="cp">#define ATMEL_LCDC_ALT_18BIT	(ATMEL_LCDC_CONTROL | ATMEL_LCDC_ALT_18B_DATA)</span>

<span class="cp">#define ATMEL_LCDC_PRI_15BIT	(ATMEL_LCDC_CONTROL | ATMEL_LCDC_PRI_15B_DATA)</span>

<span class="cp">#define ATMEL_LCDC_ALT_15BIT	(ATMEL_LCDC_CONTROL | ATMEL_LCDC_ALT_15B_DATA)</span>

<span class="cm">/* Bitmask for all EBI data (D16..D31) pins on port E */</span>
<span class="cp">#define ATMEL_EBI_PE_DATA_ALL  (0x0000FFFF)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_AT32AP700X_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
