WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500116 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000116 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250117 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250117 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14275773 heartbeat IPC: 1.078 cumulative IPC: 0.623 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 29771347 heartbeat IPC: 0.6453 cumulative IPC: 0.6377 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 45725793 heartbeat IPC: 0.6268 cumulative IPC: 0.6333 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 61721698 heartbeat IPC: 0.6252 cumulative IPC: 0.631 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 77524536 heartbeat IPC: 0.6328 cumulative IPC: 0.6314 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 93546879 heartbeat IPC: 0.6241 cumulative IPC: 0.63 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 109500050 heartbeat IPC: 0.6268 cumulative IPC: 0.6295 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 125273797 heartbeat IPC: 0.634 cumulative IPC: 0.6301 (Simulation time: 00 hr 08 min 52 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv568.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 141201086 heartbeat IPC: 0.6279 cumulative IPC: 0.6299 (Simulation time: 00 hr 09 min 55 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 157036005 heartbeat IPC: 0.6315 cumulative IPC: 0.63 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 158513517 cumulative IPC: 0.6309 (Simulation time: 00 hr 11 min 29 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 158513517 cumulative IPC: 0.6309 (Simulation time: 00 hr 11 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv568.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6309 instructions: 100000002 cycles: 158513517
CPU 0 Branch Prediction Accuracy: 71.13% MPKI: 51.01 Average ROB Occupancy at Mispredict: 4.425
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.81
BRANCH_INDIRECT: 34.6
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 2.13
BRANCH_INDIRECT_CALL: 2.07
BRANCH_RETURN: 1.39

L1D TOTAL        ACCESS:   33980025 HIT:   30724141 MISS:    3255884
L1D LOAD         ACCESS:   20820426 HIT:   19037514 MISS:    1782912
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13153534 HIT:   11686387 MISS:    1467147
L1D TRANSLATION  ACCESS:       6065 HIT:        240 MISS:       5825
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 12.69 cycles
L1I TOTAL        ACCESS:   11319546 HIT:    4725137 MISS:    6594409
L1I LOAD         ACCESS:   11319546 HIT:    4725137 MISS:    6594409
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.487 cycles
L2C TOTAL        ACCESS:    8129671 HIT:    7232729 MISS:     896942
L2C LOAD         ACCESS:    6724613 HIT:    5974474 MISS:     750139
L2C RFO          ACCESS:     524671 HIT:     433010 MISS:      91661
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     874567 HIT:     823953 MISS:      50614
L2C TRANSLATION  ACCESS:       5820 HIT:       1292 MISS:       4528
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 37.55 cycles
LLC TOTAL        ACCESS:     983613 HIT:     910659 MISS:      72954
LLC LOAD         ACCESS:     750139 HIT:     722127 MISS:      28012
LLC RFO          ACCESS:      91661 HIT:      55661 MISS:      36000
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     137285 HIT:     129746 MISS:       7539
LLC TRANSLATION  ACCESS:       4528 HIT:       3125 MISS:       1403
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 228.6 cycles
cpu0_DTLB TOTAL        ACCESS:   27119976 HIT:   26001811 MISS:    1118165
cpu0_DTLB LOAD         ACCESS:   27119976 HIT:   26001811 MISS:    1118165
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.589 cycles
cpu0_ITLB TOTAL        ACCESS:   10089807 HIT:    8309859 MISS:    1779948
cpu0_ITLB LOAD         ACCESS:   10089807 HIT:    8309859 MISS:    1779948
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.12 cycles
cpu0_STLB TOTAL        ACCESS:    1791774 HIT:    1786151 MISS:       5623
cpu0_STLB LOAD         ACCESS:    1791774 HIT:    1786151 MISS:       5623
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 110.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30079
  ROW_BUFFER_MISS:      35316
 AVG DBUS CONGESTED CYCLE: 3.965
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1648
  FULL:      27436
