
Fatbin elf code:
================
arch = sm_80
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_80
code version = [7,2]
producer = <unknown>
host = linux
compile_size = 64bit
compressed








.version 7.2
.target sm_80
.address_size 64



.visible .entry _Z14benchmark_funcIsLi256EEvT_PVS0_i(
.param .u16 _Z14benchmark_funcIsLi256EEvT_PVS0_i_param_0,
.param .u64 _Z14benchmark_funcIsLi256EEvT_PVS0_i_param_1,
.param .u32 _Z14benchmark_funcIsLi256EEvT_PVS0_i_param_2
)
{
.local .align 2 .b8 __local_depot0[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<53>;
.reg .b16 %rs<92>;
.reg .b32 %r<95>;
.reg .f64 %fd<2>;
.reg .b64 %rd<55>;


mov.u64 %SPL, __local_depot0;
ld.param.u16 %rs46, [_Z14benchmark_funcIsLi256EEvT_PVS0_i_param_0];
ld.param.u64 %rd24, [_Z14benchmark_funcIsLi256EEvT_PVS0_i_param_1];
ld.param.u32 %r41, [_Z14benchmark_funcIsLi256EEvT_PVS0_i_param_2];
cvta.to.global.u64 %rd1, %rd24;
add.u64 %rd2, %SPL, 0;
add.u64 %rd3, %SPL, 2;
add.u64 %rd4, %SPL, 4;
add.u64 %rd5, %SPL, 6;
add.u64 %rd6, %SPL, 8;
add.u64 %rd7, %SPL, 10;
add.u64 %rd8, %SPL, 12;
add.u64 %rd9, %SPL, 14;
mov.u32 %r1, %ctaid.x;
shl.b32 %r43, %r1, 12;
mov.u32 %r44, %tid.x;
add.s32 %r2, %r43, %r44;
mov.u32 %r45, %nctaid.x;
shl.b32 %r3, %r45, 12;
mov.u32 %r75, 1;
add.s32 %r46, %r41, 1;
shr.u32 %r47, %r46, 31;
add.s32 %r48, %r46, %r47;
shr.s32 %r4, %r48, 1;
shl.b32 %r49, %r4, 8;
add.s32 %r50, %r2, 4352;
sub.s32 %r5, %r50, %r49;
setp.lt.s32 %p1, %r41, 1;
@%p1 bra LBB0_2;

mov.u32 %r51, 16;
rem.s32 %r75, %r51, %r4;

LBB0_2:
mad.lo.s32 %r52, %r1, -3840, %r2;
cvt.u16.u32 %rs47, %r52;
add.s16 %rs90, %rs47, %rs46;
st.local.u16 [%rd2], %rs90;
add.s16 %rs88, %rs90, 2;
st.local.u16 [%rd3], %rs88;
add.s16 %rs86, %rs90, 3;
st.local.u16 [%rd4], %rs86;
add.s16 %rs84, %rs90, 5;
st.local.u16 [%rd5], %rs84;
add.s16 %rs89, %rs90, 7;
st.local.u16 [%rd6], %rs89;
add.s16 %rs87, %rs90, 11;
st.local.u16 [%rd7], %rs87;
add.s16 %rs85, %rs90, 13;
st.local.u16 [%rd8], %rs85;
add.s16 %rs83, %rs90, 17;
st.local.u16 [%rd9], %rs83;
mov.u32 %r53, 32;
sub.s32 %r8, %r53, %r41;
setp.gt.s32 %p2, %r8, 0;
@%p2 bra LBB0_21;
bra.uni LBB0_3;

LBB0_21:
mov.u32 %r85, 0;
mov.u32 %r91, %r2;
mov.u32 %r87, %r85;
bra.uni LBB0_22;

LBB0_44:
add.s32 %r71, %r87, 1;
setp.lt.s32 %p51, %r87, %r75;
selp.b32 %r72, %r71, 0, %p51;
setp.ge.s32 %p52, %r91, %r5;
ld.local.u16 %rs90, [%rd2];
ld.local.u16 %rs89, [%rd6];
ld.local.u16 %rs88, [%rd3];
ld.local.u16 %rs87, [%rd7];
ld.local.u16 %rs86, [%rd4];
ld.local.u16 %rs85, [%rd8];
ld.local.u16 %rs84, [%rd5];
ld.local.u16 %rs83, [%rd9];
shl.b32 %r73, %r72, 8;
add.s32 %r74, %r73, %r2;
selp.b32 %r91, %r74, %r91, %p52;
selp.b32 %r87, %r72, %r87, %p52;

LBB0_22:
mov.u32 %r88, %r41;

LBB0_23:
mul.lo.s16 %rs53, %rs90, %rs90;
add.s16 %rs90, %rs89, %rs53;
mul.lo.s16 %rs54, %rs88, %rs88;
add.s16 %rs88, %rs87, %rs54;
mul.lo.s16 %rs55, %rs86, %rs86;
add.s16 %rs86, %rs85, %rs55;
mul.lo.s16 %rs56, %rs84, %rs84;
add.s16 %rs84, %rs83, %rs56;
mul.lo.s16 %rs57, %rs89, %rs89;
add.s16 %rs89, %rs90, %rs57;
mul.lo.s16 %rs58, %rs87, %rs87;
add.s16 %rs87, %rs88, %rs58;
mul.lo.s16 %rs59, %rs85, %rs85;
add.s16 %rs85, %rs86, %rs59;
mul.lo.s16 %rs60, %rs83, %rs83;
add.s16 %rs83, %rs84, %rs60;
add.s32 %r88, %r88, 1;
setp.ne.s32 %p20, %r88, 32;
@%p20 bra LBB0_23;

st.local.u16 [%rd2], %rs90;
st.local.u16 [%rd6], %rs89;
st.local.u16 [%rd3], %rs88;
st.local.u16 [%rd7], %rs87;
st.local.u16 [%rd4], %rs86;
st.local.u16 [%rd8], %rs85;
st.local.u16 [%rd5], %rs84;
st.local.u16 [%rd9], %rs83;
@%p1 bra LBB0_40;

mov.u16 %rs91, 1;
mov.u32 %r90, 0;
mov.u32 %r89, %r8;

LBB0_26:
setp.gt.s32 %p22, %r90, 2;
@%p22 bra LBB0_30;
bra.uni LBB0_27;

LBB0_30:
setp.gt.s32 %p23, %r90, 4;
@%p23 bra LBB0_33;

setp.eq.s32 %p26, %r90, 3;
mov.u64 %rd49, %rd5;
@%p26 bra LBB0_36;

setp.eq.s32 %p27, %r90, 4;
mov.u64 %rd49, %rd6;
@%p27 bra LBB0_36;
bra.uni LBB0_35;

LBB0_27:
setp.eq.s32 %p28, %r90, 0;
mov.u64 %rd49, %rd2;
@%p28 bra LBB0_36;

setp.eq.s32 %p29, %r90, 1;
mov.u64 %rd49, %rd3;
@%p29 bra LBB0_36;

setp.eq.s32 %p30, %r90, 2;
mov.u64 %rd49, %rd4;
@%p30 bra LBB0_36;
bra.uni LBB0_35;

LBB0_33:
setp.eq.s32 %p24, %r90, 5;
mov.u64 %rd49, %rd7;
@%p24 bra LBB0_36;

setp.eq.s32 %p25, %r90, 6;
mov.u64 %rd49, %rd8;
@%p25 bra LBB0_36;

LBB0_35:
mov.u64 %rd49, %rd9;

LBB0_36:
and.b16 %rs62, %rs91, 255;
setp.eq.s16 %p31, %rs62, 0;
@%p31 bra LBB0_38;

ld.local.u16 %rs63, [%rd49];
add.s32 %r66, %r91, %r3;
mul.wide.s32 %rd37, %r66, 2;
add.s64 %rd38, %rd1, %rd37;
st.volatile.global.u16 [%rd38], %rs63;
bra.uni LBB0_39;

LBB0_38:
mul.wide.s32 %rd39, %r91, 2;
add.s64 %rd40, %rd1, %rd39;
ld.volatile.global.u16 %rs64, [%rd40];
st.local.u16 [%rd49], %rs64;
setp.gt.s32 %p32, %r90, 6;
add.s32 %r67, %r90, 1;
selp.b32 %r90, 0, %r67, %p32;
add.s32 %r91, %r91, 256;

LBB0_39:
selp.u16 %rs91, 1, 0, %p31;
add.s32 %r36, %r89, 1;
setp.lt.s32 %p34, %r89, 31;
mov.u32 %r89, %r36;
@%p34 bra LBB0_26;

LBB0_40:
add.s32 %r85, %r85, 32;
setp.lt.u32 %p35, %r85, 8192;
@%p35 bra LBB0_44;
bra.uni LBB0_41;

LBB0_3:
mov.u32 %r76, 0;
mov.u32 %r81, %r2;
mov.u32 %r78, %r76;

LBB0_4:
@%p1 bra LBB0_20;

mov.u16 %rs74, 1;
mov.u32 %r80, 0;
mov.u32 %r79, %r8;

LBB0_6:
setp.gt.s32 %p4, %r80, 2;
@%p4 bra LBB0_10;
bra.uni LBB0_7;

LBB0_10:
setp.gt.s32 %p5, %r80, 4;
@%p5 bra LBB0_13;

setp.eq.s32 %p8, %r80, 3;
mov.u64 %rd42, %rd5;
@%p8 bra LBB0_16;

setp.eq.s32 %p9, %r80, 4;
mov.u64 %rd42, %rd6;
@%p9 bra LBB0_16;
bra.uni LBB0_15;

LBB0_7:
setp.eq.s32 %p10, %r80, 0;
mov.u64 %rd42, %rd2;
@%p10 bra LBB0_16;

setp.eq.s32 %p11, %r80, 1;
mov.u64 %rd42, %rd3;
@%p11 bra LBB0_16;

setp.eq.s32 %p12, %r80, 2;
mov.u64 %rd42, %rd4;
@%p12 bra LBB0_16;
bra.uni LBB0_15;

LBB0_13:
setp.eq.s32 %p6, %r80, 5;
mov.u64 %rd42, %rd7;
@%p6 bra LBB0_16;

setp.eq.s32 %p7, %r80, 6;
mov.u64 %rd42, %rd8;
@%p7 bra LBB0_16;

LBB0_15:
mov.u64 %rd42, %rd9;

LBB0_16:
and.b16 %rs49, %rs74, 255;
setp.eq.s16 %p13, %rs49, 0;
@%p13 bra LBB0_18;

ld.local.u16 %rs50, [%rd42];
add.s32 %r57, %r81, %r3;
mul.wide.s32 %rd33, %r57, 2;
add.s64 %rd34, %rd1, %rd33;
st.volatile.global.u16 [%rd34], %rs50;
bra.uni LBB0_19;

LBB0_18:
mul.wide.s32 %rd35, %r81, 2;
add.s64 %rd36, %rd1, %rd35;
ld.volatile.global.u16 %rs51, [%rd36];
st.local.u16 [%rd42], %rs51;
setp.gt.s32 %p14, %r80, 6;
add.s32 %r58, %r80, 1;
selp.b32 %r80, 0, %r58, %p14;
add.s32 %r81, %r81, 256;

LBB0_19:
selp.u16 %rs74, 1, 0, %p13;
add.s32 %r19, %r79, 1;
setp.lt.s32 %p16, %r79, 31;
mov.u32 %r79, %r19;
@%p16 bra LBB0_6;

LBB0_20:
setp.lt.s32 %p17, %r78, %r75;
add.s32 %r59, %r78, 1;
selp.b32 %r60, %r59, 0, %p17;
shl.b32 %r61, %r60, 8;
add.s32 %r62, %r61, %r2;
setp.ge.s32 %p18, %r81, %r5;
selp.b32 %r78, %r60, %r78, %p18;
selp.b32 %r81, %r62, %r81, %p18;
add.s32 %r76, %r76, 32;
setp.lt.u32 %p19, %r76, 8192;
@%p19 bra LBB0_4;

LBB0_41:
ld.local.u16 %rs37, [%rd2];
cvt.s32.s16 %r68, %rs37;
mov.f64 %fd1, 0d7FF0000000000000;
cvt.rzi.s32.f64 %r69, %fd1;
cvt.s32.s16 %r70, %r69;
setp.ne.s32 %p36, %r70, %r68;
ld.local.u16 %rs66, [%rd3];
setp.ne.s16 %p37, %rs37, %rs66;
or.pred %p38, %p37, %p36;
ld.local.u16 %rs67, [%rd4];
setp.ne.s16 %p39, %rs37, %rs67;
or.pred %p40, %p39, %p38;
ld.local.u16 %rs68, [%rd5];
setp.ne.s16 %p41, %rs37, %rs68;
or.pred %p42, %p41, %p40;
ld.local.u16 %rs69, [%rd6];
setp.ne.s16 %p43, %rs37, %rs69;
or.pred %p44, %p43, %p42;
ld.local.u16 %rs70, [%rd7];
setp.ne.s16 %p45, %rs37, %rs70;
or.pred %p46, %p45, %p44;
ld.local.u16 %rs71, [%rd8];
setp.ne.s16 %p47, %rs37, %rs71;
or.pred %p48, %p47, %p46;
ld.local.u16 %rs72, [%rd9];
setp.ne.s16 %p49, %rs37, %rs72;
or.pred %p50, %p49, %p48;
@%p50 bra LBB0_43;

shl.b16 %rs73, %rs37, 3;
st.volatile.global.u16 [%rd1], %rs73;

LBB0_43:
ret;

}

.visible .entry _Z14benchmark_funcIfLi256EEvT_PVS0_i(
.param .f32 _Z14benchmark_funcIfLi256EEvT_PVS0_i_param_0,
.param .u64 _Z14benchmark_funcIfLi256EEvT_PVS0_i_param_1,
.param .u32 _Z14benchmark_funcIfLi256EEvT_PVS0_i_param_2
)
{
.local .align 4 .b8 __local_depot1[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<53>;
.reg .b16 %rs<13>;
.reg .f32 %f<73>;
.reg .b32 %r<93>;
.reg .b64 %rd<55>;


mov.u64 %SPL, __local_depot1;
ld.param.f32 %f41, [_Z14benchmark_funcIfLi256EEvT_PVS0_i_param_0];
ld.param.u64 %rd24, [_Z14benchmark_funcIfLi256EEvT_PVS0_i_param_1];
ld.param.u32 %r42, [_Z14benchmark_funcIfLi256EEvT_PVS0_i_param_2];
cvta.to.global.u64 %rd1, %rd24;
add.u64 %rd2, %SPL, 0;
add.u64 %rd3, %SPL, 4;
add.u64 %rd4, %SPL, 8;
add.u64 %rd5, %SPL, 12;
add.u64 %rd6, %SPL, 16;
add.u64 %rd7, %SPL, 20;
add.u64 %rd8, %SPL, 24;
add.u64 %rd9, %SPL, 28;
mov.u32 %r1, %ctaid.x;
shl.b32 %r44, %r1, 12;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r44, %r2;
mov.u32 %r45, %nctaid.x;
shl.b32 %r4, %r45, 12;
mov.u32 %r73, 1;
add.s32 %r46, %r42, 1;
shr.u32 %r47, %r46, 31;
add.s32 %r48, %r46, %r47;
shr.s32 %r5, %r48, 1;
shl.b32 %r49, %r5, 8;
add.s32 %r50, %r3, 4352;
sub.s32 %r6, %r50, %r49;
setp.lt.s32 %p1, %r42, 1;
@%p1 bra LBB1_2;

mov.u32 %r51, 16;
rem.s32 %r73, %r51, %r5;

LBB1_2:
shl.b32 %r52, %r1, 8;
cvt.rn.f32.u32 %f42, %r52;
add.f32 %f43, %f42, %f41;
cvt.rn.f32.u32 %f44, %r2;
add.f32 %f72, %f43, %f44;
st.local.f32 [%rd2], %f72;
add.f32 %f70, %f72, 0f40000000;
st.local.f32 [%rd3], %f70;
add.f32 %f68, %f72, 0f40400000;
st.local.f32 [%rd4], %f68;
add.f32 %f66, %f72, 0f40A00000;
st.local.f32 [%rd5], %f66;
add.f32 %f71, %f72, 0f40E00000;
st.local.f32 [%rd6], %f71;
add.f32 %f69, %f72, 0f41300000;
st.local.f32 [%rd7], %f69;
add.f32 %f67, %f72, 0f41500000;
st.local.f32 [%rd8], %f67;
add.f32 %f65, %f72, 0f41880000;
st.local.f32 [%rd9], %f65;
mov.u32 %r53, 32;
sub.s32 %r9, %r53, %r42;
setp.gt.s32 %p2, %r9, 0;
@%p2 bra LBB1_21;
bra.uni LBB1_3;

LBB1_21:
mov.u32 %r83, 0;
mov.u16 %rs8, 1;
mov.u32 %r89, %r3;
mov.u32 %r85, %r83;
bra.uni LBB1_22;

LBB1_44:
add.s32 %r69, %r85, 1;
setp.lt.s32 %p51, %r85, %r73;
selp.b32 %r70, %r69, 0, %p51;
setp.ge.s32 %p52, %r89, %r6;
ld.local.f32 %f72, [%rd2];
ld.local.f32 %f71, [%rd6];
ld.local.f32 %f70, [%rd3];
ld.local.f32 %f69, [%rd7];
ld.local.f32 %f68, [%rd4];
ld.local.f32 %f67, [%rd8];
ld.local.f32 %f66, [%rd5];
ld.local.f32 %f65, [%rd9];
shl.b32 %r71, %r70, 8;
add.s32 %r72, %r71, %r3;
selp.b32 %r89, %r72, %r89, %p52;
selp.b32 %r85, %r70, %r85, %p52;

LBB1_22:
mov.u32 %r86, %r42;

LBB1_23:
fma.rn.f32 %f72, %f72, %f72, %f71;
fma.rn.f32 %f70, %f70, %f70, %f69;
fma.rn.f32 %f68, %f68, %f68, %f67;
fma.rn.f32 %f66, %f66, %f66, %f65;
fma.rn.f32 %f71, %f71, %f71, %f72;
fma.rn.f32 %f69, %f69, %f69, %f70;
fma.rn.f32 %f67, %f67, %f67, %f68;
fma.rn.f32 %f65, %f65, %f65, %f66;
add.s32 %r86, %r86, 1;
setp.ne.s32 %p20, %r86, 32;
@%p20 bra LBB1_23;

st.local.f32 [%rd2], %f72;
st.local.f32 [%rd6], %f71;
st.local.f32 [%rd3], %f70;
st.local.f32 [%rd7], %f69;
st.local.f32 [%rd4], %f68;
st.local.f32 [%rd8], %f67;
st.local.f32 [%rd5], %f66;
st.local.f32 [%rd9], %f65;
@%p1 bra LBB1_40;

mov.u32 %r88, 0;
mov.u32 %r87, %r9;
mov.u16 %rs12, %rs8;

LBB1_26:
setp.gt.s32 %p22, %r88, 2;
@%p22 bra LBB1_30;
bra.uni LBB1_27;

LBB1_30:
setp.gt.s32 %p23, %r88, 4;
@%p23 bra LBB1_33;

setp.eq.s32 %p26, %r88, 3;
mov.u64 %rd49, %rd5;
@%p26 bra LBB1_36;

setp.eq.s32 %p27, %r88, 4;
mov.u64 %rd49, %rd6;
@%p27 bra LBB1_36;
bra.uni LBB1_35;

LBB1_27:
setp.eq.s32 %p28, %r88, 0;
mov.u64 %rd49, %rd2;
@%p28 bra LBB1_36;

setp.eq.s32 %p29, %r88, 1;
mov.u64 %rd49, %rd3;
@%p29 bra LBB1_36;

setp.eq.s32 %p30, %r88, 2;
mov.u64 %rd49, %rd4;
@%p30 bra LBB1_36;
bra.uni LBB1_35;

LBB1_33:
setp.eq.s32 %p24, %r88, 5;
mov.u64 %rd49, %rd7;
@%p24 bra LBB1_36;

setp.eq.s32 %p25, %r88, 6;
mov.u64 %rd49, %rd8;
@%p25 bra LBB1_36;

LBB1_35:
mov.u64 %rd49, %rd9;

LBB1_36:
and.b16 %rs9, %rs12, 255;
setp.eq.s16 %p31, %rs9, 0;
@%p31 bra LBB1_38;

ld.local.f32 %f47, [%rd49];
add.s32 %r66, %r89, %r4;
mul.wide.s32 %rd37, %r66, 4;
add.s64 %rd38, %rd1, %rd37;
st.volatile.global.f32 [%rd38], %f47;
bra.uni LBB1_39;

LBB1_38:
mul.wide.s32 %rd39, %r89, 4;
add.s64 %rd40, %rd1, %rd39;
ld.volatile.global.f32 %f48, [%rd40];
st.local.f32 [%rd49], %f48;
setp.gt.s32 %p32, %r88, 6;
add.s32 %r67, %r88, 1;
selp.b32 %r88, 0, %r67, %p32;
add.s32 %r89, %r89, 256;

LBB1_39:
selp.u16 %rs12, 1, 0, %p31;
add.s32 %r37, %r87, 1;
setp.lt.s32 %p34, %r87, 31;
mov.u32 %r87, %r37;
@%p34 bra LBB1_26;

LBB1_40:
add.s32 %r83, %r83, 32;
setp.lt.u32 %p35, %r83, 8192;
@%p35 bra LBB1_44;
bra.uni LBB1_41;

LBB1_3:
mov.u32 %r74, 0;
mov.u16 %rs5, 1;
mov.u32 %r79, %r3;
mov.u32 %r76, %r74;

LBB1_4:
@%p1 bra LBB1_20;

mov.u32 %r78, 0;
mov.u32 %r77, %r9;
mov.u16 %rs11, %rs5;

LBB1_6:
setp.gt.s32 %p4, %r78, 2;
@%p4 bra LBB1_10;
bra.uni LBB1_7;

LBB1_10:
setp.gt.s32 %p5, %r78, 4;
@%p5 bra LBB1_13;

setp.eq.s32 %p8, %r78, 3;
mov.u64 %rd42, %rd5;
@%p8 bra LBB1_16;

setp.eq.s32 %p9, %r78, 4;
mov.u64 %rd42, %rd6;
@%p9 bra LBB1_16;
bra.uni LBB1_15;

LBB1_7:
setp.eq.s32 %p10, %r78, 0;
mov.u64 %rd42, %rd2;
@%p10 bra LBB1_16;

setp.eq.s32 %p11, %r78, 1;
mov.u64 %rd42, %rd3;
@%p11 bra LBB1_16;

setp.eq.s32 %p12, %r78, 2;
mov.u64 %rd42, %rd4;
@%p12 bra LBB1_16;
bra.uni LBB1_15;

LBB1_13:
setp.eq.s32 %p6, %r78, 5;
mov.u64 %rd42, %rd7;
@%p6 bra LBB1_16;

setp.eq.s32 %p7, %r78, 6;
mov.u64 %rd42, %rd8;
@%p7 bra LBB1_16;

LBB1_15:
mov.u64 %rd42, %rd9;

LBB1_16:
and.b16 %rs6, %rs11, 255;
setp.eq.s16 %p13, %rs6, 0;
@%p13 bra LBB1_18;

ld.local.f32 %f45, [%rd42];
add.s32 %r57, %r79, %r4;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd34, %rd1, %rd33;
st.volatile.global.f32 [%rd34], %f45;
bra.uni LBB1_19;

LBB1_18:
mul.wide.s32 %rd35, %r79, 4;
add.s64 %rd36, %rd1, %rd35;
ld.volatile.global.f32 %f46, [%rd36];
st.local.f32 [%rd42], %f46;
setp.gt.s32 %p14, %r78, 6;
add.s32 %r58, %r78, 1;
selp.b32 %r78, 0, %r58, %p14;
add.s32 %r79, %r79, 256;

LBB1_19:
selp.u16 %rs11, 1, 0, %p13;
add.s32 %r20, %r77, 1;
setp.lt.s32 %p16, %r77, 31;
mov.u32 %r77, %r20;
@%p16 bra LBB1_6;

LBB1_20:
setp.lt.s32 %p17, %r76, %r73;
add.s32 %r59, %r76, 1;
selp.b32 %r60, %r59, 0, %p17;
shl.b32 %r61, %r60, 8;
add.s32 %r62, %r61, %r3;
setp.ge.s32 %p18, %r79, %r6;
selp.b32 %r76, %r60, %r76, %p18;
selp.b32 %r79, %r62, %r79, %p18;
add.s32 %r74, %r74, 32;
setp.lt.u32 %p19, %r74, 8192;
@%p19 bra LBB1_4;

LBB1_41:
ld.local.f32 %f49, [%rd2];
setp.neu.f32 %p36, %f49, 0f7F800000;
ld.local.f32 %f50, [%rd3];
setp.neu.f32 %p37, %f50, 0f7F800000;
or.pred %p38, %p36, %p37;
ld.local.f32 %f51, [%rd4];
setp.neu.f32 %p39, %f51, 0f7F800000;
or.pred %p40, %p38, %p39;
ld.local.f32 %f52, [%rd5];
setp.neu.f32 %p41, %f52, 0f7F800000;
or.pred %p42, %p40, %p41;
ld.local.f32 %f53, [%rd6];
setp.neu.f32 %p43, %f53, 0f7F800000;
or.pred %p44, %p42, %p43;
ld.local.f32 %f54, [%rd7];
setp.neu.f32 %p45, %f54, 0f7F800000;
or.pred %p46, %p44, %p45;
ld.local.f32 %f55, [%rd8];
setp.neu.f32 %p47, %f55, 0f7F800000;
or.pred %p48, %p46, %p47;
ld.local.f32 %f56, [%rd9];
setp.neu.f32 %p49, %f56, 0f7F800000;
or.pred %p50, %p48, %p49;
@%p50 bra LBB1_43;

mov.u32 %r68, 2139095040;
st.volatile.global.u32 [%rd1], %r68;

LBB1_43:
ret;

}

.visible .entry _Z14benchmark_funcIdLi256EEvT_PVS0_i(
.param .f64 _Z14benchmark_funcIdLi256EEvT_PVS0_i_param_0,
.param .u64 _Z14benchmark_funcIdLi256EEvT_PVS0_i_param_1,
.param .u32 _Z14benchmark_funcIdLi256EEvT_PVS0_i_param_2
)
{
.local .align 8 .b8 __local_depot2[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<53>;
.reg .b16 %rs<13>;
.reg .b32 %r<100>;
.reg .f64 %fd<73>;
.reg .b64 %rd<56>;


mov.u64 %SPL, __local_depot2;
ld.param.f64 %fd41, [_Z14benchmark_funcIdLi256EEvT_PVS0_i_param_0];
ld.param.u64 %rd24, [_Z14benchmark_funcIdLi256EEvT_PVS0_i_param_1];
ld.param.u32 %r42, [_Z14benchmark_funcIdLi256EEvT_PVS0_i_param_2];
cvta.to.global.u64 %rd1, %rd24;
add.u64 %rd2, %SPL, 0;
add.u64 %rd3, %SPL, 8;
add.u64 %rd4, %SPL, 16;
add.u64 %rd5, %SPL, 24;
add.u64 %rd6, %SPL, 32;
add.u64 %rd7, %SPL, 40;
add.u64 %rd8, %SPL, 48;
add.u64 %rd9, %SPL, 56;
mov.u32 %r1, %ctaid.x;
shl.b32 %r44, %r1, 12;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r44, %r2;
mov.u32 %r80, 1;
add.s32 %r46, %r42, 1;
shr.u32 %r47, %r46, 31;
add.s32 %r48, %r46, %r47;
shr.s32 %r5, %r48, 1;
shl.b32 %r49, %r5, 8;
add.s32 %r50, %r3, 4352;
sub.s32 %r6, %r50, %r49;
setp.lt.s32 %p1, %r42, 1;
@%p1 bra LBB2_2;

mov.u32 %r51, 16;
rem.s32 %r80, %r51, %r5;

LBB2_2:
shl.b32 %r52, %r1, 8;
cvt.rn.f64.u32 %fd42, %r52;
add.f64 %fd43, %fd42, %fd41;
cvt.rn.f64.u32 %fd44, %r2;
add.f64 %fd72, %fd43, %fd44;
st.local.f64 [%rd2], %fd72;
add.f64 %fd70, %fd72, 0d4000000000000000;
st.local.f64 [%rd3], %fd70;
add.f64 %fd68, %fd72, 0d4008000000000000;
st.local.f64 [%rd4], %fd68;
add.f64 %fd66, %fd72, 0d4014000000000000;
st.local.f64 [%rd5], %fd66;
add.f64 %fd71, %fd72, 0d401C000000000000;
st.local.f64 [%rd6], %fd71;
add.f64 %fd69, %fd72, 0d4026000000000000;
st.local.f64 [%rd7], %fd69;
add.f64 %fd67, %fd72, 0d402A000000000000;
st.local.f64 [%rd8], %fd67;
add.f64 %fd65, %fd72, 0d4031000000000000;
st.local.f64 [%rd9], %fd65;
mov.u32 %r53, 32;
sub.s32 %r9, %r53, %r42;
setp.gt.s32 %p2, %r9, 0;
@%p2 bra LBB2_21;
bra.uni LBB2_3;

LBB2_21:
mov.u32 %r90, 0;
mov.u16 %rs8, 1;
mov.u32 %r96, %r3;
mov.u32 %r92, %r90;
bra.uni LBB2_22;

LBB2_44:
add.s32 %r68, %r92, 1;
setp.lt.s32 %p51, %r92, %r80;
selp.b32 %r69, %r68, 0, %p51;
setp.ge.s32 %p52, %r96, %r6;
ld.local.f64 %fd72, [%rd2];
ld.local.f64 %fd71, [%rd6];
ld.local.f64 %fd70, [%rd3];
ld.local.f64 %fd69, [%rd7];
ld.local.f64 %fd68, [%rd4];
ld.local.f64 %fd67, [%rd8];
ld.local.f64 %fd66, [%rd5];
ld.local.f64 %fd65, [%rd9];
shl.b32 %r70, %r69, 8;
add.s32 %r71, %r70, %r3;
selp.b32 %r96, %r71, %r96, %p52;
selp.b32 %r92, %r69, %r92, %p52;

LBB2_22:
mov.u32 %r93, %r42;

LBB2_23:
fma.rn.f64 %fd72, %fd72, %fd72, %fd71;
fma.rn.f64 %fd70, %fd70, %fd70, %fd69;
fma.rn.f64 %fd68, %fd68, %fd68, %fd67;
fma.rn.f64 %fd66, %fd66, %fd66, %fd65;
fma.rn.f64 %fd71, %fd71, %fd71, %fd72;
fma.rn.f64 %fd69, %fd69, %fd69, %fd70;
fma.rn.f64 %fd67, %fd67, %fd67, %fd68;
fma.rn.f64 %fd65, %fd65, %fd65, %fd66;
add.s32 %r93, %r93, 1;
setp.ne.s32 %p20, %r93, 32;
@%p20 bra LBB2_23;

st.local.f64 [%rd2], %fd72;
st.local.f64 [%rd6], %fd71;
st.local.f64 [%rd3], %fd70;
st.local.f64 [%rd7], %fd69;
st.local.f64 [%rd4], %fd68;
st.local.f64 [%rd8], %fd67;
st.local.f64 [%rd5], %fd66;
st.local.f64 [%rd9], %fd65;
@%p1 bra LBB2_40;

mov.u32 %r73, 32;
sub.s32 %r94, %r73, %r42;
mov.u32 %r95, 0;
mov.u16 %rs12, %rs8;

LBB2_26:
setp.gt.s32 %p22, %r95, 2;
@%p22 bra LBB2_30;
bra.uni LBB2_27;

LBB2_30:
setp.gt.s32 %p23, %r95, 4;
@%p23 bra LBB2_33;

setp.eq.s32 %p26, %r95, 3;
mov.u64 %rd50, %rd5;
@%p26 bra LBB2_36;

setp.eq.s32 %p27, %r95, 4;
mov.u64 %rd50, %rd6;
@%p27 bra LBB2_36;
bra.uni LBB2_35;

LBB2_27:
setp.eq.s32 %p28, %r95, 0;
mov.u64 %rd50, %rd2;
@%p28 bra LBB2_36;

setp.eq.s32 %p29, %r95, 1;
mov.u64 %rd50, %rd3;
@%p29 bra LBB2_36;

setp.eq.s32 %p30, %r95, 2;
mov.u64 %rd50, %rd4;
@%p30 bra LBB2_36;
bra.uni LBB2_35;

LBB2_33:
setp.eq.s32 %p24, %r95, 5;
mov.u64 %rd50, %rd7;
@%p24 bra LBB2_36;

setp.eq.s32 %p25, %r95, 6;
mov.u64 %rd50, %rd8;
@%p25 bra LBB2_36;

LBB2_35:
mov.u64 %rd50, %rd9;

LBB2_36:
and.b16 %rs9, %rs12, 255;
setp.eq.s16 %p31, %rs9, 0;
@%p31 bra LBB2_38;

mov.u32 %r75, %nctaid.x;
shl.b32 %r74, %r75, 12;
ld.local.f64 %fd47, [%rd50];
add.s32 %r66, %r96, %r74;
mul.wide.s32 %rd37, %r66, 8;
add.s64 %rd38, %rd1, %rd37;
st.volatile.global.f64 [%rd38], %fd47;
bra.uni LBB2_39;

LBB2_38:
mul.wide.s32 %rd39, %r96, 8;
add.s64 %rd40, %rd1, %rd39;
ld.volatile.global.f64 %fd48, [%rd40];
st.local.f64 [%rd50], %fd48;
setp.gt.s32 %p32, %r95, 6;
add.s32 %r67, %r95, 1;
selp.b32 %r95, 0, %r67, %p32;
add.s32 %r96, %r96, 256;

LBB2_39:
selp.u16 %rs12, 1, 0, %p31;
add.s32 %r37, %r94, 1;
setp.lt.s32 %p34, %r94, 31;
mov.u32 %r94, %r37;
@%p34 bra LBB2_26;

LBB2_40:
add.s32 %r90, %r90, 32;
setp.lt.u32 %p35, %r90, 8192;
@%p35 bra LBB2_44;
bra.uni LBB2_41;

LBB2_3:
mov.u32 %r81, 0;
mov.u16 %rs5, 1;
mov.u32 %r86, %r3;
mov.u32 %r83, %r81;

LBB2_4:
@%p1 bra LBB2_20;

mov.u32 %r77, 32;
sub.s32 %r84, %r77, %r42;
mov.u32 %r85, 0;
mov.u16 %rs11, %rs5;

LBB2_6:
setp.gt.s32 %p4, %r85, 2;
@%p4 bra LBB2_10;
bra.uni LBB2_7;

LBB2_10:
setp.gt.s32 %p5, %r85, 4;
@%p5 bra LBB2_13;

setp.eq.s32 %p8, %r85, 3;
mov.u64 %rd43, %rd5;
@%p8 bra LBB2_16;

setp.eq.s32 %p9, %r85, 4;
mov.u64 %rd43, %rd6;
@%p9 bra LBB2_16;
bra.uni LBB2_15;

LBB2_7:
setp.eq.s32 %p10, %r85, 0;
mov.u64 %rd43, %rd2;
@%p10 bra LBB2_16;

setp.eq.s32 %p11, %r85, 1;
mov.u64 %rd43, %rd3;
@%p11 bra LBB2_16;

setp.eq.s32 %p12, %r85, 2;
mov.u64 %rd43, %rd4;
@%p12 bra LBB2_16;
bra.uni LBB2_15;

LBB2_13:
setp.eq.s32 %p6, %r85, 5;
mov.u64 %rd43, %rd7;
@%p6 bra LBB2_16;

setp.eq.s32 %p7, %r85, 6;
mov.u64 %rd43, %rd8;
@%p7 bra LBB2_16;

LBB2_15:
mov.u64 %rd43, %rd9;

LBB2_16:
and.b16 %rs6, %rs11, 255;
setp.eq.s16 %p13, %rs6, 0;
@%p13 bra LBB2_18;

mov.u32 %r79, %nctaid.x;
shl.b32 %r78, %r79, 12;
ld.local.f64 %fd45, [%rd43];
add.s32 %r57, %r86, %r78;
mul.wide.s32 %rd33, %r57, 8;
add.s64 %rd34, %rd1, %rd33;
st.volatile.global.f64 [%rd34], %fd45;
bra.uni LBB2_19;

LBB2_18:
mul.wide.s32 %rd35, %r86, 8;
add.s64 %rd36, %rd1, %rd35;
ld.volatile.global.f64 %fd46, [%rd36];
st.local.f64 [%rd43], %fd46;
setp.gt.s32 %p14, %r85, 6;
add.s32 %r58, %r85, 1;
selp.b32 %r85, 0, %r58, %p14;
add.s32 %r86, %r86, 256;

LBB2_19:
selp.u16 %rs11, 1, 0, %p13;
add.s32 %r20, %r84, 1;
setp.lt.s32 %p16, %r84, 31;
mov.u32 %r84, %r20;
@%p16 bra LBB2_6;

LBB2_20:
setp.lt.s32 %p17, %r83, %r80;
add.s32 %r59, %r83, 1;
selp.b32 %r60, %r59, 0, %p17;
shl.b32 %r61, %r60, 8;
add.s32 %r62, %r61, %r3;
setp.ge.s32 %p18, %r86, %r6;
selp.b32 %r83, %r60, %r83, %p18;
selp.b32 %r86, %r62, %r86, %p18;
add.s32 %r81, %r81, 32;
setp.lt.u32 %p19, %r81, 8192;
@%p19 bra LBB2_4;

LBB2_41:
ld.local.f64 %fd49, [%rd2];
setp.neu.f64 %p36, %fd49, 0d7FF0000000000000;
ld.local.f64 %fd50, [%rd3];
setp.neu.f64 %p37, %fd50, 0d7FF0000000000000;
or.pred %p38, %p36, %p37;
ld.local.f64 %fd51, [%rd4];
setp.neu.f64 %p39, %fd51, 0d7FF0000000000000;
or.pred %p40, %p38, %p39;
ld.local.f64 %fd52, [%rd5];
setp.neu.f64 %p41, %fd52, 0d7FF0000000000000;
or.pred %p42, %p40, %p41;
ld.local.f64 %fd53, [%rd6];
setp.neu.f64 %p43, %fd53, 0d7FF0000000000000;
or.pred %p44, %p42, %p43;
ld.local.f64 %fd54, [%rd7];
setp.neu.f64 %p45, %fd54, 0d7FF0000000000000;
or.pred %p46, %p44, %p45;
ld.local.f64 %fd55, [%rd8];
setp.neu.f64 %p47, %fd55, 0d7FF0000000000000;
or.pred %p48, %p46, %p47;
ld.local.f64 %fd56, [%rd9];
setp.neu.f64 %p49, %fd56, 0d7FF0000000000000;
or.pred %p50, %p48, %p49;
@%p50 bra LBB2_43;

mov.u64 %rd41, 9218868437227405312;
st.volatile.global.u64 [%rd1], %rd41;

LBB2_43:
ret;

}

.visible .entry _Z14benchmark_funcIiLi256EEvT_PVS0_i(
.param .u32 _Z14benchmark_funcIiLi256EEvT_PVS0_i_param_0,
.param .u64 _Z14benchmark_funcIiLi256EEvT_PVS0_i_param_1,
.param .u32 _Z14benchmark_funcIiLi256EEvT_PVS0_i_param_2
)
{
.local .align 4 .b8 __local_depot3[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<53>;
.reg .b16 %rs<13>;
.reg .b32 %r<163>;
.reg .f64 %fd<2>;
.reg .b64 %rd<55>;


mov.u64 %SPL, __local_depot3;
ld.param.u32 %r82, [_Z14benchmark_funcIiLi256EEvT_PVS0_i_param_0];
ld.param.u64 %rd24, [_Z14benchmark_funcIiLi256EEvT_PVS0_i_param_1];
ld.param.u32 %r83, [_Z14benchmark_funcIiLi256EEvT_PVS0_i_param_2];
cvta.to.global.u64 %rd1, %rd24;
add.u64 %rd2, %SPL, 0;
add.u64 %rd3, %SPL, 4;
add.u64 %rd4, %SPL, 8;
add.u64 %rd5, %SPL, 12;
add.u64 %rd6, %SPL, 16;
add.u64 %rd7, %SPL, 20;
add.u64 %rd8, %SPL, 24;
add.u64 %rd9, %SPL, 28;
mov.u32 %r1, %ctaid.x;
shl.b32 %r85, %r1, 12;
mov.u32 %r86, %tid.x;
add.s32 %r2, %r85, %r86;
mov.u32 %r87, %nctaid.x;
shl.b32 %r3, %r87, 12;
mov.u32 %r127, 1;
add.s32 %r88, %r83, 1;
shr.u32 %r89, %r88, 31;
add.s32 %r90, %r88, %r89;
shr.s32 %r4, %r90, 1;
shl.b32 %r91, %r4, 8;
add.s32 %r92, %r2, 4352;
sub.s32 %r5, %r92, %r91;
setp.lt.s32 %p1, %r83, 1;
@%p1 bra LBB3_2;

mov.u32 %r93, 16;
rem.s32 %r127, %r93, %r4;

LBB3_2:
mad.lo.s32 %r94, %r1, -3840, %r2;
add.s32 %r156, %r94, %r82;
st.local.u32 [%rd2], %r156;
add.s32 %r154, %r156, 2;
st.local.u32 [%rd3], %r154;
add.s32 %r152, %r156, 3;
st.local.u32 [%rd4], %r152;
add.s32 %r150, %r156, 5;
st.local.u32 [%rd5], %r150;
add.s32 %r155, %r156, 7;
st.local.u32 [%rd6], %r155;
add.s32 %r153, %r156, 11;
st.local.u32 [%rd7], %r153;
add.s32 %r151, %r156, 13;
st.local.u32 [%rd8], %r151;
add.s32 %r149, %r156, 17;
st.local.u32 [%rd9], %r149;
mov.u32 %r95, 32;
sub.s32 %r16, %r95, %r83;
setp.gt.s32 %p2, %r16, 0;
@%p2 bra LBB3_21;
bra.uni LBB3_3;

LBB3_21:
mov.u32 %r145, 0;
mov.u16 %rs8, 1;
mov.u32 %r159, %r2;
mov.u32 %r147, %r145;
bra.uni LBB3_22;

LBB3_44:
add.s32 %r123, %r147, 1;
setp.lt.s32 %p51, %r147, %r127;
selp.b32 %r124, %r123, 0, %p51;
setp.ge.s32 %p52, %r159, %r5;
ld.local.u32 %r156, [%rd2];
ld.local.u32 %r155, [%rd6];
ld.local.u32 %r154, [%rd3];
ld.local.u32 %r153, [%rd7];
ld.local.u32 %r152, [%rd4];
ld.local.u32 %r151, [%rd8];
ld.local.u32 %r150, [%rd5];
ld.local.u32 %r149, [%rd9];
shl.b32 %r125, %r124, 8;
add.s32 %r126, %r125, %r2;
selp.b32 %r159, %r126, %r159, %p52;
selp.b32 %r147, %r124, %r147, %p52;

LBB3_22:
mov.u32 %r148, %r83;

LBB3_23:
mad.lo.s32 %r156, %r156, %r156, %r155;
mad.lo.s32 %r154, %r154, %r154, %r153;
mad.lo.s32 %r152, %r152, %r152, %r151;
mad.lo.s32 %r150, %r150, %r150, %r149;
mad.lo.s32 %r155, %r155, %r155, %r156;
mad.lo.s32 %r153, %r153, %r153, %r154;
mad.lo.s32 %r151, %r151, %r151, %r152;
mad.lo.s32 %r149, %r149, %r149, %r150;
add.s32 %r148, %r148, 1;
setp.ne.s32 %p20, %r148, 32;
@%p20 bra LBB3_23;

st.local.u32 [%rd2], %r156;
st.local.u32 [%rd6], %r155;
st.local.u32 [%rd3], %r154;
st.local.u32 [%rd7], %r153;
st.local.u32 [%rd4], %r152;
st.local.u32 [%rd8], %r151;
st.local.u32 [%rd5], %r150;
st.local.u32 [%rd9], %r149;
@%p1 bra LBB3_40;

mov.u32 %r158, 0;
mov.u32 %r157, %r16;
mov.u16 %rs12, %rs8;

LBB3_26:
setp.gt.s32 %p22, %r158, 2;
@%p22 bra LBB3_30;
bra.uni LBB3_27;

LBB3_30:
setp.gt.s32 %p23, %r158, 4;
@%p23 bra LBB3_33;

setp.eq.s32 %p26, %r158, 3;
mov.u64 %rd49, %rd5;
@%p26 bra LBB3_36;

setp.eq.s32 %p27, %r158, 4;
mov.u64 %rd49, %rd6;
@%p27 bra LBB3_36;
bra.uni LBB3_35;

LBB3_27:
setp.eq.s32 %p28, %r158, 0;
mov.u64 %rd49, %rd2;
@%p28 bra LBB3_36;

setp.eq.s32 %p29, %r158, 1;
mov.u64 %rd49, %rd3;
@%p29 bra LBB3_36;

setp.eq.s32 %p30, %r158, 2;
mov.u64 %rd49, %rd4;
@%p30 bra LBB3_36;
bra.uni LBB3_35;

LBB3_33:
setp.eq.s32 %p24, %r158, 5;
mov.u64 %rd49, %rd7;
@%p24 bra LBB3_36;

setp.eq.s32 %p25, %r158, 6;
mov.u64 %rd49, %rd8;
@%p25 bra LBB3_36;

LBB3_35:
mov.u64 %rd49, %rd9;

LBB3_36:
and.b16 %rs9, %rs12, 255;
setp.eq.s16 %p31, %rs9, 0;
@%p31 bra LBB3_38;

ld.local.u32 %r110, [%rd49];
add.s32 %r111, %r159, %r3;
mul.wide.s32 %rd37, %r111, 4;
add.s64 %rd38, %rd1, %rd37;
st.volatile.global.u32 [%rd38], %r110;
bra.uni LBB3_39;

LBB3_38:
mul.wide.s32 %rd39, %r159, 4;
add.s64 %rd40, %rd1, %rd39;
ld.volatile.global.u32 %r112, [%rd40];
st.local.u32 [%rd49], %r112;
setp.gt.s32 %p32, %r158, 6;
add.s32 %r113, %r158, 1;
selp.b32 %r158, 0, %r113, %p32;
add.s32 %r159, %r159, 256;

LBB3_39:
selp.u16 %rs12, 1, 0, %p31;
add.s32 %r68, %r157, 1;
setp.lt.s32 %p34, %r157, 31;
mov.u32 %r157, %r68;
@%p34 bra LBB3_26;

LBB3_40:
add.s32 %r145, %r145, 32;
setp.lt.u32 %p35, %r145, 8192;
@%p35 bra LBB3_44;
bra.uni LBB3_41;

LBB3_3:
mov.u32 %r128, 0;
mov.u16 %rs5, 1;
mov.u32 %r133, %r2;
mov.u32 %r130, %r128;

LBB3_4:
@%p1 bra LBB3_20;

mov.u32 %r132, 0;
mov.u32 %r131, %r16;
mov.u16 %rs11, %rs5;

LBB3_6:
setp.gt.s32 %p4, %r132, 2;
@%p4 bra LBB3_10;
bra.uni LBB3_7;

LBB3_10:
setp.gt.s32 %p5, %r132, 4;
@%p5 bra LBB3_13;

setp.eq.s32 %p8, %r132, 3;
mov.u64 %rd42, %rd5;
@%p8 bra LBB3_16;

setp.eq.s32 %p9, %r132, 4;
mov.u64 %rd42, %rd6;
@%p9 bra LBB3_16;
bra.uni LBB3_15;

LBB3_7:
setp.eq.s32 %p10, %r132, 0;
mov.u64 %rd42, %rd2;
@%p10 bra LBB3_16;

setp.eq.s32 %p11, %r132, 1;
mov.u64 %rd42, %rd3;
@%p11 bra LBB3_16;

setp.eq.s32 %p12, %r132, 2;
mov.u64 %rd42, %rd4;
@%p12 bra LBB3_16;
bra.uni LBB3_15;

LBB3_13:
setp.eq.s32 %p6, %r132, 5;
mov.u64 %rd42, %rd7;
@%p6 bra LBB3_16;

setp.eq.s32 %p7, %r132, 6;
mov.u64 %rd42, %rd8;
@%p7 bra LBB3_16;

LBB3_15:
mov.u64 %rd42, %rd9;

LBB3_16:
and.b16 %rs6, %rs11, 255;
setp.eq.s16 %p13, %rs6, 0;
@%p13 bra LBB3_18;

ld.local.u32 %r99, [%rd42];
add.s32 %r100, %r133, %r3;
mul.wide.s32 %rd33, %r100, 4;
add.s64 %rd34, %rd1, %rd33;
st.volatile.global.u32 [%rd34], %r99;
bra.uni LBB3_19;

LBB3_18:
mul.wide.s32 %rd35, %r133, 4;
add.s64 %rd36, %rd1, %rd35;
ld.volatile.global.u32 %r101, [%rd36];
st.local.u32 [%rd42], %r101;
setp.gt.s32 %p14, %r132, 6;
add.s32 %r102, %r132, 1;
selp.b32 %r132, 0, %r102, %p14;
add.s32 %r133, %r133, 256;

LBB3_19:
selp.u16 %rs11, 1, 0, %p13;
add.s32 %r27, %r131, 1;
setp.lt.s32 %p16, %r131, 31;
mov.u32 %r131, %r27;
@%p16 bra LBB3_6;

LBB3_20:
setp.lt.s32 %p17, %r130, %r127;
add.s32 %r103, %r130, 1;
selp.b32 %r104, %r103, 0, %p17;
shl.b32 %r105, %r104, 8;
add.s32 %r106, %r105, %r2;
setp.ge.s32 %p18, %r133, %r5;
selp.b32 %r130, %r104, %r130, %p18;
selp.b32 %r133, %r106, %r133, %p18;
add.s32 %r128, %r128, 32;
setp.lt.u32 %p19, %r128, 8192;
@%p19 bra LBB3_4;

LBB3_41:
ld.local.u32 %r71, [%rd2];
mov.f64 %fd1, 0d7FF0000000000000;
cvt.rzi.s32.f64 %r114, %fd1;
setp.ne.s32 %p36, %r71, %r114;
ld.local.u32 %r115, [%rd3];
setp.ne.s32 %p37, %r115, %r71;
or.pred %p38, %p36, %p37;
ld.local.u32 %r116, [%rd4];
setp.ne.s32 %p39, %r116, %r71;
or.pred %p40, %p38, %p39;
ld.local.u32 %r117, [%rd5];
setp.ne.s32 %p41, %r117, %r71;
or.pred %p42, %p40, %p41;
ld.local.u32 %r118, [%rd6];
setp.ne.s32 %p43, %r118, %r71;
or.pred %p44, %p42, %p43;
ld.local.u32 %r119, [%rd7];
setp.ne.s32 %p45, %r119, %r71;
or.pred %p46, %p44, %p45;
ld.local.u32 %r120, [%rd8];
setp.ne.s32 %p47, %r120, %r71;
or.pred %p48, %p46, %p47;
ld.local.u32 %r121, [%rd9];
setp.ne.s32 %p49, %r121, %r71;
or.pred %p50, %p48, %p49;
@%p50 bra LBB3_43;

shl.b32 %r122, %r71, 3;
st.volatile.global.u32 [%rd1], %r122;

LBB3_43:
ret;

}


Fatbin elf code:
================
arch = sm_80
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit
