
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f038  08000138  08000138  00001138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000109c  0801f170  0801f170  00020170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  0802020c  0802020c  0002120c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080202e4  080202e4  0002215c  2**0
                  CONTENTS
  5 .ARM          00000008  080202e4  080202e4  000212e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080202ec  080202ec  0002215c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080202ec  080202ec  000212ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  080202f0  080202f0  000212f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000015c  20000000  080202f4  00022000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00002470  2000015c  08020450  0002215c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200025cc  08020450  000225cc  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0002215c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000466df  00000000  00000000  00022186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a9f1  00000000  00000000  00068865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003488  00000000  00000000  00073258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000281c  00000000  00000000  000766e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029775  00000000  00000000  00078efc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00042484  00000000  00000000  000a2671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd729  00000000  00000000  000e4af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001b221e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d850  00000000  00000000  001b2264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001bfab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000015c 	.word	0x2000015c
 8000154:	00000000 	.word	0x00000000
 8000158:	0801f158 	.word	0x0801f158

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000160 	.word	0x20000160
 8000174:	0801f158 	.word	0x0801f158

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	@ 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	@ 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80008ce:	2afd      	cmp	r2, #253	@ 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	@ 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	@ 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	@ 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_f2iz>:
 8000b1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000b24:	d30f      	bcc.n	8000b46 <__aeabi_f2iz+0x2a>
 8000b26:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_f2iz+0x30>
 8000b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b38:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b3c:	fa23 f002 	lsr.w	r0, r3, r2
 8000b40:	bf18      	it	ne
 8000b42:	4240      	negne	r0, r0
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	4770      	bx	lr
 8000b4c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000b50:	d101      	bne.n	8000b56 <__aeabi_f2iz+0x3a>
 8000b52:	0242      	lsls	r2, r0, #9
 8000b54:	d105      	bne.n	8000b62 <__aeabi_f2iz+0x46>
 8000b56:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000b5a:	bf08      	it	eq
 8000b5c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_f2uiz>:
 8000b68:	0042      	lsls	r2, r0, #1
 8000b6a:	d20e      	bcs.n	8000b8a <__aeabi_f2uiz+0x22>
 8000b6c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000b70:	d30b      	bcc.n	8000b8a <__aeabi_f2uiz+0x22>
 8000b72:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000b76:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b7a:	d409      	bmi.n	8000b90 <__aeabi_f2uiz+0x28>
 8000b7c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b84:	fa23 f002 	lsr.w	r0, r3, r2
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0000 	mov.w	r0, #0
 8000b8e:	4770      	bx	lr
 8000b90:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000b94:	d101      	bne.n	8000b9a <__aeabi_f2uiz+0x32>
 8000b96:	0242      	lsls	r2, r0, #9
 8000b98:	d102      	bne.n	8000ba0 <__aeabi_f2uiz+0x38>
 8000b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ea4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ea6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000eb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eb4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
}
 8000ebe:	bf00      	nop
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr

08000ec8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000ed0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ed4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ed6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ee0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ee4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000eec:	68fb      	ldr	r3, [r7, #12]
}
 8000eee:	bf00      	nop
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr

08000ef8 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f0e:	4013      	ands	r3, r2
 8000f10:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr

08000f1c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000f20:	4b23      	ldr	r3, [pc, #140]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f22:	4a24      	ldr	r2, [pc, #144]	@ (8000fb4 <MX_ADC_Init+0x98>)
 8000f24:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f26:	4b22      	ldr	r3, [pc, #136]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f28:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000f2c:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000f2e:	4b20      	ldr	r3, [pc, #128]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f34:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f40:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f42:	2204      	movs	r2, #4
 8000f44:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000f46:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000f4c:	4b18      	ldr	r3, [pc, #96]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000f52:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000f58:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000f5e:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f66:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6c:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000f72:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f80:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f84:	2207      	movs	r2, #7
 8000f86:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000f88:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f8a:	2207      	movs	r2, #7
 8000f8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <MX_ADC_Init+0x94>)
 8000f9e:	f002 fa2d 	bl	80033fc <HAL_ADC_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8000fa8:	f000 fd7c 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000178 	.word	0x20000178
 8000fb4:	40012400 	.word	0x40012400

08000fb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 030c 	add.w	r3, r7, #12
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001008 <HAL_ADC_MspInit+0x50>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d112      	bne.n	8001000 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fda:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000fde:	f7ff ff73 	bl	8000ec8 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	f7ff ff58 	bl	8000e98 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 8000fe8:	2310      	movs	r3, #16
 8000fea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fec:	2303      	movs	r3, #3
 8000fee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4804      	ldr	r0, [pc, #16]	@ (800100c <HAL_ADC_MspInit+0x54>)
 8000ffc:	f003 fffe 	bl	8004ffc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8001000:	bf00      	nop
 8001002:	3720      	adds	r7, #32
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40012400 	.word	0x40012400
 800100c:	48000400 	.word	0x48000400

08001010 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a07      	ldr	r2, [pc, #28]	@ (800103c <HAL_ADC_MspDeInit+0x2c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d107      	bne.n	8001032 <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001022:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001026:	f7ff ff67 	bl	8000ef8 <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 800102a:	2110      	movs	r1, #16
 800102c:	4804      	ldr	r0, [pc, #16]	@ (8001040 <HAL_ADC_MspDeInit+0x30>)
 800102e:	f004 f945 	bl	80052bc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40012400 	.word	0x40012400
 8001040:	48000400 	.word	0x48000400

08001044 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001048:	4b03      	ldr	r3, [pc, #12]	@ (8001058 <SYS_InitMeasurement+0x14>)
 800104a:	4a04      	ldr	r2, [pc, #16]	@ (800105c <SYS_InitMeasurement+0x18>)
 800104c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800104e:	bf00      	nop
 8001050:	46bd      	mov	sp, r7
 8001052:	bc80      	pop	{r7}
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	20000178 	.word	0x20000178
 800105c:	40012400 	.word	0x40012400

08001060 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800106e:	4813      	ldr	r0, [pc, #76]	@ (80010bc <SYS_GetBatteryLevel+0x5c>)
 8001070:	f000 f82a 	bl	80010c8 <ADC_ReadChannels>
 8001074:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	80fb      	strh	r3, [r7, #6]
 8001080:	e016      	b.n	80010b0 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <SYS_GetBatteryLevel+0x60>)
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800108a:	4293      	cmp	r3, r2
 800108c:	d00b      	beq.n	80010a6 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800108e:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <SYS_GetBatteryLevel+0x60>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	461a      	mov	r2, r3
 8001094:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001098:	fb03 f202 	mul.w	r2, r3, r2
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a2:	80fb      	strh	r3, [r7, #6]
 80010a4:	e004      	b.n	80010b0 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80010a6:	4a07      	ldr	r2, [pc, #28]	@ (80010c4 <SYS_GetBatteryLevel+0x64>)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ae:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80010b0:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	b4002000 	.word	0xb4002000
 80010c0:	1fff75aa 	.word	0x1fff75aa
 80010c4:	004c08d8 	.word	0x004c08d8

080010c8 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010d4:	f107 0308 	add.w	r3, r7, #8
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80010e0:	f7ff ff1c 	bl	8000f1c <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80010e4:	481a      	ldr	r0, [pc, #104]	@ (8001150 <ADC_ReadChannels+0x88>)
 80010e6:	f002 ffa8 	bl	800403a <HAL_ADCEx_Calibration_Start>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80010f0:	f000 fcd8 	bl	8001aa4 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2300      	movs	r3, #0
 80010fa:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001100:	f107 0308 	add.w	r3, r7, #8
 8001104:	4619      	mov	r1, r3
 8001106:	4812      	ldr	r0, [pc, #72]	@ (8001150 <ADC_ReadChannels+0x88>)
 8001108:	f002 fcb4 	bl	8003a74 <HAL_ADC_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001112:	f000 fcc7 	bl	8001aa4 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001116:	480e      	ldr	r0, [pc, #56]	@ (8001150 <ADC_ReadChannels+0x88>)
 8001118:	f002 fb90 	bl	800383c <HAL_ADC_Start>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001122:	f000 fcbf 	bl	8001aa4 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001126:	f04f 31ff 	mov.w	r1, #4294967295
 800112a:	4809      	ldr	r0, [pc, #36]	@ (8001150 <ADC_ReadChannels+0x88>)
 800112c:	f002 fbfe 	bl	800392c <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001130:	4807      	ldr	r0, [pc, #28]	@ (8001150 <ADC_ReadChannels+0x88>)
 8001132:	f002 fbc9 	bl	80038c8 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001136:	4806      	ldr	r0, [pc, #24]	@ (8001150 <ADC_ReadChannels+0x88>)
 8001138:	f002 fc8f 	bl	8003a5a <HAL_ADC_GetValue>
 800113c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800113e:	4804      	ldr	r0, [pc, #16]	@ (8001150 <ADC_ReadChannels+0x88>)
 8001140:	f002 faf0 	bl	8003724 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001144:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001146:	4618      	mov	r0, r3
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000178 	.word	0x20000178

08001154 <LL_AHB1_GRP1_EnableClock>:
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800115c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001160:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001162:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4313      	orrs	r3, r2
 800116a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800116c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001170:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4013      	ands	r3, r2
 8001176:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001178:	68fb      	ldr	r3, [r7, #12]
}
 800117a:	bf00      	nop
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr

08001184 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001188:	2004      	movs	r0, #4
 800118a:	f7ff ffe3 	bl	8001154 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800118e:	2001      	movs	r0, #1
 8001190:	f7ff ffe0 	bl	8001154 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001194:	2200      	movs	r2, #0
 8001196:	2100      	movs	r1, #0
 8001198:	200b      	movs	r0, #11
 800119a:	f003 f8f4 	bl	8004386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800119e:	200b      	movs	r0, #11
 80011a0:	f003 f90b 	bl	80043ba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	200c      	movs	r0, #12
 80011aa:	f003 f8ec 	bl	8004386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011ae:	200c      	movs	r0, #12
 80011b0:	f003 f903 	bl	80043ba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2100      	movs	r1, #0
 80011b8:	200d      	movs	r0, #13
 80011ba:	f003 f8e4 	bl	8004386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011be:	200d      	movs	r0, #13
 80011c0:	f003 f8fb 	bl	80043ba <HAL_NVIC_EnableIRQ>

}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80011d4:	23ff      	movs	r3, #255	@ 0xff
 80011d6:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80011de:	d311      	bcc.n	8001204 <FLASH_IF_Write+0x3c>
 80011e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001210 <FLASH_IF_Write+0x48>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	029a      	lsls	r2, r3, #10
 80011e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <FLASH_IF_Write+0x4c>)
 80011e8:	4013      	ands	r3, r2
 80011ea:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80011ee:	3b01      	subs	r3, #1
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d306      	bcc.n	8001204 <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	68b9      	ldr	r1, [r7, #8]
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f000 f85a 	bl	80012b4 <FLASH_IF_INT_Write>
 8001200:	4603      	mov	r3, r0
 8001202:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 8001204:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	1fff75e0 	.word	0x1fff75e0
 8001214:	03fffc00 	.word	0x03fffc00

08001218 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001224:	23ff      	movs	r3, #255	@ 0xff
 8001226:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800122e:	d311      	bcc.n	8001254 <FLASH_IF_Read+0x3c>
 8001230:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <FLASH_IF_Read+0x48>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	029a      	lsls	r2, r3, #10
 8001236:	4b0b      	ldr	r3, [pc, #44]	@ (8001264 <FLASH_IF_Read+0x4c>)
 8001238:	4013      	ands	r3, r2
 800123a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800123e:	3b01      	subs	r3, #1
 8001240:	68ba      	ldr	r2, [r7, #8]
 8001242:	4293      	cmp	r3, r2
 8001244:	d306      	bcc.n	8001254 <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	68b9      	ldr	r1, [r7, #8]
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f000 f93a 	bl	80014c4 <FLASH_IF_INT_Read>
 8001250:	4603      	mov	r3, r0
 8001252:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 8001254:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3718      	adds	r7, #24
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	1fff75e0 	.word	0x1fff75e0
 8001264:	03fffc00 	.word	0x03fffc00

08001268 <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001272:	23ff      	movs	r3, #255	@ 0xff
 8001274:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800127c:	d310      	bcc.n	80012a0 <FLASH_IF_Erase+0x38>
 800127e:	4b0b      	ldr	r3, [pc, #44]	@ (80012ac <FLASH_IF_Erase+0x44>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	029a      	lsls	r2, r3, #10
 8001284:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <FLASH_IF_Erase+0x48>)
 8001286:	4013      	ands	r3, r2
 8001288:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800128c:	3b01      	subs	r3, #1
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	4293      	cmp	r3, r2
 8001292:	d305      	bcc.n	80012a0 <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 8001294:	6839      	ldr	r1, [r7, #0]
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f000 f932 	bl	8001500 <FLASH_IF_INT_Erase>
 800129c:	4603      	mov	r3, r0
 800129e:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 80012a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	1fff75e0 	.word	0x1fff75e0
 80012b0:	03fffc00 	.word	0x03fffc00

080012b4 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b090      	sub	sp, #64	@ 0x40
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80012c0:	2300      	movs	r3, #0
 80012c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t uSource = (uint32_t)pSource;
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t length = uLength;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d00c      	beq.n	80012f2 <FLASH_IF_INT_Write+0x3e>
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d009      	beq.n	80012f2 <FLASH_IF_INT_Write+0x3e>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d104      	bne.n	80012f2 <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d002      	beq.n	80012f8 <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 80012f2:	f06f 0305 	mvn.w	r3, #5
 80012f6:	e0da      	b.n	80014ae <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 80012f8:	f000 f992 	bl	8001620 <FLASH_IF_INT_Clear_Error>
 80012fc:	4603      	mov	r3, r0
 80012fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (ret_status == FLASH_IF_OK)
 8001302:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001306:	2b00      	cmp	r3, #0
 8001308:	f040 80cf 	bne.w	80014aa <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 800130c:	f003 fca0 	bl	8004c50 <HAL_FLASH_Unlock>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	f040 80c6 	bne.w	80014a4 <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 8001318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800131a:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 800131e:	4b66      	ldr	r3, [pc, #408]	@ (80014b8 <FLASH_IF_INT_Write+0x204>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	0299      	lsls	r1, r3, #10
 8001324:	4b65      	ldr	r3, [pc, #404]	@ (80014bc <FLASH_IF_INT_Write+0x208>)
 8001326:	400b      	ands	r3, r1
 8001328:	fbb2 f1f3 	udiv	r1, r2, r3
 800132c:	fb01 f303 	mul.w	r3, r1, r3
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	0adb      	lsrs	r3, r3, #11
 8001334:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001336:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4413      	add	r3, r2
 800133c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001340:	3b01      	subs	r3, #1
 8001342:	4a5d      	ldr	r2, [pc, #372]	@ (80014b8 <FLASH_IF_INT_Write+0x204>)
 8001344:	6812      	ldr	r2, [r2, #0]
 8001346:	0291      	lsls	r1, r2, #10
 8001348:	4a5c      	ldr	r2, [pc, #368]	@ (80014bc <FLASH_IF_INT_Write+0x208>)
 800134a:	400a      	ands	r2, r1
 800134c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001350:	fb01 f202 	mul.w	r2, r1, r2
 8001354:	1a9b      	subs	r3, r3, r2
 8001356:	0ada      	lsrs	r2, r3, #11
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	3301      	adds	r3, #1
 800135e:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d905      	bls.n	8001372 <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 8001366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001368:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800136c:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8001370:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001376:	e089      	b.n	800148c <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800137a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800137e:	02db      	lsls	r3, r3, #11
 8001380:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 8001382:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	f000 f925 	bl	80015d4 <FLASH_IF_INT_IsEmpty>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d031      	beq.n	80013f4 <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 8001390:	4b4b      	ldr	r3, [pc, #300]	@ (80014c0 <FLASH_IF_INT_Write+0x20c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d103      	bne.n	80013a0 <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 8001398:	23fa      	movs	r3, #250	@ 0xfa
 800139a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 800139e:	e07e      	b.n	800149e <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 80013a0:	4b47      	ldr	r3, [pc, #284]	@ (80014c0 <FLASH_IF_INT_Write+0x20c>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	6939      	ldr	r1, [r7, #16]
 80013a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 f88a 	bl	80014c4 <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 80013b0:	4b43      	ldr	r3, [pc, #268]	@ (80014c0 <FLASH_IF_INT_Write+0x20c>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013ba:	4413      	add	r3, r2
 80013bc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80013be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013c0:	b292      	uxth	r2, r2
 80013c2:	4618      	mov	r0, r3
 80013c4:	f01c fbaa 	bl	801db1c <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 f896 	bl	8001500 <FLASH_IF_INT_Erase>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d003      	beq.n	80013e2 <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 80013da:	23fe      	movs	r3, #254	@ 0xfe
 80013dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80013e0:	e05d      	b.n	800149e <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 80013e6:	4b36      	ldr	r3, [pc, #216]	@ (80014c0 <FLASH_IF_INT_Write+0x20c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 80013ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80013f0:	61fb      	str	r3, [r7, #28]
 80013f2:	e005      	b.n	8001400 <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 80013f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013f6:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = uSource;
 80013f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013fa:	623b      	str	r3, [r7, #32]
          current_length = length;
 80013fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013fe:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001400:	2300      	movs	r3, #0
 8001402:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001404:	e026      	b.n	8001454 <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 8001406:	6a3a      	ldr	r2, [r7, #32]
 8001408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800140a:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 800140c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001410:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001412:	2001      	movs	r0, #1
 8001414:	f003 fbd8 	bl	8004bc8 <HAL_FLASH_Program>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d113      	bne.n	8001446 <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 800141e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001420:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001424:	6a3a      	ldr	r2, [r7, #32]
 8001426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001428:	4413      	add	r3, r2
 800142a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142e:	4299      	cmp	r1, r3
 8001430:	bf08      	it	eq
 8001432:	4290      	cmpeq	r0, r2
 8001434:	d003      	beq.n	800143e <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001436:	23fc      	movs	r3, #252	@ 0xfc
 8001438:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              break;
 800143c:	e00e      	b.n	800145c <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800143e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001440:	3308      	adds	r3, #8
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
 8001444:	e003      	b.n	800144e <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001446:	23fc      	movs	r3, #252	@ 0xfc
 8001448:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break;
 800144c:	e006      	b.n	800145c <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800144e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001450:	3308      	adds	r3, #8
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001454:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	429a      	cmp	r2, r3
 800145a:	d3d4      	bcc.n	8001406 <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 800145c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001460:	2b00      	cmp	r3, #0
 8001462:	d11b      	bne.n	800149c <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 8001464:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001468:	4413      	add	r3, r2
 800146a:	63bb      	str	r3, [r7, #56]	@ 0x38
        uSource += length;
 800146c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800146e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001470:	4413      	add	r3, r2
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800147e:	bf28      	it	cs
 8001480:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 8001484:	633b      	str	r3, [r7, #48]	@ 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 8001486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001488:	3301      	adds	r3, #1
 800148a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	4413      	add	r3, r2
 8001492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001494:	429a      	cmp	r2, r3
 8001496:	f4ff af6f 	bcc.w	8001378 <FLASH_IF_INT_Write+0xc4>
 800149a:	e000      	b.n	800149e <FLASH_IF_INT_Write+0x1ea>
          break;
 800149c:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 800149e:	f003 fbf9 	bl	8004c94 <HAL_FLASH_Lock>
 80014a2:	e002      	b.n	80014aa <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80014a4:	23fb      	movs	r3, #251	@ 0xfb
 80014a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80014aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3740      	adds	r7, #64	@ 0x40
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	1fff75e0 	.word	0x1fff75e0
 80014bc:	03fffc00 	.word	0x03fffc00
 80014c0:	200001dc 	.word	0x200001dc

080014c4 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80014d0:	2300      	movs	r3, #0
 80014d2:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <FLASH_IF_INT_Read+0x1c>
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d102      	bne.n	80014e6 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 80014e0:	f06f 0305 	mvn.w	r3, #5
 80014e4:	e008      	b.n	80014f8 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	461a      	mov	r2, r3
 80014ec:	68b9      	ldr	r1, [r7, #8]
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	f01c fb14 	bl	801db1c <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 80014f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d102      	bne.n	8001526 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001520:	f06f 0305 	mvn.w	r3, #5
 8001524:	e04e      	b.n	80015c4 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001526:	f000 f87b 	bl	8001620 <FLASH_IF_INT_Clear_Error>
 800152a:	4603      	mov	r3, r0
 800152c:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 800152e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d144      	bne.n	80015c0 <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001536:	f003 fb8b 	bl	8004c50 <HAL_FLASH_Unlock>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d13d      	bne.n	80015bc <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001540:	2302      	movs	r3, #2
 8001542:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 800154a:	4b20      	ldr	r3, [pc, #128]	@ (80015cc <FLASH_IF_INT_Erase+0xcc>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	0299      	lsls	r1, r3, #10
 8001550:	4b1f      	ldr	r3, [pc, #124]	@ (80015d0 <FLASH_IF_INT_Erase+0xd0>)
 8001552:	400b      	ands	r3, r1
 8001554:	fbb2 f1f3 	udiv	r1, r2, r3
 8001558:	fb01 f303 	mul.w	r3, r1, r3
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	0adb      	lsrs	r3, r3, #11
 8001560:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	4413      	add	r3, r2
 8001568:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800156c:	3b01      	subs	r3, #1
 800156e:	4a17      	ldr	r2, [pc, #92]	@ (80015cc <FLASH_IF_INT_Erase+0xcc>)
 8001570:	6812      	ldr	r2, [r2, #0]
 8001572:	0291      	lsls	r1, r2, #10
 8001574:	4a16      	ldr	r2, [pc, #88]	@ (80015d0 <FLASH_IF_INT_Erase+0xd0>)
 8001576:	400a      	ands	r2, r1
 8001578:	fbb3 f1f2 	udiv	r1, r3, r2
 800157c:	fb01 f202 	mul.w	r2, r1, r2
 8001580:	1a9b      	subs	r3, r3, r2
 8001582:	0ada      	lsrs	r2, r3, #11
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	3301      	adds	r3, #1
 800158a:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 800158c:	f107 0214 	add.w	r2, r7, #20
 8001590:	f107 0308 	add.w	r3, r7, #8
 8001594:	4611      	mov	r1, r2
 8001596:	4618      	mov	r0, r3
 8001598:	f003 fc5c 	bl	8004e54 <HAL_FLASHEx_Erase>
 800159c:	4603      	mov	r3, r0
 800159e:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 80015a0:	7fbb      	ldrb	r3, [r7, #30]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d007      	beq.n	80015b6 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 80015a6:	7fbb      	ldrb	r3, [r7, #30]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d101      	bne.n	80015b0 <FLASH_IF_INT_Erase+0xb0>
 80015ac:	2301      	movs	r3, #1
 80015ae:	e001      	b.n	80015b4 <FLASH_IF_INT_Erase+0xb4>
 80015b0:	f06f 0301 	mvn.w	r3, #1
 80015b4:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80015b6:	f003 fb6d 	bl	8004c94 <HAL_FLASH_Lock>
 80015ba:	e001      	b.n	80015c0 <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80015bc:	23fb      	movs	r3, #251	@ 0xfb
 80015be:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 80015c0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	1fff75e0 	.word	0x1fff75e0
 80015d0:	03fffc00 	.word	0x03fffc00

080015d4 <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 80015e2:	2300      	movs	r3, #0
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	e011      	b.n	800160c <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f2:	bf08      	it	eq
 80015f4:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 80015f8:	d002      	beq.n	8001600 <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 80015fa:	2301      	movs	r3, #1
 80015fc:	60fb      	str	r3, [r7, #12]
      break;
 80015fe:	e009      	b.n	8001614 <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3308      	adds	r3, #8
 8001604:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	3308      	adds	r3, #8
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68ba      	ldr	r2, [r7, #8]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d3e9      	bcc.n	80015e8 <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001614:	68fb      	ldr	r3, [r7, #12]
}
 8001616:	4618      	mov	r0, r3
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr

08001620 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001626:	23fb      	movs	r3, #251	@ 0xfb
 8001628:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800162a:	f003 fb11 	bl	8004c50 <HAL_FLASH_Unlock>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d110      	bne.n	8001656 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001634:	4b0b      	ldr	r3, [pc, #44]	@ (8001664 <FLASH_IF_INT_Clear_Error+0x44>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <FLASH_IF_INT_Clear_Error+0x44>)
 800163a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <FLASH_IF_INT_Clear_Error+0x44>)
 8001642:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001646:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001648:	f003 fb24 	bl	8004c94 <HAL_FLASH_Lock>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001652:	2300      	movs	r3, #0
 8001654:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	58004000 	.word	0x58004000

08001668 <LL_AHB2_GRP1_EnableClock>:
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001670:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001674:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001676:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4313      	orrs	r3, r2
 800167e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001684:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4013      	ands	r3, r2
 800168a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800168c:	68fb      	ldr	r3, [r7, #12]
}
 800168e:	bf00      	nop
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr

08001698 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	2001      	movs	r0, #1
 80016ae:	f7ff ffdb 	bl	8001668 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b2:	2002      	movs	r0, #2
 80016b4:	f7ff ffd8 	bl	8001668 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b8:	2004      	movs	r0, #4
 80016ba:	f7ff ffd5 	bl	8001668 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	2108      	movs	r1, #8
 80016c2:	4840      	ldr	r0, [pc, #256]	@ (80017c4 <MX_GPIO_Init+0x12c>)
 80016c4:	f003 fec8 	bl	8005458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80016c8:	2201      	movs	r2, #1
 80016ca:	2120      	movs	r1, #32
 80016cc:	483d      	ldr	r0, [pc, #244]	@ (80017c4 <MX_GPIO_Init+0x12c>)
 80016ce:	f003 fec3 	bl	8005458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	f240 2131 	movw	r1, #561	@ 0x231
 80016d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016dc:	f003 febc 	bl	8005458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDA_Pin;
 80016e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e6:	2312      	movs	r3, #18
 80016e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016f2:	2304      	movs	r3, #4
 80016f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	4619      	mov	r1, r3
 80016fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016fe:	f003 fc7d 	bl	8004ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001702:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001706:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001708:	2312      	movs	r3, #18
 800170a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001710:	2300      	movs	r3, #0
 8001712:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001714:	2304      	movs	r3, #4
 8001716:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	4619      	mov	r1, r3
 800171c:	4829      	ldr	r0, [pc, #164]	@ (80017c4 <MX_GPIO_Init+0x12c>)
 800171e:	f003 fc6d 	bl	8004ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001722:	2328      	movs	r3, #40	@ 0x28
 8001724:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001726:	2301      	movs	r3, #1
 8001728:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4619      	mov	r1, r3
 8001736:	4823      	ldr	r0, [pc, #140]	@ (80017c4 <MX_GPIO_Init+0x12c>)
 8001738:	f003 fc60 	bl	8004ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 800173c:	2331      	movs	r3, #49	@ 0x31
 800173e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001740:	2301      	movs	r3, #1
 8001742:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001748:	2303      	movs	r3, #3
 800174a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	4619      	mov	r1, r3
 8001750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001754:	f003 fc52 	bl	8004ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001758:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800175c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800175e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001762:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001764:	2301      	movs	r3, #1
 8001766:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4619      	mov	r1, r3
 800176c:	4815      	ldr	r0, [pc, #84]	@ (80017c4 <MX_GPIO_Init+0x12c>)
 800176e:	f003 fc45 	bl	8004ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001772:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001776:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001778:	2301      	movs	r3, #1
 800177a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	4619      	mov	r1, r3
 8001788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800178c:	f003 fc36 	bl	8004ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001794:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001796:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800179a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800179c:	2301      	movs	r3, #1
 800179e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <MX_GPIO_Init+0x12c>)
 80017a6:	f003 fc29 	bl	8004ffc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2100      	movs	r1, #0
 80017ae:	2029      	movs	r0, #41	@ 0x29
 80017b0:	f002 fde9 	bl	8004386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017b4:	2029      	movs	r0, #41	@ 0x29
 80017b6:	f002 fe00 	bl	80043ba <HAL_NVIC_EnableIRQ>

}
 80017ba:	bf00      	nop
 80017bc:	3718      	adds	r7, #24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	48000400 	.word	0x48000400

080017c8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80017d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017d8:	f023 0218 	bic.w	r2, r3, #24
 80017dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr
	...

080017f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017fa:	f001 fc11 	bl	8003020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017fe:	f000 f869 	bl	80018d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001802:	f7ff ff49 	bl	8001698 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001806:	f008 fceb 	bl	800a1e0 <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 800180a:	f000 ffb5 	bl	8002778 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 800180e:	f000 ffff 	bl	8002810 <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001812:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001816:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001818:	463b      	mov	r3, r7
 800181a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800181e:	4826      	ldr	r0, [pc, #152]	@ (80018b8 <main+0xc4>)
 8001820:	f008 fb2f 	bl	8009e82 <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001824:	bf00      	nop
 8001826:	4b24      	ldr	r3, [pc, #144]	@ (80018b8 <main+0xc4>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	69db      	ldr	r3, [r3, #28]
 800182c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001834:	d0f7      	beq.n	8001826 <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001836:	bf00      	nop
 8001838:	4b1f      	ldr	r3, [pc, #124]	@ (80018b8 <main+0xc4>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001842:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001846:	d1f7      	bne.n	8001838 <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001848:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <main+0xc4>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	689a      	ldr	r2, [r3, #8]
 800184e:	4b1a      	ldr	r3, [pc, #104]	@ (80018b8 <main+0xc4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001856:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001858:	2300      	movs	r3, #0
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	4b17      	ldr	r3, [pc, #92]	@ (80018bc <main+0xc8>)
 800185e:	2200      	movs	r2, #0
 8001860:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001864:	4816      	ldr	r0, [pc, #88]	@ (80018c0 <main+0xcc>)
 8001866:	f01c fe8f 	bl	801e588 <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 800186a:	4813      	ldr	r0, [pc, #76]	@ (80018b8 <main+0xc4>)
 800186c:	f008 fb64 	bl	8009f38 <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001870:	4814      	ldr	r0, [pc, #80]	@ (80018c4 <main+0xd0>)
 8001872:	f7fe fc81 	bl	8000178 <strlen>
 8001876:	4603      	mov	r3, r0
 8001878:	b29a      	uxth	r2, r3
 800187a:	f04f 33ff 	mov.w	r3, #4294967295
 800187e:	4911      	ldr	r1, [pc, #68]	@ (80018c4 <main+0xd0>)
 8001880:	480d      	ldr	r0, [pc, #52]	@ (80018b8 <main+0xc4>)
 8001882:	f006 fa5e 	bl	8007d42 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001886:	2201      	movs	r2, #1
 8001888:	490f      	ldr	r1, [pc, #60]	@ (80018c8 <main+0xd4>)
 800188a:	480b      	ldr	r0, [pc, #44]	@ (80018b8 <main+0xc4>)
 800188c:	f006 fae0 	bl	8007e50 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    // Procesar trama recibida
	    if (uart_rx_complete) {
 8001890:	4b0e      	ldr	r3, [pc, #56]	@ (80018cc <main+0xd8>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	b2db      	uxtb	r3, r3
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <main+0xaa>
	        ProcessUartData();
 800189a:	f000 f8ab 	bl	80019f4 <ProcessUartData>
	    }

	    // Si se presion el botn, solicitar lectura del medidor
	    if (button_pressed) {
 800189e:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <main+0xdc>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d004      	beq.n	80018b2 <main+0xbe>
	        button_pressed = 0;
 80018a8:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <main+0xdc>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	701a      	strb	r2, [r3, #0]
	        RequestMeterRead();
 80018ae:	f000 f87b 	bl	80019a8 <RequestMeterRead>
	    }
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 80018b2:	f008 fc9d 	bl	800a1f0 <MX_LoRaWAN_Process>
	    if (uart_rx_complete) {
 80018b6:	e7eb      	b.n	8001890 <main+0x9c>
 80018b8:	200002dc 	.word	0x200002dc
 80018bc:	08001989 	.word	0x08001989
 80018c0:	200001e4 	.word	0x200001e4
 80018c4:	20000000 	.word	0x20000000
 80018c8:	2000049c 	.word	0x2000049c
 80018cc:	200006a2 	.word	0x200006a2
 80018d0:	200001e1 	.word	0x200001e1

080018d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b09a      	sub	sp, #104	@ 0x68
 80018d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018da:	f107 0320 	add.w	r3, r7, #32
 80018de:	2248      	movs	r2, #72	@ 0x48
 80018e0:	2100      	movs	r1, #0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f01d fb76 	bl	801efd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e8:	f107 0308 	add.w	r3, r7, #8
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
 80018f8:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80018fa:	f003 fddd 	bl	80054b8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80018fe:	2000      	movs	r0, #0
 8001900:	f7ff ff62 	bl	80017c8 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001904:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <SystemClock_Config+0xb0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800190c:	4a1d      	ldr	r2, [pc, #116]	@ (8001984 <SystemClock_Config+0xb0>)
 800190e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001912:	6013      	str	r3, [r2, #0]
 8001914:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <SystemClock_Config+0xb0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001920:	2324      	movs	r3, #36	@ 0x24
 8001922:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001924:	2381      	movs	r3, #129	@ 0x81
 8001926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001928:	2301      	movs	r3, #1
 800192a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800192c:	2300      	movs	r3, #0
 800192e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001930:	23b0      	movs	r3, #176	@ 0xb0
 8001932:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001934:	2300      	movs	r3, #0
 8001936:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001938:	f107 0320 	add.w	r3, r7, #32
 800193c:	4618      	mov	r0, r3
 800193e:	f004 f907 	bl	8005b50 <HAL_RCC_OscConfig>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001948:	f000 f8ac 	bl	8001aa4 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800194c:	234f      	movs	r3, #79	@ 0x4f
 800194e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001950:	2300      	movs	r3, #0
 8001952:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001954:	2300      	movs	r3, #0
 8001956:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800195c:	2300      	movs	r3, #0
 800195e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001964:	f107 0308 	add.w	r3, r7, #8
 8001968:	2102      	movs	r1, #2
 800196a:	4618      	mov	r0, r3
 800196c:	f004 fc72 	bl	8006254 <HAL_RCC_ClockConfig>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001976:	f000 f895 	bl	8001aa4 <Error_Handler>
  }
}
 800197a:	bf00      	nop
 800197c:	3768      	adds	r7, #104	@ 0x68
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	58000400 	.word	0x58000400

08001988 <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001996:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800199a:	f003 fd5d 	bl	8005458 <HAL_GPIO_WritePin>
}
 800199e:	bf00      	nop
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <RequestMeterRead>:

/**
 * @brief Solicita lectura del medidor (enva comando si es necesario)
 */
static void RequestMeterRead(void)
{
 80019a8:	b5b0      	push	{r4, r5, r7, lr}
 80019aa:	b08c      	sub	sp, #48	@ 0x30
 80019ac:	af00      	add	r7, sp, #0
    char msg[] = "\r\n[BOTON] Solicitando lectura del medidor...\r\n";
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <RequestMeterRead+0x44>)
 80019b0:	463c      	mov	r4, r7
 80019b2:	461d      	mov	r5, r3
 80019b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80019c0:	c407      	stmia	r4!, {r0, r1, r2}
 80019c2:	8023      	strh	r3, [r4, #0]
 80019c4:	3402      	adds	r4, #2
 80019c6:	0c1b      	lsrs	r3, r3, #16
 80019c8:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80019ca:	463b      	mov	r3, r7
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7fe fbd3 	bl	8000178 <strlen>
 80019d2:	4603      	mov	r3, r0
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	4639      	mov	r1, r7
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295
 80019dc:	4804      	ldr	r0, [pc, #16]	@ (80019f0 <RequestMeterRead+0x48>)
 80019de:	f006 f9b0 	bl	8007d42 <HAL_UART_Transmit>
    // char cmd[] = "/?!\r\n";  // Comando de solicitud
    // HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);

    // Nota: Si el medidor enva datos automticamente, no necesitas enviar nada
    // Los datos llegarn por el callback y se procesarn en ProcessUartData()
}
 80019e2:	bf00      	nop
 80019e4:	3730      	adds	r7, #48	@ 0x30
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bdb0      	pop	{r4, r5, r7, pc}
 80019ea:	bf00      	nop
 80019ec:	0801f170 	.word	0x0801f170
 80019f0:	200002dc 	.word	0x200002dc

080019f4 <ProcessUartData>:

/**
 * @brief Procesa la trama OBIS recibida
 */
static void ProcessUartData(void)
{
 80019f4:	b5b0      	push	{r4, r5, r7, lr}
 80019f6:	b08e      	sub	sp, #56	@ 0x38
 80019f8:	af00      	add	r7, sp, #0
    char header[] = "\r\n>>> TRAMA COMPLETA <<<\r\n";
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <ProcessUartData+0x94>)
 80019fc:	f107 041c 	add.w	r4, r7, #28
 8001a00:	461d      	mov	r5, r3
 8001a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a0a:	c403      	stmia	r4!, {r0, r1}
 8001a0c:	8022      	strh	r2, [r4, #0]
 8001a0e:	3402      	adds	r4, #2
 8001a10:	0c13      	lsrs	r3, r2, #16
 8001a12:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, (uint8_t*)header, strlen(header), HAL_MAX_DELAY);
 8001a14:	f107 031c 	add.w	r3, r7, #28
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7fe fbad 	bl	8000178 <strlen>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	f107 011c 	add.w	r1, r7, #28
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	4818      	ldr	r0, [pc, #96]	@ (8001a8c <ProcessUartData+0x98>)
 8001a2c:	f006 f989 	bl	8007d42 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)uart_rx_buffer, uart_rx_index, HAL_MAX_DELAY);
 8001a30:	4b17      	ldr	r3, [pc, #92]	@ (8001a90 <ProcessUartData+0x9c>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	4916      	ldr	r1, [pc, #88]	@ (8001a94 <ProcessUartData+0xa0>)
 8001a3c:	4813      	ldr	r0, [pc, #76]	@ (8001a8c <ProcessUartData+0x98>)
 8001a3e:	f006 f980 	bl	8007d42 <HAL_UART_Transmit>

    char footer[] = "\r\n>>> FIN TRAMA <<<\r\n\r\n";
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <ProcessUartData+0xa4>)
 8001a44:	1d3c      	adds	r4, r7, #4
 8001a46:	461d      	mov	r5, r3
 8001a48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a4c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a50:	e884 0003 	stmia.w	r4, {r0, r1}
    HAL_UART_Transmit(&huart1, (uint8_t*)footer, strlen(footer), HAL_MAX_DELAY);
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7fe fb8e 	bl	8000178 <strlen>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	1d39      	adds	r1, r7, #4
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
 8001a66:	4809      	ldr	r0, [pc, #36]	@ (8001a8c <ProcessUartData+0x98>)
 8001a68:	f006 f96b 	bl	8007d42 <HAL_UART_Transmit>

    // Marcar que hay datos listos para enviar por LoRaWAN
    meter_data_ready = 1;
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <ProcessUartData+0xa8>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	701a      	strb	r2, [r3, #0]

    uart_rx_complete = 0;
 8001a72:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa0 <ProcessUartData+0xac>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
    uart_rx_index = 0;
 8001a78:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <ProcessUartData+0x9c>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	801a      	strh	r2, [r3, #0]
}
 8001a7e:	bf00      	nop
 8001a80:	3738      	adds	r7, #56	@ 0x38
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bdb0      	pop	{r4, r5, r7, pc}
 8001a86:	bf00      	nop
 8001a88:	0801f1a0 	.word	0x0801f1a0
 8001a8c:	200002dc 	.word	0x200002dc
 8001a90:	200006a0 	.word	0x200006a0
 8001a94:	200004a0 	.word	0x200004a0
 8001a98:	0801f1bc 	.word	0x0801f1bc
 8001a9c:	200001e0 	.word	0x200001e0
 8001aa0:	200006a2 	.word	0x200006a2

08001aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa8:	b672      	cpsid	i
}
 8001aaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aac:	bf00      	nop
 8001aae:	e7fd      	b.n	8001aac <Error_Handler+0x8>

08001ab0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001ab4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001abc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ac0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr

08001ad0 <LL_APB1_GRP1_EnableClock>:
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001adc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ade:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001af4:	68fb      	ldr	r3, [r7, #12]
}
 8001af6:	bf00      	nop
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr

08001b00 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08c      	sub	sp, #48	@ 0x30
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	222c      	movs	r2, #44	@ 0x2c
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f01d fa61 	bl	801efd4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b12:	4b22      	ldr	r3, [pc, #136]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b14:	4a22      	ldr	r2, [pc, #136]	@ (8001ba0 <MX_RTC_Init+0xa0>)
 8001b16:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001b18:	4b20      	ldr	r3, [pc, #128]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b1a:	221f      	movs	r2, #31
 8001b1c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001b24:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b30:	4b1a      	ldr	r3, [pc, #104]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b32:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b36:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001b38:	4b18      	ldr	r3, [pc, #96]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001b3e:	4b17      	ldr	r3, [pc, #92]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b46:	4815      	ldr	r0, [pc, #84]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b48:	f005 f840 	bl	8006bcc <HAL_RTC_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001b52:	f7ff ffa7 	bl	8001aa4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001b56:	4811      	ldr	r0, [pc, #68]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b58:	f005 fb36 	bl	80071c8 <HAL_RTCEx_SetSSRU_IT>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001b62:	f7ff ff9f 	bl	8001aa4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001b66:	2300      	movs	r3, #0
 8001b68:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001b72:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001b76:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001b78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001b7e:	1d3b      	adds	r3, r7, #4
 8001b80:	2200      	movs	r2, #0
 8001b82:	4619      	mov	r1, r3
 8001b84:	4805      	ldr	r0, [pc, #20]	@ (8001b9c <MX_RTC_Init+0x9c>)
 8001b86:	f005 f8a3 	bl	8006cd0 <HAL_RTC_SetAlarm_IT>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001b90:	f7ff ff88 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b94:	bf00      	nop
 8001b96:	3730      	adds	r7, #48	@ 0x30
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	200001fc 	.word	0x200001fc
 8001ba0:	40002800 	.word	0x40002800

08001ba4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b090      	sub	sp, #64	@ 0x40
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bac:	f107 0308 	add.w	r3, r7, #8
 8001bb0:	2238      	movs	r2, #56	@ 0x38
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f01d fa0d 	bl	801efd4 <memset>
  if(rtcHandle->Instance==RTC)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a16      	ldr	r2, [pc, #88]	@ (8001c18 <HAL_RTC_MspInit+0x74>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d125      	bne.n	8001c10 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bc8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001bca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bce:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bd0:	f107 0308 	add.w	r3, r7, #8
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f004 fedf 	bl	8006998 <HAL_RCCEx_PeriphCLKConfig>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001be0:	f7ff ff60 	bl	8001aa4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001be4:	f7ff ff64 	bl	8001ab0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001be8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001bec:	f7ff ff70 	bl	8001ad0 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	2002      	movs	r0, #2
 8001bf6:	f002 fbc6 	bl	8004386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001bfa:	2002      	movs	r0, #2
 8001bfc:	f002 fbdd 	bl	80043ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	202a      	movs	r0, #42	@ 0x2a
 8001c06:	f002 fbbe 	bl	8004386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001c0a:	202a      	movs	r0, #42	@ 0x2a
 8001c0c:	f002 fbd5 	bl	80043ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001c10:	bf00      	nop
 8001c12:	3740      	adds	r7, #64	@ 0x40
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40002800 	.word	0x40002800

08001c1c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001c20:	4b03      	ldr	r3, [pc, #12]	@ (8001c30 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr
 8001c30:	58000400 	.word	0x58000400

08001c34 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr

08001c4c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001c50:	f001 fa06 	bl	8003060 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001c54:	f7ff ffe2 	bl	8001c1c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001c58:	2001      	movs	r0, #1
 8001c5a:	f003 fcbf 	bl	80055dc <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8001c66:	f001 fa09 	bl	800307c <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001c6a:	f001 f831 	bl	8002cd0 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001c76:	f001 f9f3 	bl	8003060 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	f003 fc29 	bl	80054d4 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001c8a:	f001 f9f7 	bl	800307c <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr

08001c9e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ca2:	bf00      	nop
 8001ca4:	e7fd      	b.n	8001ca2 <NMI_Handler+0x4>

08001ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001caa:	bf00      	nop
 8001cac:	e7fd      	b.n	8001caa <HardFault_Handler+0x4>

08001cae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb2:	bf00      	nop
 8001cb4:	e7fd      	b.n	8001cb2 <MemManage_Handler+0x4>

08001cb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cba:	bf00      	nop
 8001cbc:	e7fd      	b.n	8001cba <BusFault_Handler+0x4>

08001cbe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc2:	bf00      	nop
 8001cc4:	e7fd      	b.n	8001cc2 <UsageFault_Handler+0x4>

08001cc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr

08001cd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr

08001cde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr

08001cea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
	...

08001cf8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001cfc:	4802      	ldr	r0, [pc, #8]	@ (8001d08 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001cfe:	f005 fa9f 	bl	8007240 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	200001fc 	.word	0x200001fc

08001d0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8001d10:	4802      	ldr	r0, [pc, #8]	@ (8001d1c <DMA1_Channel1_IRQHandler+0x10>)
 8001d12:	f002 fde9 	bl	80048e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000370 	.word	0x20000370

08001d20 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d24:	4802      	ldr	r0, [pc, #8]	@ (8001d30 <DMA1_Channel2_IRQHandler+0x10>)
 8001d26:	f002 fddf 	bl	80048e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200003d0 	.word	0x200003d0

08001d34 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d38:	4802      	ldr	r0, [pc, #8]	@ (8001d44 <DMA1_Channel3_IRQHandler+0x10>)
 8001d3a:	f002 fdd5 	bl	80048e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000430 	.word	0x20000430

08001d48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d4c:	4802      	ldr	r0, [pc, #8]	@ (8001d58 <USART1_IRQHandler+0x10>)
 8001d4e:	f006 f94b 	bl	8007fe8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	200002dc 	.word	0x200002dc

08001d5c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001d60:	4802      	ldr	r0, [pc, #8]	@ (8001d6c <LPUART1_IRQHandler+0x10>)
 8001d62:	f006 f941 	bl	8007fe8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000248 	.word	0x20000248

08001d70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 8001d74:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001d78:	f003 fb86 	bl	8005488 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8001d7c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d80:	f003 fb82 	bl	8005488 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001d8c:	4802      	ldr	r0, [pc, #8]	@ (8001d98 <RTC_Alarm_IRQHandler+0x10>)
 8001d8e:	f005 f907 	bl	8006fa0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200001fc 	.word	0x200001fc

08001d9c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001da0:	4802      	ldr	r0, [pc, #8]	@ (8001dac <SUBGHZ_Radio_IRQHandler+0x10>)
 8001da2:	f005 fdbb 	bl	800791c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000234 	.word	0x20000234

08001db0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dbc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001dbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001dc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dcc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
}
 8001dd6:	bf00      	nop
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr

08001de0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <MX_SUBGHZ_Init+0x20>)
 8001de6:	2208      	movs	r2, #8
 8001de8:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001dea:	4805      	ldr	r0, [pc, #20]	@ (8001e00 <MX_SUBGHZ_Init+0x20>)
 8001dec:	f005 fb14 	bl	8007418 <HAL_SUBGHZ_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001df6:	f7ff fe55 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000234 	.word	0x20000234

08001e04 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	f7ff ffcf 	bl	8001db0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2100      	movs	r1, #0
 8001e16:	2032      	movs	r0, #50	@ 0x32
 8001e18:	f002 fab5 	bl	8004386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001e1c:	2032      	movs	r0, #50	@ 0x32
 8001e1e:	f002 facc 	bl	80043ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001e3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	608b      	str	r3, [r1, #8]
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001e54:	4b02      	ldr	r3, [pc, #8]	@ (8001e60 <LL_FLASH_GetUDN+0x10>)
 8001e56:	681b      	ldr	r3, [r3, #0]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	1fff7580 	.word	0x1fff7580

08001e64 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001e68:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <LL_FLASH_GetDeviceID+0x14>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	b2db      	uxtb	r3, r3
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bc80      	pop	{r7}
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	1fff7584 	.word	0x1fff7584

08001e7c <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001e80:	4b03      	ldr	r3, [pc, #12]	@ (8001e90 <LL_FLASH_GetSTCompanyID+0x14>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	0a1b      	lsrs	r3, r3, #8
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	1fff7584 	.word	0x1fff7584

08001e94 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f7ff ffc6 	bl	8001e2a <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001e9e:	f01c fb63 	bl	801e568 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001ea2:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <SystemApp_Init+0x50>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001ea8:	f000 f978 	bl	800219c <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001eac:	f01c fdec 	bl	801ea88 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001eb0:	480d      	ldr	r0, [pc, #52]	@ (8001ee8 <SystemApp_Init+0x54>)
 8001eb2:	f01c fe97 	bl	801ebe4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001eec <SystemApp_Init+0x58>)
 8001eb8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ebc:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001ebe:	2002      	movs	r0, #2
 8001ec0:	f01c fe9e 	bl	801ec00 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001ec4:	f7ff f8be 	bl	8001044 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001ec8:	f000 f99c 	bl	8002204 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001ecc:	f01b fd80 	bl	801d9d0 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	f01b fdbc 	bl	801da50 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001ed8:	2101      	movs	r1, #1
 8001eda:	2001      	movs	r0, #1
 8001edc:	f01b fd88 	bl	801d9f0 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000240 	.word	0x20000240
 8001ee8:	080020bd 	.word	0x080020bd
 8001eec:	58004000 	.word	0x58004000

08001ef0 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001ef4:	f01b fddc 	bl	801dab0 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001ef8:	bf00      	nop
 8001efa:	bd80      	pop	{r7, pc}

08001efc <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001f06:	f7ff f8ab 	bl	8001060 <SYS_GetBatteryLevel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001f0e:	88bb      	ldrh	r3, [r7, #4]
 8001f10:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d902      	bls.n	8001f1e <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001f18:	23fe      	movs	r3, #254	@ 0xfe
 8001f1a:	71fb      	strb	r3, [r7, #7]
 8001f1c:	e014      	b.n	8001f48 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001f1e:	88bb      	ldrh	r3, [r7, #4]
 8001f20:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8001f24:	d202      	bcs.n	8001f2c <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	71fb      	strb	r3, [r7, #7]
 8001f2a:	e00d      	b.n	8001f48 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001f2c:	88bb      	ldrh	r3, [r7, #4]
 8001f2e:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 8001f32:	461a      	mov	r2, r3
 8001f34:	4613      	mov	r3, r2
 8001f36:	01db      	lsls	r3, r3, #7
 8001f38:	1a9b      	subs	r3, r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <GetBatteryLevel+0x58>)
 8001f40:	fba3 2302 	umull	r2, r3, r3, r2
 8001f44:	09db      	lsrs	r3, r3, #7
 8001f46:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001f48:	79fb      	ldrb	r3, [r7, #7]
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	1b4e81b5 	.word	0x1b4e81b5

08001f58 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b088      	sub	sp, #32
 8001f5c:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	4618      	mov	r0, r3
 8001f66:	f000 f923 	bl	80021b0 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe fdd5 	bl	8000b1c <__aeabi_f2iz>
 8001f72:	4603      	mov	r3, r0
 8001f74:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001f76:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3720      	adds	r7, #32
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001f82:	b590      	push	{r4, r7, lr}
 8001f84:	b087      	sub	sp, #28
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001f8e:	f7ff ff5f 	bl	8001e50 <LL_FLASH_GetUDN>
 8001f92:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9a:	d138      	bne.n	800200e <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001f9c:	f001 f87c 	bl	8003098 <HAL_GetUIDw0>
 8001fa0:	4604      	mov	r4, r0
 8001fa2:	f001 f88d 	bl	80030c0 <HAL_GetUIDw2>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4423      	add	r3, r4
 8001faa:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001fac:	f001 f87e 	bl	80030ac <HAL_GetUIDw1>
 8001fb0:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	0e1a      	lsrs	r2, r3, #24
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	3307      	adds	r3, #7
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	0c1a      	lsrs	r2, r3, #16
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	3306      	adds	r3, #6
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	0a1a      	lsrs	r2, r3, #8
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	3305      	adds	r3, #5
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	b2d2      	uxtb	r2, r2
 8001fde:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	0e1a      	lsrs	r2, r3, #24
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3303      	adds	r3, #3
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	0c1a      	lsrs	r2, r3, #16
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3302      	adds	r3, #2
 8001ff4:	b2d2      	uxtb	r2, r2
 8001ff6:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	0a1a      	lsrs	r2, r3, #8
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3301      	adds	r3, #1
 8002000:	b2d2      	uxtb	r2, r2
 8002002:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	b2da      	uxtb	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 800200c:	e031      	b.n	8002072 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3307      	adds	r3, #7
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	b2d2      	uxtb	r2, r2
 8002016:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	0a1a      	lsrs	r2, r3, #8
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3306      	adds	r3, #6
 8002020:	b2d2      	uxtb	r2, r2
 8002022:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	0c1a      	lsrs	r2, r3, #16
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3305      	adds	r3, #5
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	0e1a      	lsrs	r2, r3, #24
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3304      	adds	r3, #4
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 800203c:	f7ff ff12 	bl	8001e64 <LL_FLASH_GetDeviceID>
 8002040:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3303      	adds	r3, #3
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 800204c:	f7ff ff16 	bl	8001e7c <LL_FLASH_GetSTCompanyID>
 8002050:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3302      	adds	r3, #2
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	0a1a      	lsrs	r2, r3, #8
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3301      	adds	r3, #1
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	0c1b      	lsrs	r3, r3, #16
 800206c:	b2da      	uxtb	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	701a      	strb	r2, [r3, #0]
}
 8002072:	bf00      	nop
 8002074:	371c      	adds	r7, #28
 8002076:	46bd      	mov	sp, r7
 8002078:	bd90      	pop	{r4, r7, pc}

0800207a <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 800207a:	b590      	push	{r4, r7, lr}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 8002082:	f7ff fee5 	bl	8001e50 <LL_FLASH_GetUDN>
 8002086:	4602      	mov	r2, r0
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002094:	d10d      	bne.n	80020b2 <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8002096:	f000 ffff 	bl	8003098 <HAL_GetUIDw0>
 800209a:	4604      	mov	r4, r0
 800209c:	f001 f806 	bl	80030ac <HAL_GetUIDw1>
 80020a0:	4603      	mov	r3, r0
 80020a2:	405c      	eors	r4, r3
 80020a4:	f001 f80c 	bl	80030c0 <HAL_GetUIDw2>
 80020a8:	4603      	mov	r3, r0
 80020aa:	ea84 0203 	eor.w	r2, r4, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd90      	pop	{r4, r7, pc}
	...

080020bc <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80020c6:	f107 0308 	add.w	r3, r7, #8
 80020ca:	4618      	mov	r0, r3
 80020cc:	f01b fe00 	bl	801dcd0 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80020d6:	9200      	str	r2, [sp, #0]
 80020d8:	4a07      	ldr	r2, [pc, #28]	@ (80020f8 <TimestampNow+0x3c>)
 80020da:	2110      	movs	r1, #16
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 f81d 	bl	800211c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7fe f848 	bl	8000178 <strlen>
 80020e8:	4603      	mov	r3, r0
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80020f0:	bf00      	nop
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	0801f1d4 	.word	0x0801f1d4

080020fc <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002100:	2101      	movs	r1, #1
 8002102:	2002      	movs	r0, #2
 8002104:	f01b fc74 	bl	801d9f0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}

0800210c <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002110:	2100      	movs	r1, #0
 8002112:	2002      	movs	r0, #2
 8002114:	f01b fc6c 	bl	801d9f0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}

0800211c <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 800211c:	b40c      	push	{r2, r3}
 800211e:	b580      	push	{r7, lr}
 8002120:	b084      	sub	sp, #16
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002128:	f107 031c 	add.w	r3, r7, #28
 800212c:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800212e:	6839      	ldr	r1, [r7, #0]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	69ba      	ldr	r2, [r7, #24]
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f01b ff37 	bl	801dfa8 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800213a:	bf00      	nop
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002144:	b002      	add	sp, #8
 8002146:	4770      	bx	lr

08002148 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002150:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr

0800215c <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8002166:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <HAL_GetTick+0x24>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d002      	beq.n	8002174 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 800216e:	f000 f915 	bl	800239c <TIMER_IF_GetTimerValue>
 8002172:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8002174:	687b      	ldr	r3, [r7, #4]
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000240 	.word	0x20000240

08002184 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4618      	mov	r0, r3
 8002190:	f000 f98b 	bl	80024aa <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 80021a0:	f000 ff98 	bl	80030d4 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 80021a4:	f000 ff9c 	bl	80030e0 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 80021a8:	f000 ffa0 	bl	80030ec <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80021b8:	4b0d      	ldr	r3, [pc, #52]	@ (80021f0 <EnvSensors_Read+0x40>)
 80021ba:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80021bc:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <EnvSensors_Read+0x44>)
 80021be:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80021c0:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <EnvSensors_Read+0x48>)
 80021c2:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a08      	ldr	r2, [pc, #32]	@ (80021fc <EnvSensors_Read+0x4c>)
 80021da:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a08      	ldr	r2, [pc, #32]	@ (8002200 <EnvSensors_Read+0x50>)
 80021e0:	611a      	str	r2, [r3, #16]

  return 0;
 80021e2:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	42480000 	.word	0x42480000
 80021f4:	41900000 	.word	0x41900000
 80021f8:	447a0000 	.word	0x447a0000
 80021fc:	003e090d 	.word	0x003e090d
 8002200:	000503ab 	.word	0x000503ab

08002204 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 800220e:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr

0800221a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr

08002226 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
}
 8002232:	4618      	mov	r0, r3
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002242:	2300      	movs	r3, #0
 8002244:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8002246:	4b14      	ldr	r3, [pc, #80]	@ (8002298 <TIMER_IF_Init+0x5c>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	f083 0301 	eor.w	r3, r3, #1
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	d01b      	beq.n	800228c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002254:	4b11      	ldr	r3, [pc, #68]	@ (800229c <TIMER_IF_Init+0x60>)
 8002256:	f04f 32ff 	mov.w	r2, #4294967295
 800225a:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 800225c:	f7ff fc50 	bl	8001b00 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002260:	f000 f856 	bl	8002310 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002264:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002268:	480c      	ldr	r0, [pc, #48]	@ (800229c <TIMER_IF_Init+0x60>)
 800226a:	f004 fe3d 	bl	8006ee8 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800226e:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <TIMER_IF_Init+0x60>)
 8002270:	f04f 32ff 	mov.w	r2, #4294967295
 8002274:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002276:	4809      	ldr	r0, [pc, #36]	@ (800229c <TIMER_IF_Init+0x60>)
 8002278:	f004 ff74 	bl	8007164 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 800227c:	2000      	movs	r0, #0
 800227e:	f000 f9d3 	bl	8002628 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002282:	f000 f85f 	bl	8002344 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8002286:	4b04      	ldr	r3, [pc, #16]	@ (8002298 <TIMER_IF_Init+0x5c>)
 8002288:	2201      	movs	r2, #1
 800228a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 800228c:	79fb      	ldrb	r3, [r7, #7]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000241 	.word	0x20000241
 800229c:	200001fc 	.word	0x200001fc

080022a0 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08e      	sub	sp, #56	@ 0x38
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80022a8:	2300      	movs	r3, #0
 80022aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80022ae:	f107 0308 	add.w	r3, r7, #8
 80022b2:	222c      	movs	r2, #44	@ 0x2c
 80022b4:	2100      	movs	r1, #0
 80022b6:	4618      	mov	r0, r3
 80022b8:	f01c fe8c 	bl	801efd4 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80022bc:	f000 f828 	bl	8002310 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80022c0:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <TIMER_IF_StartTimer+0x68>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	4413      	add	r3, r2
 80022c8:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80022ca:	2300      	movs	r3, #0
 80022cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80022d4:	2300      	movs	r3, #0
 80022d6:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80022d8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80022dc:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80022de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022e2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80022e4:	f107 0308 	add.w	r3, r7, #8
 80022e8:	2201      	movs	r2, #1
 80022ea:	4619      	mov	r1, r3
 80022ec:	4807      	ldr	r0, [pc, #28]	@ (800230c <TIMER_IF_StartTimer+0x6c>)
 80022ee:	f004 fcef 	bl	8006cd0 <HAL_RTC_SetAlarm_IT>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80022f8:	f7ff fbd4 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80022fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002300:	4618      	mov	r0, r3
 8002302:	3738      	adds	r7, #56	@ 0x38
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20000244 	.word	0x20000244
 800230c:	200001fc 	.word	0x200001fc

08002310 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002316:	2300      	movs	r3, #0
 8002318:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800231a:	4b08      	ldr	r3, [pc, #32]	@ (800233c <TIMER_IF_StopTimer+0x2c>)
 800231c:	2201      	movs	r2, #1
 800231e:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002320:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002324:	4806      	ldr	r0, [pc, #24]	@ (8002340 <TIMER_IF_StopTimer+0x30>)
 8002326:	f004 fddf 	bl	8006ee8 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800232a:	4b05      	ldr	r3, [pc, #20]	@ (8002340 <TIMER_IF_StopTimer+0x30>)
 800232c:	f04f 32ff 	mov.w	r2, #4294967295
 8002330:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002332:	79fb      	ldrb	r3, [r7, #7]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40002800 	.word	0x40002800
 8002340:	200001fc 	.word	0x200001fc

08002344 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002348:	f000 f98e 	bl	8002668 <GetTimerTicks>
 800234c:	4603      	mov	r3, r0
 800234e:	4a03      	ldr	r2, [pc, #12]	@ (800235c <TIMER_IF_SetTimerContext+0x18>)
 8002350:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002352:	4b02      	ldr	r3, [pc, #8]	@ (800235c <TIMER_IF_SetTimerContext+0x18>)
 8002354:	681b      	ldr	r3, [r3, #0]
}
 8002356:	4618      	mov	r0, r3
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000244 	.word	0x20000244

08002360 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002364:	4b02      	ldr	r3, [pc, #8]	@ (8002370 <TIMER_IF_GetTimerContext+0x10>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr
 8002370:	20000244 	.word	0x20000244

08002374 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 800237e:	f000 f973 	bl	8002668 <GetTimerTicks>
 8002382:	4602      	mov	r2, r0
 8002384:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 800238c:	687b      	ldr	r3, [r7, #4]
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000244 	.word	0x20000244

0800239c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80023a6:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <TIMER_IF_GetTimerValue+0x24>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d002      	beq.n	80023b4 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 80023ae:	f000 f95b 	bl	8002668 <GetTimerTicks>
 80023b2:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 80023b4:	687b      	ldr	r3, [r7, #4]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000241 	.word	0x20000241

080023c4 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 80023ce:	2303      	movs	r3, #3
 80023d0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 80023d2:	687b      	ldr	r3, [r7, #4]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr

080023de <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80023de:	b5b0      	push	{r4, r5, r7, lr}
 80023e0:	b084      	sub	sp, #16
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80023e6:	2100      	movs	r1, #0
 80023e8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80023ea:	6879      	ldr	r1, [r7, #4]
 80023ec:	2000      	movs	r0, #0
 80023ee:	460a      	mov	r2, r1
 80023f0:	4603      	mov	r3, r0
 80023f2:	0d95      	lsrs	r5, r2, #22
 80023f4:	0294      	lsls	r4, r2, #10
 80023f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023fa:	f04f 0300 	mov.w	r3, #0
 80023fe:	4620      	mov	r0, r4
 8002400:	4629      	mov	r1, r5
 8002402:	f7fe fbd1 	bl	8000ba8 <__aeabi_uldivmod>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4613      	mov	r3, r2
 800240c:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 800240e:	68fb      	ldr	r3, [r7, #12]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bdb0      	pop	{r4, r5, r7, pc}

08002418 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002418:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800241c:	b085      	sub	sp, #20
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002422:	2100      	movs	r1, #0
 8002424:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	2000      	movs	r0, #0
 800242a:	460c      	mov	r4, r1
 800242c:	4605      	mov	r5, r0
 800242e:	4620      	mov	r0, r4
 8002430:	4629      	mov	r1, r5
 8002432:	f04f 0a00 	mov.w	sl, #0
 8002436:	f04f 0b00 	mov.w	fp, #0
 800243a:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 800243e:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002442:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002446:	4650      	mov	r0, sl
 8002448:	4659      	mov	r1, fp
 800244a:	1b02      	subs	r2, r0, r4
 800244c:	eb61 0305 	sbc.w	r3, r1, r5
 8002450:	f04f 0000 	mov.w	r0, #0
 8002454:	f04f 0100 	mov.w	r1, #0
 8002458:	0099      	lsls	r1, r3, #2
 800245a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800245e:	0090      	lsls	r0, r2, #2
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	eb12 0804 	adds.w	r8, r2, r4
 8002468:	eb43 0905 	adc.w	r9, r3, r5
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	f04f 0300 	mov.w	r3, #0
 8002474:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002478:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800247c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002480:	4690      	mov	r8, r2
 8002482:	4699      	mov	r9, r3
 8002484:	4640      	mov	r0, r8
 8002486:	4649      	mov	r1, r9
 8002488:	f04f 0200 	mov.w	r2, #0
 800248c:	f04f 0300 	mov.w	r3, #0
 8002490:	0a82      	lsrs	r2, r0, #10
 8002492:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002496:	0a8b      	lsrs	r3, r1, #10
 8002498:	4613      	mov	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 800249c:	68fb      	ldr	r3, [r7, #12]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80024a8:	4770      	bx	lr

080024aa <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b084      	sub	sp, #16
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7ff ff93 	bl	80023de <TIMER_IF_Convert_ms2Tick>
 80024b8:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 80024ba:	f000 f8d5 	bl	8002668 <GetTimerTicks>
 80024be:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80024c0:	e000      	b.n	80024c4 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 80024c2:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80024c4:	f000 f8d0 	bl	8002668 <GetTimerTicks>
 80024c8:	4602      	mov	r2, r0
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d8f6      	bhi.n	80024c2 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80024e6:	f01c f98d 	bl	801e804 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80024ea:	bf00      	nop
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80024fa:	f000 f8a5 	bl	8002648 <TIMER_IF_BkUp_Read_MSBticks>
 80024fe:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	3301      	adds	r3, #1
 8002504:	4618      	mov	r0, r3
 8002506:	f000 f88f 	bl	8002628 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800250a:	bf00      	nop
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002512:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002516:	b08c      	sub	sp, #48	@ 0x30
 8002518:	af00      	add	r7, sp, #0
 800251a:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002520:	f000 f8a2 	bl	8002668 <GetTimerTicks>
 8002524:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002526:	f000 f88f 	bl	8002648 <TIMER_IF_BkUp_Read_MSBticks>
 800252a:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 800252c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252e:	2200      	movs	r2, #0
 8002530:	60bb      	str	r3, [r7, #8]
 8002532:	60fa      	str	r2, [r7, #12]
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	68b9      	ldr	r1, [r7, #8]
 800253e:	000b      	movs	r3, r1
 8002540:	2200      	movs	r2, #0
 8002542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002544:	2000      	movs	r0, #0
 8002546:	460c      	mov	r4, r1
 8002548:	4605      	mov	r5, r0
 800254a:	eb12 0804 	adds.w	r8, r2, r4
 800254e:	eb43 0905 	adc.w	r9, r3, r5
 8002552:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002556:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800255a:	f04f 0200 	mov.w	r2, #0
 800255e:	f04f 0300 	mov.w	r3, #0
 8002562:	0a82      	lsrs	r2, r0, #10
 8002564:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002568:	0a8b      	lsrs	r3, r1, #10
 800256a:	4613      	mov	r3, r2
 800256c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	2200      	movs	r2, #0
 8002572:	603b      	str	r3, [r7, #0]
 8002574:	607a      	str	r2, [r7, #4]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800257c:	f04f 0b00 	mov.w	fp, #0
 8002580:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff ff46 	bl	8002418 <TIMER_IF_Convert_Tick2ms>
 800258c:	4603      	mov	r3, r0
 800258e:	b29a      	uxth	r2, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002596:	4618      	mov	r0, r3
 8002598:	3730      	adds	r7, #48	@ 0x30
 800259a:	46bd      	mov	sp, r7
 800259c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080025a0 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	2100      	movs	r1, #0
 80025ac:	4803      	ldr	r0, [pc, #12]	@ (80025bc <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 80025ae:	f004 fe6b 	bl	8007288 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	200001fc 	.word	0x200001fc

080025c0 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	2101      	movs	r1, #1
 80025cc:	4803      	ldr	r0, [pc, #12]	@ (80025dc <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 80025ce:	f004 fe5b 	bl	8007288 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200001fc 	.word	0x200001fc

080025e0 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80025ea:	2100      	movs	r1, #0
 80025ec:	4804      	ldr	r0, [pc, #16]	@ (8002600 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 80025ee:	f004 fe63 	bl	80072b8 <HAL_RTCEx_BKUPRead>
 80025f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 80025f4:	687b      	ldr	r3, [r7, #4]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	200001fc 	.word	0x200001fc

08002604 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 800260e:	2101      	movs	r1, #1
 8002610:	4804      	ldr	r0, [pc, #16]	@ (8002624 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002612:	f004 fe51 	bl	80072b8 <HAL_RTCEx_BKUPRead>
 8002616:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002618:	687b      	ldr	r3, [r7, #4]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200001fc 	.word	0x200001fc

08002628 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	2102      	movs	r1, #2
 8002634:	4803      	ldr	r0, [pc, #12]	@ (8002644 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002636:	f004 fe27 	bl	8007288 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	200001fc 	.word	0x200001fc

08002648 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800264e:	2102      	movs	r1, #2
 8002650:	4804      	ldr	r0, [pc, #16]	@ (8002664 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002652:	f004 fe31 	bl	80072b8 <HAL_RTCEx_BKUPRead>
 8002656:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002658:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	200001fc 	.word	0x200001fc

08002668 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800266e:	480b      	ldr	r0, [pc, #44]	@ (800269c <GetTimerTicks+0x34>)
 8002670:	f7ff fdd9 	bl	8002226 <LL_RTC_TIME_GetSubSecond>
 8002674:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002676:	e003      	b.n	8002680 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002678:	4808      	ldr	r0, [pc, #32]	@ (800269c <GetTimerTicks+0x34>)
 800267a:	f7ff fdd4 	bl	8002226 <LL_RTC_TIME_GetSubSecond>
 800267e:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002680:	4806      	ldr	r0, [pc, #24]	@ (800269c <GetTimerTicks+0x34>)
 8002682:	f7ff fdd0 	bl	8002226 <LL_RTC_TIME_GetSubSecond>
 8002686:	4602      	mov	r2, r0
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4293      	cmp	r3, r2
 800268c:	d1f4      	bne.n	8002678 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40002800 	.word	0x40002800

080026a0 <LL_AHB2_GRP1_EnableClock>:
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80026a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80026b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4013      	ands	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026c4:	68fb      	ldr	r3, [r7, #12]
}
 80026c6:	bf00      	nop
 80026c8:	3714      	adds	r7, #20
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <LL_APB1_GRP2_EnableClock>:
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80026d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80026de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80026e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4013      	ands	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026f4:	68fb      	ldr	r3, [r7, #12]
}
 80026f6:	bf00      	nop
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bc80      	pop	{r7}
 80026fe:	4770      	bx	lr

08002700 <LL_APB1_GRP2_DisableClock>:
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800270c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	43db      	mvns	r3, r3
 8002712:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002716:	4013      	ands	r3, r2
 8002718:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <LL_APB2_GRP1_EnableClock>:
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800272c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002730:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002732:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4313      	orrs	r3, r2
 800273a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800273c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002740:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4013      	ands	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002748:	68fb      	ldr	r3, [r7, #12]
}
 800274a:	bf00      	nop
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr

08002754 <LL_APB2_GRP1_DisableClock>:
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 800275c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002760:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	43db      	mvns	r3, r3
 8002766:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800276a:	4013      	ands	r3, r2
 800276c:	660b      	str	r3, [r1, #96]	@ 0x60
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr

08002778 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800277c:	4b22      	ldr	r3, [pc, #136]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 800277e:	4a23      	ldr	r2, [pc, #140]	@ (800280c <MX_LPUART1_UART_Init+0x94>)
 8002780:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002782:	4b21      	ldr	r3, [pc, #132]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 8002784:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002788:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800278a:	4b1f      	ldr	r3, [pc, #124]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 800278c:	2200      	movs	r2, #0
 800278e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002790:	4b1d      	ldr	r3, [pc, #116]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 8002792:	2200      	movs	r2, #0
 8002794:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002796:	4b1c      	ldr	r3, [pc, #112]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 8002798:	2200      	movs	r2, #0
 800279a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800279c:	4b1a      	ldr	r3, [pc, #104]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 800279e:	220c      	movs	r2, #12
 80027a0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027a2:	4b19      	ldr	r3, [pc, #100]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027a8:	4b17      	ldr	r3, [pc, #92]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027ae:	4b16      	ldr	r3, [pc, #88]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027b4:	4b14      	ldr	r3, [pc, #80]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80027ba:	4b13      	ldr	r3, [pc, #76]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027bc:	2200      	movs	r2, #0
 80027be:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80027c0:	4811      	ldr	r0, [pc, #68]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027c2:	f005 fa6e 	bl	8007ca2 <HAL_UART_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80027cc:	f7ff f96a 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027d0:	2100      	movs	r1, #0
 80027d2:	480d      	ldr	r0, [pc, #52]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027d4:	f007 fc1a 	bl	800a00c <HAL_UARTEx_SetTxFifoThreshold>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80027de:	f7ff f961 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e2:	2100      	movs	r1, #0
 80027e4:	4808      	ldr	r0, [pc, #32]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027e6:	f007 fc4f 	bl	800a088 <HAL_UARTEx_SetRxFifoThreshold>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80027f0:	f7ff f958 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80027f4:	4804      	ldr	r0, [pc, #16]	@ (8002808 <MX_LPUART1_UART_Init+0x90>)
 80027f6:	f007 fbd1 	bl	8009f9c <HAL_UARTEx_DisableFifoMode>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002800:	f7ff f950 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002804:	bf00      	nop
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20000248 	.word	0x20000248
 800280c:	40008000 	.word	0x40008000

08002810 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002814:	4b23      	ldr	r3, [pc, #140]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002816:	4a24      	ldr	r2, [pc, #144]	@ (80028a8 <MX_USART1_UART_Init+0x98>)
 8002818:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 800281a:	4b22      	ldr	r3, [pc, #136]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 800281c:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002820:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002822:	4b20      	ldr	r3, [pc, #128]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002828:	4b1e      	ldr	r3, [pc, #120]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 800282e:	4b1d      	ldr	r3, [pc, #116]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002830:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002834:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002836:	4b1b      	ldr	r3, [pc, #108]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002838:	220c      	movs	r2, #12
 800283a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800283c:	4b19      	ldr	r3, [pc, #100]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 800283e:	2200      	movs	r2, #0
 8002840:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002842:	4b18      	ldr	r3, [pc, #96]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002844:	2200      	movs	r2, #0
 8002846:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002848:	4b16      	ldr	r3, [pc, #88]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 800284a:	2200      	movs	r2, #0
 800284c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800284e:	4b15      	ldr	r3, [pc, #84]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002850:	2200      	movs	r2, #0
 8002852:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002854:	4b13      	ldr	r3, [pc, #76]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002856:	2200      	movs	r2, #0
 8002858:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800285a:	4812      	ldr	r0, [pc, #72]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 800285c:	f005 fa21 	bl	8007ca2 <HAL_UART_Init>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002866:	f7ff f91d 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800286a:	2100      	movs	r1, #0
 800286c:	480d      	ldr	r0, [pc, #52]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 800286e:	f007 fbcd 	bl	800a00c <HAL_UARTEx_SetTxFifoThreshold>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002878:	f7ff f914 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800287c:	2100      	movs	r1, #0
 800287e:	4809      	ldr	r0, [pc, #36]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002880:	f007 fc02 	bl	800a088 <HAL_UARTEx_SetRxFifoThreshold>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800288a:	f7ff f90b 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800288e:	4805      	ldr	r0, [pc, #20]	@ (80028a4 <MX_USART1_UART_Init+0x94>)
 8002890:	f007 fb84 	bl	8009f9c <HAL_UARTEx_DisableFifoMode>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800289a:	f7ff f903 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	200002dc 	.word	0x200002dc
 80028a8:	40013800 	.word	0x40013800

080028ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b096      	sub	sp, #88	@ 0x58
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028c4:	f107 030c 	add.w	r3, r7, #12
 80028c8:	2238      	movs	r2, #56	@ 0x38
 80028ca:	2100      	movs	r1, #0
 80028cc:	4618      	mov	r0, r3
 80028ce:	f01c fb81 	bl	801efd4 <memset>
  if(uartHandle->Instance==LPUART1)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a7a      	ldr	r2, [pc, #488]	@ (8002ac0 <HAL_UART_MspInit+0x214>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d155      	bne.n	8002988 <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80028dc:	2320      	movs	r3, #32
 80028de:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80028e0:	2300      	movs	r3, #0
 80028e2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028e4:	f107 030c 	add.w	r3, r7, #12
 80028e8:	4618      	mov	r0, r3
 80028ea:	f004 f855 	bl	8006998 <HAL_RCCEx_PeriphCLKConfig>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028f4:	f7ff f8d6 	bl	8001aa4 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80028f8:	2001      	movs	r0, #1
 80028fa:	f7ff fee9 	bl	80026d0 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028fe:	2004      	movs	r0, #4
 8002900:	f7ff fece 	bl	80026a0 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8002904:	2303      	movs	r3, #3
 8002906:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002908:	2302      	movs	r3, #2
 800290a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	2300      	movs	r3, #0
 800290e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002910:	2300      	movs	r3, #0
 8002912:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002914:	2308      	movs	r3, #8
 8002916:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002918:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800291c:	4619      	mov	r1, r3
 800291e:	4869      	ldr	r0, [pc, #420]	@ (8002ac4 <HAL_UART_MspInit+0x218>)
 8002920:	f002 fb6c 	bl	8004ffc <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8002924:	4b68      	ldr	r3, [pc, #416]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 8002926:	4a69      	ldr	r2, [pc, #420]	@ (8002acc <HAL_UART_MspInit+0x220>)
 8002928:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800292a:	4b67      	ldr	r3, [pc, #412]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 800292c:	2216      	movs	r2, #22
 800292e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002930:	4b65      	ldr	r3, [pc, #404]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 8002932:	2210      	movs	r2, #16
 8002934:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002936:	4b64      	ldr	r3, [pc, #400]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 8002938:	2200      	movs	r2, #0
 800293a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800293c:	4b62      	ldr	r3, [pc, #392]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 800293e:	2280      	movs	r2, #128	@ 0x80
 8002940:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002942:	4b61      	ldr	r3, [pc, #388]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 8002944:	2200      	movs	r2, #0
 8002946:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002948:	4b5f      	ldr	r3, [pc, #380]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 800294a:	2200      	movs	r2, #0
 800294c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800294e:	4b5e      	ldr	r3, [pc, #376]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 8002950:	2200      	movs	r2, #0
 8002952:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002954:	4b5c      	ldr	r3, [pc, #368]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 8002956:	2200      	movs	r2, #0
 8002958:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800295a:	485b      	ldr	r0, [pc, #364]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 800295c:	f001 fd4a 	bl	80043f4 <HAL_DMA_Init>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8002966:	f7ff f89d 	bl	8001aa4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a56      	ldr	r2, [pc, #344]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 800296e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002970:	4a55      	ldr	r2, [pc, #340]	@ (8002ac8 <HAL_UART_MspInit+0x21c>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002976:	2200      	movs	r2, #0
 8002978:	2100      	movs	r1, #0
 800297a:	2026      	movs	r0, #38	@ 0x26
 800297c:	f001 fd03 	bl	8004386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002980:	2026      	movs	r0, #38	@ 0x26
 8002982:	f001 fd1a 	bl	80043ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002986:	e096      	b.n	8002ab6 <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a50      	ldr	r2, [pc, #320]	@ (8002ad0 <HAL_UART_MspInit+0x224>)
 800298e:	4293      	cmp	r3, r2
 8002990:	f040 8091 	bne.w	8002ab6 <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002994:	2301      	movs	r3, #1
 8002996:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002998:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800299c:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800299e:	f107 030c 	add.w	r3, r7, #12
 80029a2:	4618      	mov	r0, r3
 80029a4:	f003 fff8 	bl	8006998 <HAL_RCCEx_PeriphCLKConfig>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_UART_MspInit+0x106>
      Error_Handler();
 80029ae:	f7ff f879 	bl	8001aa4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80029b2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80029b6:	f7ff feb5 	bl	8002724 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ba:	2002      	movs	r0, #2
 80029bc:	f7ff fe70 	bl	80026a0 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 80029c0:	2380      	movs	r3, #128	@ 0x80
 80029c2:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c4:	2302      	movs	r3, #2
 80029c6:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029c8:	2301      	movs	r3, #1
 80029ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029cc:	2300      	movs	r3, #0
 80029ce:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029d0:	2307      	movs	r3, #7
 80029d2:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 80029d4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80029d8:	4619      	mov	r1, r3
 80029da:	483e      	ldr	r0, [pc, #248]	@ (8002ad4 <HAL_UART_MspInit+0x228>)
 80029dc:	f002 fb0e 	bl	8004ffc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 80029e0:	2340      	movs	r3, #64	@ 0x40
 80029e2:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e4:	2302      	movs	r3, #2
 80029e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ec:	2303      	movs	r3, #3
 80029ee:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029f0:	2307      	movs	r3, #7
 80029f2:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 80029f4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80029f8:	4619      	mov	r1, r3
 80029fa:	4836      	ldr	r0, [pc, #216]	@ (8002ad4 <HAL_UART_MspInit+0x228>)
 80029fc:	f002 fafe 	bl	8004ffc <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8002a00:	4b35      	ldr	r3, [pc, #212]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a02:	4a36      	ldr	r2, [pc, #216]	@ (8002adc <HAL_UART_MspInit+0x230>)
 8002a04:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002a06:	4b34      	ldr	r3, [pc, #208]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a08:	2211      	movs	r2, #17
 8002a0a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a0c:	4b32      	ldr	r3, [pc, #200]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a12:	4b31      	ldr	r3, [pc, #196]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a18:	4b2f      	ldr	r3, [pc, #188]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a1a:	2280      	movs	r2, #128	@ 0x80
 8002a1c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a24:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a30:	4b29      	ldr	r3, [pc, #164]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a36:	4828      	ldr	r0, [pc, #160]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a38:	f001 fcdc 	bl	80043f4 <HAL_DMA_Init>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 8002a42:	f7ff f82f 	bl	8001aa4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a23      	ldr	r2, [pc, #140]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002a4e:	4a22      	ldr	r2, [pc, #136]	@ (8002ad8 <HAL_UART_MspInit+0x22c>)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8002a54:	4b22      	ldr	r3, [pc, #136]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a56:	4a23      	ldr	r2, [pc, #140]	@ (8002ae4 <HAL_UART_MspInit+0x238>)
 8002a58:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002a5a:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a5c:	2212      	movs	r2, #18
 8002a5e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a60:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a62:	2210      	movs	r2, #16
 8002a64:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a6e:	2280      	movs	r2, #128	@ 0x80
 8002a70:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a72:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a78:	4b19      	ldr	r3, [pc, #100]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a7e:	4b18      	ldr	r3, [pc, #96]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a84:	4b16      	ldr	r3, [pc, #88]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a8a:	4815      	ldr	r0, [pc, #84]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a8c:	f001 fcb2 	bl	80043f4 <HAL_DMA_Init>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 8002a96:	f7ff f805 	bl	8001aa4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a10      	ldr	r2, [pc, #64]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002a9e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8002ae0 <HAL_UART_MspInit+0x234>)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	2024      	movs	r0, #36	@ 0x24
 8002aac:	f001 fc6b 	bl	8004386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ab0:	2024      	movs	r0, #36	@ 0x24
 8002ab2:	f001 fc82 	bl	80043ba <HAL_NVIC_EnableIRQ>
}
 8002ab6:	bf00      	nop
 8002ab8:	3758      	adds	r7, #88	@ 0x58
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40008000 	.word	0x40008000
 8002ac4:	48000800 	.word	0x48000800
 8002ac8:	20000370 	.word	0x20000370
 8002acc:	40020008 	.word	0x40020008
 8002ad0:	40013800 	.word	0x40013800
 8002ad4:	48000400 	.word	0x48000400
 8002ad8:	200003d0 	.word	0x200003d0
 8002adc:	4002001c 	.word	0x4002001c
 8002ae0:	20000430 	.word	0x20000430
 8002ae4:	40020030 	.word	0x40020030

08002ae8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a18      	ldr	r2, [pc, #96]	@ (8002b58 <HAL_UART_MspDeInit+0x70>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d10f      	bne.n	8002b1a <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8002afa:	2001      	movs	r0, #1
 8002afc:	f7ff fe00 	bl	8002700 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 8002b00:	2103      	movs	r1, #3
 8002b02:	4816      	ldr	r0, [pc, #88]	@ (8002b5c <HAL_UART_MspDeInit+0x74>)
 8002b04:	f002 fbda 	bl	80052bc <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f001 fd19 	bl	8004544 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8002b12:	2026      	movs	r0, #38	@ 0x26
 8002b14:	f001 fc5f 	bl	80043d6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8002b18:	e01a      	b.n	8002b50 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a10      	ldr	r2, [pc, #64]	@ (8002b60 <HAL_UART_MspDeInit+0x78>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d115      	bne.n	8002b50 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 8002b24:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002b28:	f7ff fe14 	bl	8002754 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8002b2c:	21c0      	movs	r1, #192	@ 0xc0
 8002b2e:	480d      	ldr	r0, [pc, #52]	@ (8002b64 <HAL_UART_MspDeInit+0x7c>)
 8002b30:	f002 fbc4 	bl	80052bc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f001 fd02 	bl	8004544 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b44:	4618      	mov	r0, r3
 8002b46:	f001 fcfd 	bl	8004544 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002b4a:	2024      	movs	r0, #36	@ 0x24
 8002b4c:	f001 fc43 	bl	80043d6 <HAL_NVIC_DisableIRQ>
}
 8002b50:	bf00      	nop
 8002b52:	3708      	adds	r7, #8
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40008000 	.word	0x40008000
 8002b5c:	48000800 	.word	0x48000800
 8002b60:	40013800 	.word	0x40013800
 8002b64:	48000400 	.word	0x48000400

08002b68 <LL_APB1_GRP2_ForceReset>:
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8002b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bc80      	pop	{r7}
 8002b88:	4770      	bx	lr

08002b8a <LL_APB1_GRP2_ReleaseReset>:
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8002b92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr
	...

08002bb0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002bb8:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002bba:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002bbe:	4905      	ldr	r1, [pc, #20]	@ (8002bd4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	58000800 	.word	0x58000800

08002bd8 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002be0:	4a07      	ldr	r2, [pc, #28]	@ (8002c00 <vcom_Init+0x28>)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002be6:	f7fe facd 	bl	8001184 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002bea:	f7ff fdc5 	bl	8002778 <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 8002bee:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002bf2:	f7ff ffdd 	bl	8002bb0 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002bf6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000494 	.word	0x20000494

08002c04 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 8002c08:	2001      	movs	r0, #1
 8002c0a:	f7ff ffad 	bl	8002b68 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 8002c0e:	2001      	movs	r0, #1
 8002c10:	f7ff ffbb 	bl	8002b8a <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 8002c14:	4804      	ldr	r0, [pc, #16]	@ (8002c28 <vcom_DeInit+0x24>)
 8002c16:	f7ff ff67 	bl	8002ae8 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002c1a:	200f      	movs	r0, #15
 8002c1c:	f001 fbdb 	bl	80043d6 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002c20:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000248 	.word	0x20000248

08002c2c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	460b      	mov	r3, r1
 8002c36:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8002c38:	887b      	ldrh	r3, [r7, #2]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	4804      	ldr	r0, [pc, #16]	@ (8002c50 <vcom_Trace_DMA+0x24>)
 8002c40:	f005 f952 	bl	8007ee8 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002c44:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	20000248 	.word	0x20000248

08002c54 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002c5c:	4a19      	ldr	r2, [pc, #100]	@ (8002cc4 <vcom_ReceiveInit+0x70>)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002c62:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002c66:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 8002c68:	f107 0308 	add.w	r3, r7, #8
 8002c6c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002c70:	4815      	ldr	r0, [pc, #84]	@ (8002cc8 <vcom_ReceiveInit+0x74>)
 8002c72:	f007 f906 	bl	8009e82 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 8002c76:	bf00      	nop
 8002c78:	4b13      	ldr	r3, [pc, #76]	@ (8002cc8 <vcom_ReceiveInit+0x74>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c86:	d0f7      	beq.n	8002c78 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 8002c88:	bf00      	nop
 8002c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc8 <vcom_ReceiveInit+0x74>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c98:	d1f7      	bne.n	8002c8a <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc8 <vcom_ReceiveInit+0x74>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	4b09      	ldr	r3, [pc, #36]	@ (8002cc8 <vcom_ReceiveInit+0x74>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002ca8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 8002caa:	4807      	ldr	r0, [pc, #28]	@ (8002cc8 <vcom_ReceiveInit+0x74>)
 8002cac:	f007 f944 	bl	8009f38 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	4906      	ldr	r1, [pc, #24]	@ (8002ccc <vcom_ReceiveInit+0x78>)
 8002cb4:	4804      	ldr	r0, [pc, #16]	@ (8002cc8 <vcom_ReceiveInit+0x74>)
 8002cb6:	f005 f8cb 	bl	8007e50 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002cba:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	20000498 	.word	0x20000498
 8002cc8:	20000248 	.word	0x20000248
 8002ccc:	20000490 	.word	0x20000490

08002cd0 <vcom_Resume>:

void vcom_Resume(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8002cd4:	4804      	ldr	r0, [pc, #16]	@ (8002ce8 <vcom_Resume+0x18>)
 8002cd6:	f001 fb8d 	bl	80043f4 <HAL_DMA_Init>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002ce0:	f7fe fee0 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002ce4:	bf00      	nop
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000370 	.word	0x20000370

08002cec <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a05      	ldr	r2, [pc, #20]	@ (8002d10 <HAL_UART_TxCpltCallback+0x24>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d103      	bne.n	8002d06 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8002cfe:	4b05      	ldr	r3, [pc, #20]	@ (8002d14 <HAL_UART_TxCpltCallback+0x28>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2000      	movs	r0, #0
 8002d04:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40008000 	.word	0x40008000
 8002d14:	20000494 	.word	0x20000494

08002d18 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a37      	ldr	r2, [pc, #220]	@ (8002e04 <HAL_UART_RxCpltCallback+0xec>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d150      	bne.n	8002dcc <HAL_UART_RxCpltCallback+0xb4>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 8002d2a:	4b37      	ldr	r3, [pc, #220]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002d2c:	881b      	ldrh	r3, [r3, #0]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8002d34:	d835      	bhi.n	8002da2 <HAL_UART_RxCpltCallback+0x8a>
 8002d36:	4b35      	ldr	r3, [pc, #212]	@ (8002e0c <HAL_UART_RxCpltCallback+0xf4>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d130      	bne.n	8002da2 <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 8002d40:	4b31      	ldr	r3, [pc, #196]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	1c5a      	adds	r2, r3, #1
 8002d48:	b291      	uxth	r1, r2
 8002d4a:	4a2f      	ldr	r2, [pc, #188]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002d4c:	8011      	strh	r1, [r2, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	4b2f      	ldr	r3, [pc, #188]	@ (8002e10 <HAL_UART_RxCpltCallback+0xf8>)
 8002d52:	7819      	ldrb	r1, [r3, #0]
 8002d54:	4b2f      	ldr	r3, [pc, #188]	@ (8002e14 <HAL_UART_RxCpltCallback+0xfc>)
 8002d56:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 8002d58:	4b2b      	ldr	r3, [pc, #172]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	461a      	mov	r2, r3
 8002d60:	4b2c      	ldr	r3, [pc, #176]	@ (8002e14 <HAL_UART_RxCpltCallback+0xfc>)
 8002d62:	2100      	movs	r1, #0
 8002d64:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 8002d66:	4b2a      	ldr	r3, [pc, #168]	@ (8002e10 <HAL_UART_RxCpltCallback+0xf8>)
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	2b29      	cmp	r3, #41	@ 0x29
 8002d6c:	d119      	bne.n	8002da2 <HAL_UART_RxCpltCallback+0x8a>
 8002d6e:	4b26      	ldr	r3, [pc, #152]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002d70:	881b      	ldrh	r3, [r3, #0]
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	2b0e      	cmp	r3, #14
 8002d76:	d914      	bls.n	8002da2 <HAL_UART_RxCpltCallback+0x8a>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 8002d78:	4927      	ldr	r1, [pc, #156]	@ (8002e18 <HAL_UART_RxCpltCallback+0x100>)
 8002d7a:	4826      	ldr	r0, [pc, #152]	@ (8002e14 <HAL_UART_RxCpltCallback+0xfc>)
 8002d7c:	f01c f932 	bl	801efe4 <strstr>
 8002d80:	60f8      	str	r0, [r7, #12]
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00c      	beq.n	8002da2 <HAL_UART_RxCpltCallback+0x8a>
 8002d88:	4b1f      	ldr	r3, [pc, #124]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002d8a:	881b      	ldrh	r3, [r3, #0]
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	4a20      	ldr	r2, [pc, #128]	@ (8002e14 <HAL_UART_RxCpltCallback+0xfc>)
 8002d92:	441a      	add	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	3306      	adds	r3, #6
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d902      	bls.n	8002da2 <HAL_UART_RxCpltCallback+0x8a>
                    uart_rx_complete = 1;
 8002d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e0c <HAL_UART_RxCpltCallback+0xf4>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 8002da2:	4b19      	ldr	r3, [pc, #100]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8002dac:	d908      	bls.n	8002dc0 <HAL_UART_RxCpltCallback+0xa8>
            uart_rx_index = 0;
 8002dae:	4b16      	ldr	r3, [pc, #88]	@ (8002e08 <HAL_UART_RxCpltCallback+0xf0>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 8002db4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002db8:	2100      	movs	r1, #0
 8002dba:	4816      	ldr	r0, [pc, #88]	@ (8002e14 <HAL_UART_RxCpltCallback+0xfc>)
 8002dbc:	f01c f90a 	bl	801efd4 <memset>
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	4913      	ldr	r1, [pc, #76]	@ (8002e10 <HAL_UART_RxCpltCallback+0xf8>)
 8002dc4:	4815      	ldr	r0, [pc, #84]	@ (8002e1c <HAL_UART_RxCpltCallback+0x104>)
 8002dc6:	f005 f843 	bl	8007e50 <HAL_UART_Receive_IT>
        return;
 8002dca:	e018      	b.n	8002dfe <HAL_UART_RxCpltCallback+0xe6>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a13      	ldr	r2, [pc, #76]	@ (8002e20 <HAL_UART_RxCpltCallback+0x108>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d113      	bne.n	8002dfe <HAL_UART_RxCpltCallback+0xe6>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002dd6:	4b13      	ldr	r3, [pc, #76]	@ (8002e24 <HAL_UART_RxCpltCallback+0x10c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_UART_RxCpltCallback+0xdc>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d105      	bne.n	8002df4 <HAL_UART_RxCpltCallback+0xdc>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002de8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e24 <HAL_UART_RxCpltCallback+0x10c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2200      	movs	r2, #0
 8002dee:	2101      	movs	r1, #1
 8002df0:	480d      	ldr	r0, [pc, #52]	@ (8002e28 <HAL_UART_RxCpltCallback+0x110>)
 8002df2:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002df4:	2201      	movs	r2, #1
 8002df6:	490c      	ldr	r1, [pc, #48]	@ (8002e28 <HAL_UART_RxCpltCallback+0x110>)
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f005 f829 	bl	8007e50 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40013800 	.word	0x40013800
 8002e08:	200006a0 	.word	0x200006a0
 8002e0c:	200006a2 	.word	0x200006a2
 8002e10:	2000049c 	.word	0x2000049c
 8002e14:	200004a0 	.word	0x200004a0
 8002e18:	0801f1e0 	.word	0x0801f1e0
 8002e1c:	200002dc 	.word	0x200002dc
 8002e20:	40008000 	.word	0x40008000
 8002e24:	20000498 	.word	0x20000498
 8002e28:	20000490 	.word	0x20000490

08002e2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e2c:	480d      	ldr	r0, [pc, #52]	@ (8002e64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e2e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e30:	f7ff f9f3 	bl	800221a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e34:	480c      	ldr	r0, [pc, #48]	@ (8002e68 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e36:	490d      	ldr	r1, [pc, #52]	@ (8002e6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e38:	4a0d      	ldr	r2, [pc, #52]	@ (8002e70 <LoopForever+0xe>)
  movs r3, #0
 8002e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e3c:	e002      	b.n	8002e44 <LoopCopyDataInit>

08002e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e42:	3304      	adds	r3, #4

08002e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e48:	d3f9      	bcc.n	8002e3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e78 <LoopForever+0x16>)
  movs r3, #0
 8002e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e50:	e001      	b.n	8002e56 <LoopFillZerobss>

08002e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e54:	3204      	adds	r2, #4

08002e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e58:	d3fb      	bcc.n	8002e52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e5a:	f01c f8d9 	bl	801f010 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e5e:	f7fe fcc9 	bl	80017f4 <main>

08002e62 <LoopForever>:

LoopForever:
    b LoopForever
 8002e62:	e7fe      	b.n	8002e62 <LoopForever>
  ldr   r0, =_estack
 8002e64:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e6c:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8002e70:	080202f4 	.word	0x080202f4
  ldr r2, =_sbss
 8002e74:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8002e78:	200025cc 	.word	0x200025cc

08002e7c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e7c:	e7fe      	b.n	8002e7c <ADC_IRQHandler>

08002e7e <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b086      	sub	sp, #24
 8002e82:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002e84:	1d3b      	adds	r3, r7, #4
 8002e86:	2200      	movs	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	605a      	str	r2, [r3, #4]
 8002e8c:	609a      	str	r2, [r3, #8]
 8002e8e:	60da      	str	r2, [r3, #12]
 8002e90:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002e92:	2310      	movs	r3, #16
 8002e94:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002e96:	2301      	movs	r3, #1
 8002e98:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002ea2:	1d3b      	adds	r3, r7, #4
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002eaa:	f002 f8a7 	bl	8004ffc <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002eae:	2320      	movs	r3, #32
 8002eb0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002eb2:	1d3b      	adds	r3, r7, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002eba:	f002 f89f 	bl	8004ffc <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2120      	movs	r1, #32
 8002ec2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ec6:	f002 fac7 	bl	8005458 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2110      	movs	r1, #16
 8002ece:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ed2:	f002 fac1 	bl	8005458 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3718      	adds	r7, #24
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002eea:	79fb      	ldrb	r3, [r7, #7]
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d83f      	bhi.n	8002f70 <BSP_RADIO_ConfigRFSwitch+0x90>
 8002ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ef8 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f09 	.word	0x08002f09
 8002efc:	08002f23 	.word	0x08002f23
 8002f00:	08002f3d 	.word	0x08002f3d
 8002f04:	08002f57 	.word	0x08002f57
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2110      	movs	r1, #16
 8002f0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f10:	f002 faa2 	bl	8005458 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002f14:	2200      	movs	r2, #0
 8002f16:	2120      	movs	r1, #32
 8002f18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f1c:	f002 fa9c 	bl	8005458 <HAL_GPIO_WritePin>
      break;      
 8002f20:	e027      	b.n	8002f72 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002f22:	2201      	movs	r2, #1
 8002f24:	2110      	movs	r1, #16
 8002f26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f2a:	f002 fa95 	bl	8005458 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2120      	movs	r1, #32
 8002f32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f36:	f002 fa8f 	bl	8005458 <HAL_GPIO_WritePin>
      break;
 8002f3a:	e01a      	b.n	8002f72 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	2110      	movs	r1, #16
 8002f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f44:	f002 fa88 	bl	8005458 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002f48:	2201      	movs	r2, #1
 8002f4a:	2120      	movs	r1, #32
 8002f4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f50:	f002 fa82 	bl	8005458 <HAL_GPIO_WritePin>
      break;
 8002f54:	e00d      	b.n	8002f72 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002f56:	2200      	movs	r2, #0
 8002f58:	2110      	movs	r1, #16
 8002f5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f5e:	f002 fa7b 	bl	8005458 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002f62:	2201      	movs	r2, #1
 8002f64:	2120      	movs	r1, #32
 8002f66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f6a:	f002 fa75 	bl	8005458 <HAL_GPIO_WritePin>
      break;
 8002f6e:	e000      	b.n	8002f72 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002f70:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002f80:	2302      	movs	r3, #2
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr

08002f8a <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8002f8e:	2301      	movs	r3, #1
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bc80      	pop	{r7}
 8002f96:	4770      	bx	lr

08002f98 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8002f9c:	2301      	movs	r3, #1
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr

08002fa6 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b085      	sub	sp, #20
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	4603      	mov	r3, r0
 8002fae:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d102      	bne.n	8002fbc <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8002fb6:	230f      	movs	r3, #15
 8002fb8:	60fb      	str	r3, [r7, #12]
 8002fba:	e001      	b.n	8002fc0 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8002fbc:	2316      	movs	r3, #22
 8002fbe:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr

08002fcc <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002fd0:	4b04      	ldr	r3, [pc, #16]	@ (8002fe4 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	4a03      	ldr	r2, [pc, #12]	@ (8002fe4 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002fd6:	f023 0301 	bic.w	r3, r3, #1
 8002fda:	6053      	str	r3, [r2, #4]
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	4770      	bx	lr
 8002fe4:	e0042000 	.word	0xe0042000

08002fe8 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002fec:	4b04      	ldr	r3, [pc, #16]	@ (8003000 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4a03      	ldr	r2, [pc, #12]	@ (8003000 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002ff2:	f023 0302 	bic.w	r3, r3, #2
 8002ff6:	6053      	str	r3, [r2, #4]
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr
 8003000:	e0042000 	.word	0xe0042000

08003004 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003008:	4b04      	ldr	r3, [pc, #16]	@ (800301c <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4a03      	ldr	r2, [pc, #12]	@ (800301c <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800300e:	f023 0304 	bic.w	r3, r3, #4
 8003012:	6053      	str	r3, [r2, #4]
}
 8003014:	bf00      	nop
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	e0042000 	.word	0xe0042000

08003020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003026:	2300      	movs	r3, #0
 8003028:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800302a:	2003      	movs	r0, #3
 800302c:	f001 f9a0 	bl	8004370 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003030:	f003 fad4 	bl	80065dc <HAL_RCC_GetHCLKFreq>
 8003034:	4603      	mov	r3, r0
 8003036:	4a09      	ldr	r2, [pc, #36]	@ (800305c <HAL_Init+0x3c>)
 8003038:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800303a:	200f      	movs	r0, #15
 800303c:	f7ff f884 	bl	8002148 <HAL_InitTick>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	71fb      	strb	r3, [r7, #7]
 800304a:	e001      	b.n	8003050 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800304c:	f7fe fe21 	bl	8001c92 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003050:	79fb      	ldrb	r3, [r7, #7]
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20000014 	.word	0x20000014

08003060 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003064:	4b04      	ldr	r3, [pc, #16]	@ (8003078 <HAL_SuspendTick+0x18>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a03      	ldr	r2, [pc, #12]	@ (8003078 <HAL_SuspendTick+0x18>)
 800306a:	f023 0302 	bic.w	r3, r3, #2
 800306e:	6013      	str	r3, [r2, #0]
}
 8003070:	bf00      	nop
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr
 8003078:	e000e010 	.word	0xe000e010

0800307c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003080:	4b04      	ldr	r3, [pc, #16]	@ (8003094 <HAL_ResumeTick+0x18>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a03      	ldr	r2, [pc, #12]	@ (8003094 <HAL_ResumeTick+0x18>)
 8003086:	f043 0302 	orr.w	r3, r3, #2
 800308a:	6013      	str	r3, [r2, #0]
}
 800308c:	bf00      	nop
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr
 8003094:	e000e010 	.word	0xe000e010

08003098 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800309c:	4b02      	ldr	r3, [pc, #8]	@ (80030a8 <HAL_GetUIDw0+0x10>)
 800309e:	681b      	ldr	r3, [r3, #0]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr
 80030a8:	1fff7590 	.word	0x1fff7590

080030ac <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80030b0:	4b02      	ldr	r3, [pc, #8]	@ (80030bc <HAL_GetUIDw1+0x10>)
 80030b2:	681b      	ldr	r3, [r3, #0]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr
 80030bc:	1fff7594 	.word	0x1fff7594

080030c0 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80030c4:	4b02      	ldr	r3, [pc, #8]	@ (80030d0 <HAL_GetUIDw2+0x10>)
 80030c6:	681b      	ldr	r3, [r3, #0]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr
 80030d0:	1fff7598 	.word	0x1fff7598

080030d4 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80030d8:	f7ff ff78 	bl	8002fcc <LL_DBGMCU_DisableDBGSleepMode>
}
 80030dc:	bf00      	nop
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80030e4:	f7ff ff80 	bl	8002fe8 <LL_DBGMCU_DisableDBGStopMode>
}
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80030f0:	f7ff ff88 	bl	8003004 <LL_DBGMCU_DisableDBGStandbyMode>
}
 80030f4:	bf00      	nop
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	431a      	orrs	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	601a      	str	r2, [r3, #0]
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800312c:	4618      	mov	r0, r3
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	bc80      	pop	{r7}
 8003134:	4770      	bx	lr

08003136 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003136:	b480      	push	{r7}
 8003138:	b085      	sub	sp, #20
 800313a:	af00      	add	r7, sp, #0
 800313c:	60f8      	str	r0, [r7, #12]
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	695a      	ldr	r2, [r3, #20]
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2107      	movs	r1, #7
 800314e:	fa01 f303 	lsl.w	r3, r1, r3
 8003152:	43db      	mvns	r3, r3
 8003154:	401a      	ands	r2, r3
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	fa01 f303 	lsl.w	r3, r1, r3
 8003162:	431a      	orrs	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003168:	bf00      	nop
 800316a:	3714      	adds	r7, #20
 800316c:	46bd      	mov	sp, r7
 800316e:	bc80      	pop	{r7}
 8003170:	4770      	bx	lr

08003172 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
 800317a:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	695a      	ldr	r2, [r3, #20]
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2107      	movs	r1, #7
 8003188:	fa01 f303 	lsl.w	r3, r1, r3
 800318c:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr

080031a2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80031a2:	b480      	push	{r7}
 80031a4:	b083      	sub	sp, #12
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc80      	pop	{r7}
 80031c4:	4770      	bx	lr

080031c6 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b085      	sub	sp, #20
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	60f8      	str	r0, [r7, #12]
 80031ce:	60b9      	str	r1, [r7, #8]
 80031d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f003 031f 	and.w	r3, r3, #31
 80031dc:	210f      	movs	r1, #15
 80031de:	fa01 f303 	lsl.w	r3, r1, r3
 80031e2:	43db      	mvns	r3, r3
 80031e4:	401a      	ands	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	0e9b      	lsrs	r3, r3, #26
 80031ea:	f003 010f 	and.w	r1, r3, #15
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	f003 031f 	and.w	r3, r3, #31
 80031f4:	fa01 f303 	lsl.w	r3, r1, r3
 80031f8:	431a      	orrs	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80031fe:	bf00      	nop
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800321c:	431a      	orrs	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr

0800322c <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003240:	43db      	mvns	r3, r3
 8003242:	401a      	ands	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr

08003252 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003252:	b480      	push	{r7}
 8003254:	b085      	sub	sp, #20
 8003256:	af00      	add	r7, sp, #0
 8003258:	60f8      	str	r0, [r7, #12]
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	695a      	ldr	r2, [r3, #20]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	021b      	lsls	r3, r3, #8
 8003266:	43db      	mvns	r3, r3
 8003268:	401a      	ands	r2, r3
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	0219      	lsls	r1, r3, #8
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	400b      	ands	r3, r1
 8003272:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8003276:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800327a:	431a      	orrs	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003280:	bf00      	nop
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr

0800328a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800329a:	f023 0317 	bic.w	r3, r3, #23
 800329e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr

080032b0 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80032c0:	f023 0317 	bic.w	r3, r3, #23
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6093      	str	r3, [r2, #8]
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr

080032d2 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b083      	sub	sp, #12
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032e6:	d101      	bne.n	80032ec <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032e8:	2301      	movs	r3, #1
 80032ea:	e000      	b.n	80032ee <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003308:	f023 0317 	bic.w	r3, r3, #23
 800330c:	f043 0201 	orr.w	r2, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr

0800331e <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800332e:	f023 0317 	bic.w	r3, r3, #23
 8003332:	f043 0202 	orr.w	r2, r3, #2
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b01      	cmp	r3, #1
 8003356:	d101      	bne.n	800335c <LL_ADC_IsEnabled+0x18>
 8003358:	2301      	movs	r3, #1
 800335a:	e000      	b.n	800335e <LL_ADC_IsEnabled+0x1a>
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr

08003368 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b02      	cmp	r3, #2
 800337a:	d101      	bne.n	8003380 <LL_ADC_IsDisableOngoing+0x18>
 800337c:	2301      	movs	r3, #1
 800337e:	e000      	b.n	8003382 <LL_ADC_IsDisableOngoing+0x1a>
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	370c      	adds	r7, #12
 8003386:	46bd      	mov	sp, r7
 8003388:	bc80      	pop	{r7}
 800338a:	4770      	bx	lr

0800338c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800339c:	f023 0317 	bic.w	r3, r3, #23
 80033a0:	f043 0204 	orr.w	r2, r3, #4
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bc80      	pop	{r7}
 80033b0:	4770      	bx	lr

080033b2 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033c2:	f023 0317 	bic.w	r3, r3, #23
 80033c6:	f043 0210 	orr.w	r2, r3, #16
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bc80      	pop	{r7}
 80033d6:	4770      	bx	lr

080033d8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b04      	cmp	r3, #4
 80033ea:	d101      	bne.n	80033f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80033ec:	2301      	movs	r3, #1
 80033ee:	e000      	b.n	80033f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bc80      	pop	{r7}
 80033fa:	4770      	bx	lr

080033fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b088      	sub	sp, #32
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003404:	2300      	movs	r3, #0
 8003406:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003408:	2300      	movs	r3, #0
 800340a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 800340c:	2300      	movs	r3, #0
 800340e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003410:	2300      	movs	r3, #0
 8003412:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e17e      	b.n	800371c <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003428:	2b00      	cmp	r3, #0
 800342a:	d109      	bne.n	8003440 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7fd fdc3 	bl	8000fb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff ff44 	bl	80032d2 <LL_ADC_IsInternalRegulatorEnabled>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d115      	bne.n	800347c <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff ff18 	bl	800328a <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800345a:	4b9e      	ldr	r3, [pc, #632]	@ (80036d4 <HAL_ADC_Init+0x2d8>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	099b      	lsrs	r3, r3, #6
 8003460:	4a9d      	ldr	r2, [pc, #628]	@ (80036d8 <HAL_ADC_Init+0x2dc>)
 8003462:	fba2 2303 	umull	r2, r3, r2, r3
 8003466:	099b      	lsrs	r3, r3, #6
 8003468:	3301      	adds	r3, #1
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800346e:	e002      	b.n	8003476 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	3b01      	subs	r3, #1
 8003474:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1f9      	bne.n	8003470 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff ff26 	bl	80032d2 <LL_ADC_IsInternalRegulatorEnabled>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10d      	bne.n	80034a8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003490:	f043 0210 	orr.w	r2, r3, #16
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800349c:	f043 0201 	orr.w	r2, r3, #1
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7ff ff93 	bl	80033d8 <LL_ADC_REG_IsConversionOngoing>
 80034b2:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b8:	f003 0310 	and.w	r3, r3, #16
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f040 8124 	bne.w	800370a <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f040 8120 	bne.w	800370a <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ce:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80034d2:	f043 0202 	orr.w	r2, r3, #2
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff ff30 	bl	8003344 <LL_ADC_IsEnabled>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	f040 80a7 	bne.w	800363a <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	7e1b      	ldrb	r3, [r3, #24]
 80034f4:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80034f6:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	7e5b      	ldrb	r3, [r3, #25]
 80034fc:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80034fe:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	7e9b      	ldrb	r3, [r3, #26]
 8003504:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003506:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800350c:	2a00      	cmp	r2, #0
 800350e:	d002      	beq.n	8003516 <HAL_ADC_Init+0x11a>
 8003510:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003514:	e000      	b.n	8003518 <HAL_ADC_Init+0x11c>
 8003516:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003518:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800351e:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	da04      	bge.n	8003532 <HAL_ADC_Init+0x136>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003530:	e001      	b.n	8003536 <HAL_ADC_Init+0x13a>
 8003532:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 8003536:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800353e:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003540:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d114      	bne.n	800357c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	7e9b      	ldrb	r3, [r3, #26]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d104      	bne.n	8003564 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003560:	61bb      	str	r3, [r7, #24]
 8003562:	e00b      	b.n	800357c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003568:	f043 0220 	orr.w	r2, r3, #32
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003574:	f043 0201 	orr.w	r2, r3, #1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003580:	2b00      	cmp	r3, #0
 8003582:	d009      	beq.n	8003598 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003590:	4313      	orrs	r3, r2
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4313      	orrs	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 80035a2:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6812      	ldr	r2, [r2, #0]
 80035aa:	69b9      	ldr	r1, [r7, #24]
 80035ac:	430b      	orrs	r3, r1
 80035ae:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035bc:	4313      	orrs	r3, r2
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d111      	bne.n	80035f2 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035da:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80035e0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80035e6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	691a      	ldr	r2, [r3, #16]
 80035f8:	4b38      	ldr	r3, [pc, #224]	@ (80036dc <HAL_ADC_Init+0x2e0>)
 80035fa:	4013      	ands	r3, r2
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6812      	ldr	r2, [r2, #0]
 8003600:	6979      	ldr	r1, [r7, #20]
 8003602:	430b      	orrs	r3, r1
 8003604:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800360e:	d014      	beq.n	800363a <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003618:	d00f      	beq.n	800363a <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800361e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003622:	d00a      	beq.n	800363a <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003624:	4b2e      	ldr	r3, [pc, #184]	@ (80036e0 <HAL_ADC_Init+0x2e4>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003634:	492a      	ldr	r1, [pc, #168]	@ (80036e0 <HAL_ADC_Init+0x2e4>)
 8003636:	4313      	orrs	r3, r2
 8003638:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6818      	ldr	r0, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003642:	461a      	mov	r2, r3
 8003644:	2100      	movs	r1, #0
 8003646:	f7ff fd76 	bl	8003136 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6818      	ldr	r0, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003652:	461a      	mov	r2, r3
 8003654:	4923      	ldr	r1, [pc, #140]	@ (80036e4 <HAL_ADC_Init+0x2e8>)
 8003656:	f7ff fd6e 	bl	8003136 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d108      	bne.n	8003674 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f062 020f 	orn	r2, r2, #15
 8003670:	629a      	str	r2, [r3, #40]	@ 0x28
 8003672:	e017      	b.n	80036a4 <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800367c:	d112      	bne.n	80036a4 <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	3b01      	subs	r3, #1
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	f003 031c 	and.w	r3, r3, #28
 8003690:	f06f 020f 	mvn.w	r2, #15
 8003694:	fa02 f103 	lsl.w	r1, r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2100      	movs	r1, #0
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fd61 	bl	8003172 <LL_ADC_GetSamplingTimeCommonChannels>
 80036b0:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d116      	bne.n	80036e8 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c4:	f023 0303 	bic.w	r3, r3, #3
 80036c8:	f043 0201 	orr.w	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036d0:	e023      	b.n	800371a <HAL_ADC_Init+0x31e>
 80036d2:	bf00      	nop
 80036d4:	20000014 	.word	0x20000014
 80036d8:	053e2d63 	.word	0x053e2d63
 80036dc:	1ffffc02 	.word	0x1ffffc02
 80036e0:	40012708 	.word	0x40012708
 80036e4:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ec:	f023 0312 	bic.w	r3, r3, #18
 80036f0:	f043 0210 	orr.w	r2, r3, #16
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fc:	f043 0201 	orr.w	r2, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003708:	e007      	b.n	800371a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370e:	f043 0210 	orr.w	r2, r3, #16
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 800371a:	7ffb      	ldrb	r3, [r7, #31]
}
 800371c:	4618      	mov	r0, r3
 800371e:	3720      	adds	r7, #32
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e07a      	b.n	800382c <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373a:	f043 0202 	orr.w	r2, r3, #2
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 face 	bl	8003ce4 <ADC_ConversionStop>
 8003748:	4603      	mov	r3, r0
 800374a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800374c:	7bfb      	ldrb	r3, [r7, #15]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10f      	bne.n	8003772 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 fb92 	bl	8003e7c <ADC_Disable>
 8003758:	4603      	mov	r3, r0
 800375a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800375c:	7bfb      	ldrb	r3, [r7, #15]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d102      	bne.n	8003768 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff fd9f 	bl	80032b0 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003780:	f023 0303 	bic.w	r3, r3, #3
 8003784:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f240 329f 	movw	r2, #927	@ 0x39f
 800378e:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68d9      	ldr	r1, [r3, #12]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	4b26      	ldr	r3, [pc, #152]	@ (8003834 <HAL_ADC_DeInit+0x110>)
 800379c:	400b      	ands	r3, r1
 800379e:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	695a      	ldr	r2, [r3, #20]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0207 	bic.w	r2, r2, #7
 80037ae:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2200      	movs	r2, #0
 80037bc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6a1a      	ldr	r2, [r3, #32]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 80037cc:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 80037ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 80037fc:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80037fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003838 <HAL_ADC_DeInit+0x114>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a0d      	ldr	r2, [pc, #52]	@ (8003838 <HAL_ADC_DeInit+0x114>)
 8003804:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003808:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7fd fc00 	bl	8001010 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800382a:	7bfb      	ldrb	r3, [r7, #15]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3710      	adds	r7, #16
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	833e0200 	.word	0x833e0200
 8003838:	40012708 	.word	0x40012708

0800383c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff fdc5 	bl	80033d8 <LL_ADC_REG_IsConversionOngoing>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d132      	bne.n	80038ba <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800385a:	2b01      	cmp	r3, #1
 800385c:	d101      	bne.n	8003862 <HAL_ADC_Start+0x26>
 800385e:	2302      	movs	r3, #2
 8003860:	e02e      	b.n	80038c0 <HAL_ADC_Start+0x84>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 fa80 	bl	8003d70 <ADC_Enable>
 8003870:	4603      	mov	r3, r0
 8003872:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003874:	7bfb      	ldrb	r3, [r7, #15]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d11a      	bne.n	80038b0 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003882:	f023 0301 	bic.w	r3, r3, #1
 8003886:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	221c      	movs	r2, #28
 800389a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff fd6f 	bl	800338c <LL_ADC_REG_StartConversion>
 80038ae:	e006      	b.n	80038be <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80038b8:	e001      	b.n	80038be <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80038ba:	2302      	movs	r3, #2
 80038bc:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 80038be:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d101      	bne.n	80038de <HAL_ADC_Stop+0x16>
 80038da:	2302      	movs	r3, #2
 80038dc:	e022      	b.n	8003924 <HAL_ADC_Stop+0x5c>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f9fc 	bl	8003ce4 <ADC_ConversionStop>
 80038ec:	4603      	mov	r3, r0
 80038ee:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80038f0:	7bfb      	ldrb	r3, [r7, #15]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d111      	bne.n	800391a <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fac0 	bl	8003e7c <ADC_Disable>
 80038fc:	4603      	mov	r3, r0
 80038fe:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003900:	7bfb      	ldrb	r3, [r7, #15]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d109      	bne.n	800391a <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800390a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800390e:	f023 0301 	bic.w	r3, r3, #1
 8003912:	f043 0201 	orr.w	r2, r3, #1
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003922:	7bfb      	ldrb	r3, [r7, #15]
}
 8003924:	4618      	mov	r0, r3
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	2b08      	cmp	r3, #8
 800393c:	d102      	bne.n	8003944 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800393e:	2308      	movs	r3, #8
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	e010      	b.n	8003966 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d007      	beq.n	8003962 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003956:	f043 0220 	orr.w	r2, r3, #32
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e077      	b.n	8003a52 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003962:	2304      	movs	r3, #4
 8003964:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003966:	f7fe fbf9 	bl	800215c <HAL_GetTick>
 800396a:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800396c:	e021      	b.n	80039b2 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003974:	d01d      	beq.n	80039b2 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003976:	f7fe fbf1 	bl	800215c <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	683a      	ldr	r2, [r7, #0]
 8003982:	429a      	cmp	r2, r3
 8003984:	d302      	bcc.n	800398c <HAL_ADC_PollForConversion+0x60>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d112      	bne.n	80039b2 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	4013      	ands	r3, r2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10b      	bne.n	80039b2 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399e:	f043 0204 	orr.w	r2, r3, #4
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e04f      	b.n	8003a52 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0d6      	beq.n	800396e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff fbe6 	bl	80031a2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d031      	beq.n	8003a40 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	7e9b      	ldrb	r3, [r3, #26]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d12d      	bne.n	8003a40 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	2b08      	cmp	r3, #8
 80039f0:	d126      	bne.n	8003a40 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7ff fcee 	bl	80033d8 <LL_ADC_REG_IsConversionOngoing>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d112      	bne.n	8003a28 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 020c 	bic.w	r2, r2, #12
 8003a10:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a1a:	f023 0301 	bic.w	r3, r3, #1
 8003a1e:	f043 0201 	orr.w	r2, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a26:	e00b      	b.n	8003a40 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a2c:	f043 0220 	orr.w	r2, r3, #32
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a38:	f043 0201 	orr.w	r2, r3, #1
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	7e1b      	ldrb	r3, [r3, #24]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d103      	bne.n	8003a50 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	220c      	movs	r2, #12
 8003a4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b083      	sub	sp, #12
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bc80      	pop	{r7}
 8003a70:	4770      	bx	lr
	...

08003a74 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b088      	sub	sp, #32
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_ADC_ConfigChannel+0x28>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e110      	b.n	8003cbe <HAL_ADC_ConfigChannel+0x24a>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff fc95 	bl	80033d8 <LL_ADC_REG_IsConversionOngoing>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f040 80f7 	bne.w	8003ca4 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	f000 80b1 	beq.w	8003c22 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ac8:	d004      	beq.n	8003ad4 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003ace:	4a7e      	ldr	r2, [pc, #504]	@ (8003cc8 <HAL_ADC_ConfigChannel+0x254>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d108      	bne.n	8003ae6 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4619      	mov	r1, r3
 8003ade:	4610      	mov	r0, r2
 8003ae0:	f7ff fb92 	bl	8003208 <LL_ADC_REG_SetSequencerChAdd>
 8003ae4:	e041      	b.n	8003b6a <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f003 031f 	and.w	r3, r3, #31
 8003af2:	210f      	movs	r1, #15
 8003af4:	fa01 f303 	lsl.w	r3, r1, r3
 8003af8:	43db      	mvns	r3, r3
 8003afa:	401a      	ands	r2, r3
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d105      	bne.n	8003b14 <HAL_ADC_ConfigChannel+0xa0>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	0e9b      	lsrs	r3, r3, #26
 8003b0e:	f003 031f 	and.w	r3, r3, #31
 8003b12:	e011      	b.n	8003b38 <HAL_ADC_ConfigChannel+0xc4>
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	fa93 f3a3 	rbit	r3, r3
 8003b20:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003b2c:	2320      	movs	r3, #32
 8003b2e:	e003      	b.n	8003b38 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	fab3 f383 	clz	r3, r3
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	6839      	ldr	r1, [r7, #0]
 8003b3a:	6849      	ldr	r1, [r1, #4]
 8003b3c:	f001 011f 	and.w	r1, r1, #31
 8003b40:	408b      	lsls	r3, r1
 8003b42:	431a      	orrs	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	089b      	lsrs	r3, r3, #2
 8003b4e:	1c5a      	adds	r2, r3, #1
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d808      	bhi.n	8003b6a <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6818      	ldr	r0, [r3, #0]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	6859      	ldr	r1, [r3, #4]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	461a      	mov	r2, r3
 8003b66:	f7ff fb2e 	bl	80031c6 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6818      	ldr	r0, [r3, #0]
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	6819      	ldr	r1, [r3, #0]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	461a      	mov	r2, r3
 8003b78:	f7ff fb6b 	bl	8003252 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f280 8097 	bge.w	8003cb4 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b86:	4851      	ldr	r0, [pc, #324]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003b88:	f7ff fac8 	bl	800311c <LL_ADC_GetCommonPathInternalCh>
 8003b8c:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a4f      	ldr	r2, [pc, #316]	@ (8003cd0 <HAL_ADC_ConfigChannel+0x25c>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d120      	bne.n	8003bda <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d11b      	bne.n	8003bda <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4848      	ldr	r0, [pc, #288]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003bac:	f7ff faa4 	bl	80030f8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bb0:	4b48      	ldr	r3, [pc, #288]	@ (8003cd4 <HAL_ADC_ConfigChannel+0x260>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	099b      	lsrs	r3, r3, #6
 8003bb6:	4a48      	ldr	r2, [pc, #288]	@ (8003cd8 <HAL_ADC_ConfigChannel+0x264>)
 8003bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbc:	099b      	lsrs	r3, r3, #6
 8003bbe:	1c5a      	adds	r2, r3, #1
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	4413      	add	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003bca:	e002      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1f9      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003bd8:	e06c      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a3f      	ldr	r2, [pc, #252]	@ (8003cdc <HAL_ADC_ConfigChannel+0x268>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d10c      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d107      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4835      	ldr	r0, [pc, #212]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003bf8:	f7ff fa7e 	bl	80030f8 <LL_ADC_SetCommonPathInternalCh>
 8003bfc:	e05a      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a37      	ldr	r2, [pc, #220]	@ (8003ce0 <HAL_ADC_ConfigChannel+0x26c>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d155      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d150      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c18:	4619      	mov	r1, r3
 8003c1a:	482c      	ldr	r0, [pc, #176]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003c1c:	f7ff fa6c 	bl	80030f8 <LL_ADC_SetCommonPathInternalCh>
 8003c20:	e048      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c2a:	d004      	beq.n	8003c36 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c30:	4a25      	ldr	r2, [pc, #148]	@ (8003cc8 <HAL_ADC_ConfigChannel+0x254>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d107      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4610      	mov	r0, r2
 8003c42:	f7ff faf3 	bl	800322c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	da32      	bge.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c4e:	481f      	ldr	r0, [pc, #124]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003c50:	f7ff fa64 	bl	800311c <LL_ADC_GetCommonPathInternalCh>
 8003c54:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd0 <HAL_ADC_ConfigChannel+0x25c>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d107      	bne.n	8003c70 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003c66:	4619      	mov	r1, r3
 8003c68:	4818      	ldr	r0, [pc, #96]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003c6a:	f7ff fa45 	bl	80030f8 <LL_ADC_SetCommonPathInternalCh>
 8003c6e:	e021      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a19      	ldr	r2, [pc, #100]	@ (8003cdc <HAL_ADC_ConfigChannel+0x268>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d107      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c80:	4619      	mov	r1, r3
 8003c82:	4812      	ldr	r0, [pc, #72]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003c84:	f7ff fa38 	bl	80030f8 <LL_ADC_SetCommonPathInternalCh>
 8003c88:	e014      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a14      	ldr	r2, [pc, #80]	@ (8003ce0 <HAL_ADC_ConfigChannel+0x26c>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d10f      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	480b      	ldr	r0, [pc, #44]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003c9e:	f7ff fa2b 	bl	80030f8 <LL_ADC_SetCommonPathInternalCh>
 8003ca2:	e007      	b.n	8003cb4 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca8:	f043 0220 	orr.w	r2, r3, #32
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003cbc:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3720      	adds	r7, #32
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	80000004 	.word	0x80000004
 8003ccc:	40012708 	.word	0x40012708
 8003cd0:	b0001000 	.word	0xb0001000
 8003cd4:	20000014 	.word	0x20000014
 8003cd8:	053e2d63 	.word	0x053e2d63
 8003cdc:	b8004000 	.word	0xb8004000
 8003ce0:	b4002000 	.word	0xb4002000

08003ce4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff fb71 	bl	80033d8 <LL_ADC_REG_IsConversionOngoing>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d033      	beq.n	8003d64 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff fb31 	bl	8003368 <LL_ADC_IsDisableOngoing>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d104      	bne.n	8003d16 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff fb4e 	bl	80033b2 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d16:	f7fe fa21 	bl	800215c <HAL_GetTick>
 8003d1a:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d1c:	e01b      	b.n	8003d56 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003d1e:	f7fe fa1d 	bl	800215c <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d914      	bls.n	8003d56 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 0304 	and.w	r3, r3, #4
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00d      	beq.n	8003d56 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3e:	f043 0210 	orr.w	r2, r3, #16
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4a:	f043 0201 	orr.w	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e007      	b.n	8003d66 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f003 0304 	and.w	r3, r3, #4
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1dc      	bne.n	8003d1e <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff fadf 	bl	8003344 <LL_ADC_IsEnabled>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d169      	bne.n	8003e60 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	4b36      	ldr	r3, [pc, #216]	@ (8003e6c <ADC_Enable+0xfc>)
 8003d94:	4013      	ands	r3, r2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00d      	beq.n	8003db6 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9e:	f043 0210 	orr.w	r2, r3, #16
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003daa:	f043 0201 	orr.w	r2, r3, #1
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e055      	b.n	8003e62 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff fa9c 	bl	80032f8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8003dc0:	482b      	ldr	r0, [pc, #172]	@ (8003e70 <ADC_Enable+0x100>)
 8003dc2:	f7ff f9ab 	bl	800311c <LL_ADC_GetCommonPathInternalCh>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00f      	beq.n	8003df0 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dd0:	4b28      	ldr	r3, [pc, #160]	@ (8003e74 <ADC_Enable+0x104>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	099b      	lsrs	r3, r3, #6
 8003dd6:	4a28      	ldr	r2, [pc, #160]	@ (8003e78 <ADC_Enable+0x108>)
 8003dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ddc:	099b      	lsrs	r3, r3, #6
 8003dde:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8003de0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003de2:	e002      	b.n	8003dea <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1f9      	bne.n	8003de4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	7e5b      	ldrb	r3, [r3, #25]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d033      	beq.n	8003e60 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003df8:	f7fe f9b0 	bl	800215c <HAL_GetTick>
 8003dfc:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003dfe:	e028      	b.n	8003e52 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff fa9d 	bl	8003344 <LL_ADC_IsEnabled>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d104      	bne.n	8003e1a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff fa6f 	bl	80032f8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e1a:	f7fe f99f 	bl	800215c <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d914      	bls.n	8003e52 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d00d      	beq.n	8003e52 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3a:	f043 0210 	orr.w	r2, r3, #16
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e46:	f043 0201 	orr.w	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e007      	b.n	8003e62 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d1cf      	bne.n	8003e00 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	80000017 	.word	0x80000017
 8003e70:	40012708 	.word	0x40012708
 8003e74:	20000014 	.word	0x20000014
 8003e78:	053e2d63 	.word	0x053e2d63

08003e7c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff fa6d 	bl	8003368 <LL_ADC_IsDisableOngoing>
 8003e8e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff fa55 	bl	8003344 <LL_ADC_IsEnabled>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d047      	beq.n	8003f30 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d144      	bne.n	8003f30 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f003 0305 	and.w	r3, r3, #5
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d10c      	bne.n	8003ece <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff fa30 	bl	800331e <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ec6:	f7fe f949 	bl	800215c <HAL_GetTick>
 8003eca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ecc:	e029      	b.n	8003f22 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed2:	f043 0210 	orr.w	r2, r3, #16
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ede:	f043 0201 	orr.w	r2, r3, #1
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e023      	b.n	8003f32 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003eea:	f7fe f937 	bl	800215c <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d914      	bls.n	8003f22 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00d      	beq.n	8003f22 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0a:	f043 0210 	orr.w	r2, r3, #16
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f16:	f043 0201 	orr.w	r2, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e007      	b.n	8003f32 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1dc      	bne.n	8003eea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <LL_ADC_SetCalibrationFactor>:
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
 8003f42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f4a:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	431a      	orrs	r2, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr

08003f62 <LL_ADC_GetCalibrationFactor>:
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bc80      	pop	{r7}
 8003f7c:	4770      	bx	lr

08003f7e <LL_ADC_Enable>:
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f8e:	f023 0317 	bic.w	r3, r3, #23
 8003f92:	f043 0201 	orr.w	r2, r3, #1
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	609a      	str	r2, [r3, #8]
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr

08003fa4 <LL_ADC_Disable>:
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fb4:	f023 0317 	bic.w	r3, r3, #23
 8003fb8:	f043 0202 	orr.w	r2, r3, #2
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	609a      	str	r2, [r3, #8]
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc80      	pop	{r7}
 8003fc8:	4770      	bx	lr

08003fca <LL_ADC_IsEnabled>:
{
 8003fca:	b480      	push	{r7}
 8003fcc:	b083      	sub	sp, #12
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <LL_ADC_IsEnabled+0x18>
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <LL_ADC_IsEnabled+0x1a>
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bc80      	pop	{r7}
 8003fec:	4770      	bx	lr

08003fee <LL_ADC_StartCalibration>:
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ffe:	f023 0317 	bic.w	r3, r3, #23
 8004002:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	609a      	str	r2, [r3, #8]
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr

08004014 <LL_ADC_IsCalibrationOnGoing>:
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004024:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004028:	d101      	bne.n	800402e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	bc80      	pop	{r7}
 8004038:	4770      	bx	lr

0800403a <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b088      	sub	sp, #32
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004042:	2300      	movs	r3, #0
 8004044:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004046:	2300      	movs	r3, #0
 8004048:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_ADCEx_Calibration_Start+0x1e>
 8004054:	2302      	movs	r3, #2
 8004056:	e0b9      	b.n	80041cc <HAL_ADCEx_Calibration_Start+0x192>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7ff ff0b 	bl	8003e7c <ADC_Disable>
 8004066:	4603      	mov	r3, r0
 8004068:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4618      	mov	r0, r3
 8004070:	f7ff ffab 	bl	8003fca <LL_ADC_IsEnabled>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	f040 809d 	bne.w	80041b6 <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004080:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004084:	f043 0202 	orr.w	r2, r3, #2
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	f248 0303 	movw	r3, #32771	@ 0x8003
 8004096:	4013      	ands	r3, r2
 8004098:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80040a8:	f023 0303 	bic.w	r3, r3, #3
 80040ac:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80040ae:	2300      	movs	r3, #0
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	e02e      	b.n	8004112 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7ff ff98 	bl	8003fee <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80040be:	e014      	b.n	80040ea <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	3301      	adds	r3, #1
 80040c4:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 80040cc:	d30d      	bcc.n	80040ea <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d2:	f023 0312 	bic.w	r3, r3, #18
 80040d6:	f043 0210 	orr.w	r2, r3, #16
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e070      	b.n	80041cc <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff ff90 	bl	8004014 <LL_ADC_IsCalibrationOnGoing>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1e2      	bne.n	80040c0 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff ff2f 	bl	8003f62 <LL_ADC_GetCalibrationFactor>
 8004104:	4602      	mov	r2, r0
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	4413      	add	r3, r2
 800410a:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	3301      	adds	r3, #1
 8004110:	61fb      	str	r3, [r7, #28]
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	2b07      	cmp	r3, #7
 8004116:	d9cd      	bls.n	80040b4 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004120:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f7ff ff29 	bl	8003f7e <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	69b9      	ldr	r1, [r7, #24]
 8004132:	4618      	mov	r0, r3
 8004134:	f7ff ff01 	bl	8003f3a <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f7ff ff31 	bl	8003fa4 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004142:	f7fe f80b 	bl	800215c <HAL_GetTick>
 8004146:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004148:	e01c      	b.n	8004184 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800414a:	f7fe f807 	bl	800215c <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	2b02      	cmp	r3, #2
 8004156:	d915      	bls.n	8004184 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff ff34 	bl	8003fca <LL_ADC_IsEnabled>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00d      	beq.n	8004184 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416c:	f043 0210 	orr.w	r2, r3, #16
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004178:	f043 0201 	orr.w	r2, r3, #1
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e023      	b.n	80041cc <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff ff1e 	bl	8003fca <LL_ADC_IsEnabled>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1da      	bne.n	800414a <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68d9      	ldr	r1, [r3, #12]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	430a      	orrs	r2, r1
 80041a2:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a8:	f023 0303 	bic.w	r3, r3, #3
 80041ac:	f043 0201 	orr.w	r2, r3, #1
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	659a      	str	r2, [r3, #88]	@ 0x58
 80041b4:	e005      	b.n	80041c2 <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ba:	f043 0210 	orr.w	r2, r3, #16
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3720      	adds	r7, #32
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f003 0307 	and.w	r3, r3, #7
 80041e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <__NVIC_SetPriorityGrouping+0x44>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80041f0:	4013      	ands	r3, r2
 80041f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004200:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004204:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004206:	4a04      	ldr	r2, [pc, #16]	@ (8004218 <__NVIC_SetPriorityGrouping+0x44>)
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	60d3      	str	r3, [r2, #12]
}
 800420c:	bf00      	nop
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	bc80      	pop	{r7}
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	e000ed00 	.word	0xe000ed00

0800421c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004220:	4b04      	ldr	r3, [pc, #16]	@ (8004234 <__NVIC_GetPriorityGrouping+0x18>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	0a1b      	lsrs	r3, r3, #8
 8004226:	f003 0307 	and.w	r3, r3, #7
}
 800422a:	4618      	mov	r0, r3
 800422c:	46bd      	mov	sp, r7
 800422e:	bc80      	pop	{r7}
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	e000ed00 	.word	0xe000ed00

08004238 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	4603      	mov	r3, r0
 8004240:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004246:	2b00      	cmp	r3, #0
 8004248:	db0b      	blt.n	8004262 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800424a:	79fb      	ldrb	r3, [r7, #7]
 800424c:	f003 021f 	and.w	r2, r3, #31
 8004250:	4906      	ldr	r1, [pc, #24]	@ (800426c <__NVIC_EnableIRQ+0x34>)
 8004252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	2001      	movs	r0, #1
 800425a:	fa00 f202 	lsl.w	r2, r0, r2
 800425e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	bc80      	pop	{r7}
 800426a:	4770      	bx	lr
 800426c:	e000e100 	.word	0xe000e100

08004270 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800427a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427e:	2b00      	cmp	r3, #0
 8004280:	db12      	blt.n	80042a8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004282:	79fb      	ldrb	r3, [r7, #7]
 8004284:	f003 021f 	and.w	r2, r3, #31
 8004288:	490a      	ldr	r1, [pc, #40]	@ (80042b4 <__NVIC_DisableIRQ+0x44>)
 800428a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428e:	095b      	lsrs	r3, r3, #5
 8004290:	2001      	movs	r0, #1
 8004292:	fa00 f202 	lsl.w	r2, r0, r2
 8004296:	3320      	adds	r3, #32
 8004298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800429c:	f3bf 8f4f 	dsb	sy
}
 80042a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80042a2:	f3bf 8f6f 	isb	sy
}
 80042a6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	e000e100 	.word	0xe000e100

080042b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	4603      	mov	r3, r0
 80042c0:	6039      	str	r1, [r7, #0]
 80042c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	db0a      	blt.n	80042e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	b2da      	uxtb	r2, r3
 80042d0:	490c      	ldr	r1, [pc, #48]	@ (8004304 <__NVIC_SetPriority+0x4c>)
 80042d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d6:	0112      	lsls	r2, r2, #4
 80042d8:	b2d2      	uxtb	r2, r2
 80042da:	440b      	add	r3, r1
 80042dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042e0:	e00a      	b.n	80042f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	b2da      	uxtb	r2, r3
 80042e6:	4908      	ldr	r1, [pc, #32]	@ (8004308 <__NVIC_SetPriority+0x50>)
 80042e8:	79fb      	ldrb	r3, [r7, #7]
 80042ea:	f003 030f 	and.w	r3, r3, #15
 80042ee:	3b04      	subs	r3, #4
 80042f0:	0112      	lsls	r2, r2, #4
 80042f2:	b2d2      	uxtb	r2, r2
 80042f4:	440b      	add	r3, r1
 80042f6:	761a      	strb	r2, [r3, #24]
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	e000e100 	.word	0xe000e100
 8004308:	e000ed00 	.word	0xe000ed00

0800430c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800430c:	b480      	push	{r7}
 800430e:	b089      	sub	sp, #36	@ 0x24
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f003 0307 	and.w	r3, r3, #7
 800431e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	f1c3 0307 	rsb	r3, r3, #7
 8004326:	2b04      	cmp	r3, #4
 8004328:	bf28      	it	cs
 800432a:	2304      	movcs	r3, #4
 800432c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	3304      	adds	r3, #4
 8004332:	2b06      	cmp	r3, #6
 8004334:	d902      	bls.n	800433c <NVIC_EncodePriority+0x30>
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	3b03      	subs	r3, #3
 800433a:	e000      	b.n	800433e <NVIC_EncodePriority+0x32>
 800433c:	2300      	movs	r3, #0
 800433e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004340:	f04f 32ff 	mov.w	r2, #4294967295
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	43da      	mvns	r2, r3
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	401a      	ands	r2, r3
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004354:	f04f 31ff 	mov.w	r1, #4294967295
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	fa01 f303 	lsl.w	r3, r1, r3
 800435e:	43d9      	mvns	r1, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004364:	4313      	orrs	r3, r2
         );
}
 8004366:	4618      	mov	r0, r3
 8004368:	3724      	adds	r7, #36	@ 0x24
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr

08004370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f7ff ff2b 	bl	80041d4 <__NVIC_SetPriorityGrouping>
}
 800437e:	bf00      	nop
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	b086      	sub	sp, #24
 800438a:	af00      	add	r7, sp, #0
 800438c:	4603      	mov	r3, r0
 800438e:	60b9      	str	r1, [r7, #8]
 8004390:	607a      	str	r2, [r7, #4]
 8004392:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004394:	f7ff ff42 	bl	800421c <__NVIC_GetPriorityGrouping>
 8004398:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	68b9      	ldr	r1, [r7, #8]
 800439e:	6978      	ldr	r0, [r7, #20]
 80043a0:	f7ff ffb4 	bl	800430c <NVIC_EncodePriority>
 80043a4:	4602      	mov	r2, r0
 80043a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043aa:	4611      	mov	r1, r2
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff ff83 	bl	80042b8 <__NVIC_SetPriority>
}
 80043b2:	bf00      	nop
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b082      	sub	sp, #8
 80043be:	af00      	add	r7, sp, #0
 80043c0:	4603      	mov	r3, r0
 80043c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff ff35 	bl	8004238 <__NVIC_EnableIRQ>
}
 80043ce:	bf00      	nop
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b082      	sub	sp, #8
 80043da:	af00      	add	r7, sp, #0
 80043dc:	4603      	mov	r3, r0
 80043de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80043e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff ff43 	bl	8004270 <__NVIC_DisableIRQ>
}
 80043ea:	bf00      	nop
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
	...

080043f4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e08e      	b.n	8004524 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	4b47      	ldr	r3, [pc, #284]	@ (800452c <HAL_DMA_Init+0x138>)
 800440e:	429a      	cmp	r2, r3
 8004410:	d80f      	bhi.n	8004432 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	461a      	mov	r2, r3
 8004418:	4b45      	ldr	r3, [pc, #276]	@ (8004530 <HAL_DMA_Init+0x13c>)
 800441a:	4413      	add	r3, r2
 800441c:	4a45      	ldr	r2, [pc, #276]	@ (8004534 <HAL_DMA_Init+0x140>)
 800441e:	fba2 2303 	umull	r2, r3, r2, r3
 8004422:	091b      	lsrs	r3, r3, #4
 8004424:	009a      	lsls	r2, r3, #2
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a42      	ldr	r2, [pc, #264]	@ (8004538 <HAL_DMA_Init+0x144>)
 800442e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004430:	e00e      	b.n	8004450 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	461a      	mov	r2, r3
 8004438:	4b40      	ldr	r3, [pc, #256]	@ (800453c <HAL_DMA_Init+0x148>)
 800443a:	4413      	add	r3, r2
 800443c:	4a3d      	ldr	r2, [pc, #244]	@ (8004534 <HAL_DMA_Init+0x140>)
 800443e:	fba2 2303 	umull	r2, r3, r2, r3
 8004442:	091b      	lsrs	r3, r3, #4
 8004444:	009a      	lsls	r2, r3, #2
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a3c      	ldr	r2, [pc, #240]	@ (8004540 <HAL_DMA_Init+0x14c>)
 800444e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6812      	ldr	r2, [r2, #0]
 8004462:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446a:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6819      	ldr	r1, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	689a      	ldr	r2, [r3, #8]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	431a      	orrs	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	69db      	ldr	r3, [r3, #28]
 8004492:	431a      	orrs	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	431a      	orrs	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 fb24 	bl	8004af0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044b0:	d102      	bne.n	80044b8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044c4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80044ce:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d010      	beq.n	80044fa <HAL_DMA_Init+0x106>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b04      	cmp	r3, #4
 80044de:	d80c      	bhi.n	80044fa <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 fb4d 	bl	8004b80 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ea:	2200      	movs	r2, #0
 80044ec:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80044f6:	605a      	str	r2, [r3, #4]
 80044f8:	e008      	b.n	800450c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3708      	adds	r7, #8
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	40020407 	.word	0x40020407
 8004530:	bffdfff8 	.word	0xbffdfff8
 8004534:	cccccccd 	.word	0xcccccccd
 8004538:	40020000 	.word	0x40020000
 800453c:	bffdfbf8 	.word	0xbffdfbf8
 8004540:	40020400 	.word	0x40020400

08004544 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e07b      	b.n	800464e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0201 	bic.w	r2, r2, #1
 8004564:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	461a      	mov	r2, r3
 800456c:	4b3a      	ldr	r3, [pc, #232]	@ (8004658 <HAL_DMA_DeInit+0x114>)
 800456e:	429a      	cmp	r2, r3
 8004570:	d80f      	bhi.n	8004592 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	461a      	mov	r2, r3
 8004578:	4b38      	ldr	r3, [pc, #224]	@ (800465c <HAL_DMA_DeInit+0x118>)
 800457a:	4413      	add	r3, r2
 800457c:	4a38      	ldr	r2, [pc, #224]	@ (8004660 <HAL_DMA_DeInit+0x11c>)
 800457e:	fba2 2303 	umull	r2, r3, r2, r3
 8004582:	091b      	lsrs	r3, r3, #4
 8004584:	009a      	lsls	r2, r3, #2
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a35      	ldr	r2, [pc, #212]	@ (8004664 <HAL_DMA_DeInit+0x120>)
 800458e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004590:	e00e      	b.n	80045b0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	461a      	mov	r2, r3
 8004598:	4b33      	ldr	r3, [pc, #204]	@ (8004668 <HAL_DMA_DeInit+0x124>)
 800459a:	4413      	add	r3, r2
 800459c:	4a30      	ldr	r2, [pc, #192]	@ (8004660 <HAL_DMA_DeInit+0x11c>)
 800459e:	fba2 2303 	umull	r2, r3, r2, r3
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	009a      	lsls	r2, r3, #2
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a2f      	ldr	r2, [pc, #188]	@ (800466c <HAL_DMA_DeInit+0x128>)
 80045ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045bc:	f003 021c 	and.w	r2, r3, #28
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c4:	2101      	movs	r1, #1
 80045c6:	fa01 f202 	lsl.w	r2, r1, r2
 80045ca:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 fa8f 	bl	8004af0 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d6:	2200      	movs	r2, #0
 80045d8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80045e2:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00f      	beq.n	800460c <HAL_DMA_DeInit+0xc8>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d80b      	bhi.n	800460c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fac3 	bl	8004b80 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800460a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3708      	adds	r7, #8
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	40020407 	.word	0x40020407
 800465c:	bffdfff8 	.word	0xbffdfff8
 8004660:	cccccccd 	.word	0xcccccccd
 8004664:	40020000 	.word	0x40020000
 8004668:	bffdfbf8 	.word	0xbffdfbf8
 800466c:	40020400 	.word	0x40020400

08004670 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	607a      	str	r2, [r7, #4]
 800467c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800467e:	2300      	movs	r3, #0
 8004680:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_DMA_Start_IT+0x20>
 800468c:	2302      	movs	r3, #2
 800468e:	e069      	b.n	8004764 <HAL_DMA_Start_IT+0xf4>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d155      	bne.n	8004750 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2200      	movs	r2, #0
 80046b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0201 	bic.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	68b9      	ldr	r1, [r7, #8]
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f9d3 	bl	8004a74 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d008      	beq.n	80046e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f042 020e 	orr.w	r2, r2, #14
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	e00f      	b.n	8004708 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 0204 	bic.w	r2, r2, #4
 80046f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f042 020a 	orr.w	r2, r2, #10
 8004706:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d007      	beq.n	8004726 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004720:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004724:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472a:	2b00      	cmp	r3, #0
 800472c:	d007      	beq.n	800473e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004738:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800473c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f042 0201 	orr.w	r2, r2, #1
 800474c:	601a      	str	r2, [r3, #0]
 800474e:	e008      	b.n	8004762 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2280      	movs	r2, #128	@ 0x80
 8004754:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004762:	7dfb      	ldrb	r3, [r7, #23]
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e04f      	b.n	800481e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d008      	beq.n	800479c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2204      	movs	r2, #4
 800478e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e040      	b.n	800481e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 020e 	bic.w	r2, r2, #14
 80047aa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d0:	f003 021c 	and.w	r2, r3, #28
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d8:	2101      	movs	r1, #1
 80047da:	fa01 f202 	lsl.w	r2, r1, r2
 80047de:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80047e8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00c      	beq.n	800480c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004800:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800480a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	bc80      	pop	{r7}
 8004826:	4770      	bx	lr

08004828 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004830:	2300      	movs	r3, #0
 8004832:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d005      	beq.n	800484c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2204      	movs	r2, #4
 8004844:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	73fb      	strb	r3, [r7, #15]
 800484a:	e047      	b.n	80048dc <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f022 020e 	bic.w	r2, r2, #14
 800485a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0201 	bic.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004876:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800487a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004880:	f003 021c 	and.w	r2, r3, #28
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004888:	2101      	movs	r1, #1
 800488a:	fa01 f202 	lsl.w	r2, r1, r2
 800488e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004898:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00c      	beq.n	80048bc <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048b0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048ba:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d003      	beq.n	80048dc <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	4798      	blx	r3
    }
  }
  return status;
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
	...

080048e8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004904:	f003 031c 	and.w	r3, r3, #28
 8004908:	2204      	movs	r2, #4
 800490a:	409a      	lsls	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4013      	ands	r3, r2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d027      	beq.n	8004964 <HAL_DMA_IRQHandler+0x7c>
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	f003 0304 	and.w	r3, r3, #4
 800491a:	2b00      	cmp	r3, #0
 800491c:	d022      	beq.n	8004964 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0320 	and.w	r3, r3, #32
 8004928:	2b00      	cmp	r3, #0
 800492a:	d107      	bne.n	800493c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0204 	bic.w	r2, r2, #4
 800493a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004940:	f003 021c 	and.w	r2, r3, #28
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004948:	2104      	movs	r1, #4
 800494a:	fa01 f202 	lsl.w	r2, r1, r2
 800494e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 8081 	beq.w	8004a5c <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004962:	e07b      	b.n	8004a5c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004968:	f003 031c 	and.w	r3, r3, #28
 800496c:	2202      	movs	r2, #2
 800496e:	409a      	lsls	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	4013      	ands	r3, r2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d03d      	beq.n	80049f4 <HAL_DMA_IRQHandler+0x10c>
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d038      	beq.n	80049f4 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0320 	and.w	r3, r3, #32
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10b      	bne.n	80049a8 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 020a 	bic.w	r2, r2, #10
 800499e:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	4b2e      	ldr	r3, [pc, #184]	@ (8004a68 <HAL_DMA_IRQHandler+0x180>)
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d909      	bls.n	80049c8 <HAL_DMA_IRQHandler+0xe0>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b8:	f003 031c 	and.w	r3, r3, #28
 80049bc:	4a2b      	ldr	r2, [pc, #172]	@ (8004a6c <HAL_DMA_IRQHandler+0x184>)
 80049be:	2102      	movs	r1, #2
 80049c0:	fa01 f303 	lsl.w	r3, r1, r3
 80049c4:	6053      	str	r3, [r2, #4]
 80049c6:	e008      	b.n	80049da <HAL_DMA_IRQHandler+0xf2>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049cc:	f003 031c 	and.w	r3, r3, #28
 80049d0:	4a27      	ldr	r2, [pc, #156]	@ (8004a70 <HAL_DMA_IRQHandler+0x188>)
 80049d2:	2102      	movs	r1, #2
 80049d4:	fa01 f303 	lsl.w	r3, r1, r3
 80049d8:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d038      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80049f2:	e033      	b.n	8004a5c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f8:	f003 031c 	and.w	r3, r3, #28
 80049fc:	2208      	movs	r2, #8
 80049fe:	409a      	lsls	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4013      	ands	r3, r2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d02a      	beq.n	8004a5e <HAL_DMA_IRQHandler+0x176>
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d025      	beq.n	8004a5e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 020e 	bic.w	r2, r2, #14
 8004a20:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a26:	f003 021c 	and.w	r2, r3, #28
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2e:	2101      	movs	r1, #1
 8004a30:	fa01 f202 	lsl.w	r2, r1, r2
 8004a34:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d004      	beq.n	8004a5e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004a5c:	bf00      	nop
 8004a5e:	bf00      	nop
}
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	40020080 	.word	0x40020080
 8004a6c:	40020400 	.word	0x40020400
 8004a70:	40020000 	.word	0x40020000

08004a74 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
 8004a80:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a8a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d004      	beq.n	8004a9e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a9c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa2:	f003 021c 	and.w	r2, r3, #28
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	2101      	movs	r1, #1
 8004aac:	fa01 f202 	lsl.w	r2, r1, r2
 8004ab0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	2b10      	cmp	r3, #16
 8004ac0:	d108      	bne.n	8004ad4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ad2:	e007      	b.n	8004ae4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	60da      	str	r2, [r3, #12]
}
 8004ae4:	bf00      	nop
 8004ae6:	3714      	adds	r7, #20
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr
	...

08004af0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	461a      	mov	r2, r3
 8004afe:	4b1c      	ldr	r3, [pc, #112]	@ (8004b70 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d813      	bhi.n	8004b2c <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b08:	089b      	lsrs	r3, r3, #2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004b10:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	3b08      	subs	r3, #8
 8004b20:	4a14      	ldr	r2, [pc, #80]	@ (8004b74 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004b22:	fba2 2303 	umull	r2, r3, r2, r3
 8004b26:	091b      	lsrs	r3, r3, #4
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	e011      	b.n	8004b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b30:	089b      	lsrs	r3, r3, #2
 8004b32:	009a      	lsls	r2, r3, #2
 8004b34:	4b10      	ldr	r3, [pc, #64]	@ (8004b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004b36:	4413      	add	r3, r2
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	3b08      	subs	r3, #8
 8004b44:	4a0b      	ldr	r2, [pc, #44]	@ (8004b74 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004b46:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4a:	091b      	lsrs	r3, r3, #4
 8004b4c:	3307      	adds	r3, #7
 8004b4e:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a0a      	ldr	r2, [pc, #40]	@ (8004b7c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004b54:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f003 031f 	and.w	r3, r3, #31
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	409a      	lsls	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004b64:	bf00      	nop
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	40020407 	.word	0x40020407
 8004b74:	cccccccd 	.word	0xcccccccd
 8004b78:	4002081c 	.word	0x4002081c
 8004b7c:	40020880 	.word	0x40020880

08004b80 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b90:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a08      	ldr	r2, [pc, #32]	@ (8004bc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004ba4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	f003 0303 	and.w	r3, r3, #3
 8004bae:	2201      	movs	r2, #1
 8004bb0:	409a      	lsls	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr
 8004bc0:	1000823f 	.word	0x1000823f
 8004bc4:	40020940 	.word	0x40020940

08004bc8 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8004c48 <HAL_FLASH_Program+0x80>)
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d101      	bne.n	8004be2 <HAL_FLASH_Program+0x1a>
 8004bde:	2302      	movs	r3, #2
 8004be0:	e02d      	b.n	8004c3e <HAL_FLASH_Program+0x76>
 8004be2:	4b19      	ldr	r3, [pc, #100]	@ (8004c48 <HAL_FLASH_Program+0x80>)
 8004be4:	2201      	movs	r2, #1
 8004be6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004be8:	4b17      	ldr	r3, [pc, #92]	@ (8004c48 <HAL_FLASH_Program+0x80>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004bee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004bf2:	f000 f869 	bl	8004cc8 <FLASH_WaitForLastOperation>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004bfa:	7dfb      	ldrb	r3, [r7, #23]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d11a      	bne.n	8004c36 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d105      	bne.n	8004c12 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c0a:	68b8      	ldr	r0, [r7, #8]
 8004c0c:	f000 f8be 	bl	8004d8c <FLASH_Program_DoubleWord>
 8004c10:	e004      	b.n	8004c1c <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	4619      	mov	r1, r3
 8004c16:	68b8      	ldr	r0, [r7, #8]
 8004c18:	f000 f8de 	bl	8004dd8 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004c1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c20:	f000 f852 	bl	8004cc8 <FLASH_WaitForLastOperation>
 8004c24:	4603      	mov	r3, r0
 8004c26:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8004c28:	4b08      	ldr	r3, [pc, #32]	@ (8004c4c <HAL_FLASH_Program+0x84>)
 8004c2a:	695a      	ldr	r2, [r3, #20]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	43db      	mvns	r3, r3
 8004c30:	4906      	ldr	r1, [pc, #24]	@ (8004c4c <HAL_FLASH_Program+0x84>)
 8004c32:	4013      	ands	r3, r2
 8004c34:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004c36:	4b04      	ldr	r3, [pc, #16]	@ (8004c48 <HAL_FLASH_Program+0x80>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8004c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3718      	adds	r7, #24
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	200006a4 	.word	0x200006a4
 8004c4c:	58004000 	.word	0x58004000

08004c50 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004c56:	2300      	movs	r3, #0
 8004c58:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c88 <HAL_FLASH_Unlock+0x38>)
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	da0b      	bge.n	8004c7a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004c62:	4b09      	ldr	r3, [pc, #36]	@ (8004c88 <HAL_FLASH_Unlock+0x38>)
 8004c64:	4a09      	ldr	r2, [pc, #36]	@ (8004c8c <HAL_FLASH_Unlock+0x3c>)
 8004c66:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004c68:	4b07      	ldr	r3, [pc, #28]	@ (8004c88 <HAL_FLASH_Unlock+0x38>)
 8004c6a:	4a09      	ldr	r2, [pc, #36]	@ (8004c90 <HAL_FLASH_Unlock+0x40>)
 8004c6c:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004c6e:	4b06      	ldr	r3, [pc, #24]	@ (8004c88 <HAL_FLASH_Unlock+0x38>)
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	da01      	bge.n	8004c7a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004c7a:	79fb      	ldrb	r3, [r7, #7]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bc80      	pop	{r7}
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	58004000 	.word	0x58004000
 8004c8c:	45670123 	.word	0x45670123
 8004c90:	cdef89ab 	.word	0xcdef89ab

08004c94 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004c9e:	4b09      	ldr	r3, [pc, #36]	@ (8004cc4 <HAL_FLASH_Lock+0x30>)
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	4a08      	ldr	r2, [pc, #32]	@ (8004cc4 <HAL_FLASH_Lock+0x30>)
 8004ca4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ca8:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8004caa:	4b06      	ldr	r3, [pc, #24]	@ (8004cc4 <HAL_FLASH_Lock+0x30>)
 8004cac:	695b      	ldr	r3, [r3, #20]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	db01      	blt.n	8004cb6 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004cb6:	79fb      	ldrb	r3, [r7, #7]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	58004000 	.word	0x58004000

08004cc8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8004cd0:	f7fd fa44 	bl	800215c <HAL_GetTick>
 8004cd4:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004cd6:	e009      	b.n	8004cec <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004cd8:	f7fd fa40 	bl	800215c <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d801      	bhi.n	8004cec <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e046      	b.n	8004d7a <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004cec:	4b25      	ldr	r3, [pc, #148]	@ (8004d84 <FLASH_WaitForLastOperation+0xbc>)
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cf8:	d0ee      	beq.n	8004cd8 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8004cfa:	4b22      	ldr	r3, [pc, #136]	@ (8004d84 <FLASH_WaitForLastOperation+0xbc>)
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d84 <FLASH_WaitForLastOperation+0xbc>)
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8004d16:	4013      	ands	r3, r2
 8004d18:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d20:	d307      	bcc.n	8004d32 <FLASH_WaitForLastOperation+0x6a>
 8004d22:	4b18      	ldr	r3, [pc, #96]	@ (8004d84 <FLASH_WaitForLastOperation+0xbc>)
 8004d24:	699a      	ldr	r2, [r3, #24]
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004d2c:	4915      	ldr	r1, [pc, #84]	@ (8004d84 <FLASH_WaitForLastOperation+0xbc>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	618b      	str	r3, [r1, #24]
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d004      	beq.n	8004d46 <FLASH_WaitForLastOperation+0x7e>
 8004d3c:	4a11      	ldr	r2, [pc, #68]	@ (8004d84 <FLASH_WaitForLastOperation+0xbc>)
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004d44:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00e      	beq.n	8004d6a <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004d4c:	4a0e      	ldr	r2, [pc, #56]	@ (8004d88 <FLASH_WaitForLastOperation+0xc0>)
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e011      	b.n	8004d7a <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004d56:	f7fd fa01 	bl	800215c <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d801      	bhi.n	8004d6a <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e007      	b.n	8004d7a <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004d6a:	4b06      	ldr	r3, [pc, #24]	@ (8004d84 <FLASH_WaitForLastOperation+0xbc>)
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d76:	d0ee      	beq.n	8004d56 <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	58004000 	.word	0x58004000
 8004d88:	200006a4 	.word	0x200006a4

08004d8c <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004d98:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd4 <FLASH_Program_DoubleWord+0x48>)
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8004dd4 <FLASH_Program_DoubleWord+0x48>)
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004daa:	f3bf 8f6f 	isb	sy
}
 8004dae:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004db0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	f04f 0300 	mov.w	r3, #0
 8004dbc:	000a      	movs	r2, r1
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	68f9      	ldr	r1, [r7, #12]
 8004dc2:	3104      	adds	r1, #4
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	600b      	str	r3, [r1, #0]
}
 8004dc8:	bf00      	nop
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bc80      	pop	{r7}
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	58004000 	.word	0x58004000

08004dd8 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b089      	sub	sp, #36	@ 0x24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004de2:	2340      	movs	r3, #64	@ 0x40
 8004de4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004dee:	4b18      	ldr	r3, [pc, #96]	@ (8004e50 <FLASH_Program_Fast+0x78>)
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	4a17      	ldr	r2, [pc, #92]	@ (8004e50 <FLASH_Program_Fast+0x78>)
 8004df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004df8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8004dfe:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e00:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8004e02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e04:	b672      	cpsid	i
}
 8004e06:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	3304      	adds	r3, #4
 8004e14:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	3304      	adds	r3, #4
 8004e1a:	617b      	str	r3, [r7, #20]
    row_index--;
 8004e1c:	7ffb      	ldrb	r3, [r7, #31]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8004e22:	7ffb      	ldrb	r3, [r7, #31]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1ef      	bne.n	8004e08 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8004e28:	bf00      	nop
 8004e2a:	4b09      	ldr	r3, [pc, #36]	@ (8004e50 <FLASH_Program_Fast+0x78>)
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e36:	d0f8      	beq.n	8004e2a <FLASH_Program_Fast+0x52>
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	f383 8810 	msr	PRIMASK, r3
}
 8004e42:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8004e44:	bf00      	nop
 8004e46:	3724      	adds	r7, #36	@ 0x24
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	58004000 	.word	0x58004000

08004e54 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004e5e:	4b28      	ldr	r3, [pc, #160]	@ (8004f00 <HAL_FLASHEx_Erase+0xac>)
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d101      	bne.n	8004e6a <HAL_FLASHEx_Erase+0x16>
 8004e66:	2302      	movs	r3, #2
 8004e68:	e046      	b.n	8004ef8 <HAL_FLASHEx_Erase+0xa4>
 8004e6a:	4b25      	ldr	r3, [pc, #148]	@ (8004f00 <HAL_FLASHEx_Erase+0xac>)
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004e70:	4b23      	ldr	r3, [pc, #140]	@ (8004f00 <HAL_FLASHEx_Erase+0xac>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004e76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004e7a:	f7ff ff25 	bl	8004cc8 <FLASH_WaitForLastOperation>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004e82:	7bfb      	ldrb	r3, [r7, #15]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d133      	bne.n	8004ef0 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d108      	bne.n	8004ea2 <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8004e90:	f000 f838 	bl	8004f04 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004e94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004e98:	f7ff ff16 	bl	8004cc8 <FLASH_WaitForLastOperation>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	73fb      	strb	r3, [r7, #15]
 8004ea0:	e024      	b.n	8004eec <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ea8:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	60bb      	str	r3, [r7, #8]
 8004eb0:	e012      	b.n	8004ed8 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8004eb2:	68b8      	ldr	r0, [r7, #8]
 8004eb4:	f000 f836 	bl	8004f24 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004eb8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004ebc:	f7ff ff04 	bl	8004cc8 <FLASH_WaitForLastOperation>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d003      	beq.n	8004ed2 <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	601a      	str	r2, [r3, #0]
          break;
 8004ed0:	e00a      	b.n	8004ee8 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	60bb      	str	r3, [r7, #8]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d3e4      	bcc.n	8004eb2 <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8004ee8:	f000 f878 	bl	8004fdc <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004eec:	f000 f832 	bl	8004f54 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ef0:	4b03      	ldr	r3, [pc, #12]	@ (8004f00 <HAL_FLASHEx_Erase+0xac>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	701a      	strb	r2, [r3, #0]

  return status;
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	200006a4 	.word	0x200006a4

08004f04 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8004f08:	4b05      	ldr	r3, [pc, #20]	@ (8004f20 <FLASH_MassErase+0x1c>)
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	4a04      	ldr	r2, [pc, #16]	@ (8004f20 <FLASH_MassErase+0x1c>)
 8004f0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f12:	f043 0304 	orr.w	r3, r3, #4
 8004f16:	6153      	str	r3, [r2, #20]
#endif
}
 8004f18:	bf00      	nop
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bc80      	pop	{r7}
 8004f1e:	4770      	bx	lr
 8004f20:	58004000 	.word	0x58004000

08004f24 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004f2c:	4b08      	ldr	r3, [pc, #32]	@ (8004f50 <FLASH_PageErase+0x2c>)
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	4a05      	ldr	r2, [pc, #20]	@ (8004f50 <FLASH_PageErase+0x2c>)
 8004f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f40:	f043 0302 	orr.w	r3, r3, #2
 8004f44:	6153      	str	r3, [r2, #20]
#endif
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr
 8004f50:	58004000 	.word	0x58004000

08004f54 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8004f58:	4b1f      	ldr	r3, [pc, #124]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d117      	bne.n	8004f94 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004f64:	4b1c      	ldr	r3, [pc, #112]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a1b      	ldr	r2, [pc, #108]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f6a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f6e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004f70:	4b19      	ldr	r3, [pc, #100]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a18      	ldr	r2, [pc, #96]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f76:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004f7a:	6013      	str	r3, [r2, #0]
 8004f7c:	4b16      	ldr	r3, [pc, #88]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a15      	ldr	r2, [pc, #84]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f86:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f88:	4b13      	ldr	r3, [pc, #76]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a12      	ldr	r2, [pc, #72]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f92:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8004f94:	4b10      	ldr	r3, [pc, #64]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d117      	bne.n	8004fd0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a0c      	ldr	r2, [pc, #48]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fa6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004faa:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004fac:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a09      	ldr	r2, [pc, #36]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fb2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fb6:	6013      	str	r3, [r2, #0]
 8004fb8:	4b07      	ldr	r3, [pc, #28]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a06      	ldr	r2, [pc, #24]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fc2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004fc4:	4b04      	ldr	r3, [pc, #16]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a03      	ldr	r2, [pc, #12]	@ (8004fd8 <FLASH_FlushCaches+0x84>)
 8004fca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fce:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8004fd0:	bf00      	nop
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bc80      	pop	{r7}
 8004fd6:	4770      	bx	lr
 8004fd8:	58004000 	.word	0x58004000

08004fdc <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004fe0:	4b05      	ldr	r3, [pc, #20]	@ (8004ff8 <FLASH_AcknowledgePageErase+0x1c>)
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	4a04      	ldr	r2, [pc, #16]	@ (8004ff8 <FLASH_AcknowledgePageErase+0x1c>)
 8004fe6:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8004fea:	f023 0302 	bic.w	r3, r3, #2
 8004fee:	6153      	str	r3, [r2, #20]
#endif
}
 8004ff0:	bf00      	nop
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bc80      	pop	{r7}
 8004ff6:	4770      	bx	lr
 8004ff8:	58004000 	.word	0x58004000

08004ffc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005006:	2300      	movs	r3, #0
 8005008:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800500a:	e140      	b.n	800528e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	2101      	movs	r1, #1
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	fa01 f303 	lsl.w	r3, r1, r3
 8005018:	4013      	ands	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2b00      	cmp	r3, #0
 8005020:	f000 8132 	beq.w	8005288 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f003 0303 	and.w	r3, r3, #3
 800502c:	2b01      	cmp	r3, #1
 800502e:	d005      	beq.n	800503c <HAL_GPIO_Init+0x40>
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f003 0303 	and.w	r3, r3, #3
 8005038:	2b02      	cmp	r3, #2
 800503a:	d130      	bne.n	800509e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	2203      	movs	r2, #3
 8005048:	fa02 f303 	lsl.w	r3, r2, r3
 800504c:	43db      	mvns	r3, r3
 800504e:	693a      	ldr	r2, [r7, #16]
 8005050:	4013      	ands	r3, r2
 8005052:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	68da      	ldr	r2, [r3, #12]
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005072:	2201      	movs	r2, #1
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	43db      	mvns	r3, r3
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4013      	ands	r3, r2
 8005080:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	091b      	lsrs	r3, r3, #4
 8005088:	f003 0201 	and.w	r2, r3, #1
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	4313      	orrs	r3, r2
 8005096:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	693a      	ldr	r2, [r7, #16]
 800509c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f003 0303 	and.w	r3, r3, #3
 80050a6:	2b03      	cmp	r3, #3
 80050a8:	d017      	beq.n	80050da <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	005b      	lsls	r3, r3, #1
 80050b4:	2203      	movs	r2, #3
 80050b6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ba:	43db      	mvns	r3, r3
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	4013      	ands	r3, r2
 80050c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	005b      	lsls	r3, r3, #1
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f003 0303 	and.w	r3, r3, #3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d123      	bne.n	800512e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	08da      	lsrs	r2, r3, #3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	3208      	adds	r2, #8
 80050ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	220f      	movs	r2, #15
 80050fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005102:	43db      	mvns	r3, r3
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4013      	ands	r3, r2
 8005108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	691a      	ldr	r2, [r3, #16]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	f003 0307 	and.w	r3, r3, #7
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	fa02 f303 	lsl.w	r3, r2, r3
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	4313      	orrs	r3, r2
 800511e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	08da      	lsrs	r2, r3, #3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3208      	adds	r2, #8
 8005128:	6939      	ldr	r1, [r7, #16]
 800512a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	005b      	lsls	r3, r3, #1
 8005138:	2203      	movs	r2, #3
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	43db      	mvns	r3, r3
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	4013      	ands	r3, r2
 8005144:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f003 0203 	and.w	r2, r3, #3
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	005b      	lsls	r3, r3, #1
 8005152:	fa02 f303 	lsl.w	r3, r2, r3
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 808c 	beq.w	8005288 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005170:	4a4e      	ldr	r2, [pc, #312]	@ (80052ac <HAL_GPIO_Init+0x2b0>)
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	089b      	lsrs	r3, r3, #2
 8005176:	3302      	adds	r3, #2
 8005178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800517c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f003 0303 	and.w	r3, r3, #3
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	2207      	movs	r2, #7
 8005188:	fa02 f303 	lsl.w	r3, r2, r3
 800518c:	43db      	mvns	r3, r3
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	4013      	ands	r3, r2
 8005192:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800519a:	d00d      	beq.n	80051b8 <HAL_GPIO_Init+0x1bc>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a44      	ldr	r2, [pc, #272]	@ (80052b0 <HAL_GPIO_Init+0x2b4>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d007      	beq.n	80051b4 <HAL_GPIO_Init+0x1b8>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a43      	ldr	r2, [pc, #268]	@ (80052b4 <HAL_GPIO_Init+0x2b8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d101      	bne.n	80051b0 <HAL_GPIO_Init+0x1b4>
 80051ac:	2302      	movs	r3, #2
 80051ae:	e004      	b.n	80051ba <HAL_GPIO_Init+0x1be>
 80051b0:	2307      	movs	r3, #7
 80051b2:	e002      	b.n	80051ba <HAL_GPIO_Init+0x1be>
 80051b4:	2301      	movs	r3, #1
 80051b6:	e000      	b.n	80051ba <HAL_GPIO_Init+0x1be>
 80051b8:	2300      	movs	r3, #0
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	f002 0203 	and.w	r2, r2, #3
 80051c0:	0092      	lsls	r2, r2, #2
 80051c2:	4093      	lsls	r3, r2
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80051ca:	4938      	ldr	r1, [pc, #224]	@ (80052ac <HAL_GPIO_Init+0x2b0>)
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	089b      	lsrs	r3, r3, #2
 80051d0:	3302      	adds	r3, #2
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051d8:	4b37      	ldr	r3, [pc, #220]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	43db      	mvns	r3, r3
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	4013      	ands	r3, r2
 80051e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80051fc:	4a2e      	ldr	r2, [pc, #184]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005202:	4b2d      	ldr	r3, [pc, #180]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	43db      	mvns	r3, r3
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	4013      	ands	r3, r2
 8005210:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	4313      	orrs	r3, r2
 8005224:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005226:	4a24      	ldr	r2, [pc, #144]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 800522c:	4b22      	ldr	r3, [pc, #136]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 800522e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005232:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	43db      	mvns	r3, r3
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	4013      	ands	r3, r2
 800523c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	4313      	orrs	r3, r2
 8005250:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8005252:	4a19      	ldr	r2, [pc, #100]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800525a:	4b17      	ldr	r3, [pc, #92]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 800525c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005260:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	43db      	mvns	r3, r3
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	4013      	ands	r3, r2
 800526a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005280:	4a0d      	ldr	r2, [pc, #52]	@ (80052b8 <HAL_GPIO_Init+0x2bc>)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	3301      	adds	r3, #1
 800528c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	fa22 f303 	lsr.w	r3, r2, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	f47f aeb7 	bne.w	800500c <HAL_GPIO_Init+0x10>
  }
}
 800529e:	bf00      	nop
 80052a0:	bf00      	nop
 80052a2:	371c      	adds	r7, #28
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bc80      	pop	{r7}
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40010000 	.word	0x40010000
 80052b0:	48000400 	.word	0x48000400
 80052b4:	48000800 	.word	0x48000800
 80052b8:	58000800 	.word	0x58000800

080052bc <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052c6:	2300      	movs	r3, #0
 80052c8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80052ca:	e0af      	b.n	800542c <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80052cc:	2201      	movs	r2, #1
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	fa02 f303 	lsl.w	r3, r2, r3
 80052d4:	683a      	ldr	r2, [r7, #0]
 80052d6:	4013      	ands	r3, r2
 80052d8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80a2 	beq.w	8005426 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80052e2:	4a59      	ldr	r2, [pc, #356]	@ (8005448 <HAL_GPIO_DeInit+0x18c>)
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	089b      	lsrs	r3, r3, #2
 80052e8:	3302      	adds	r3, #2
 80052ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052ee:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f003 0303 	and.w	r3, r3, #3
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	2207      	movs	r2, #7
 80052fa:	fa02 f303 	lsl.w	r3, r2, r3
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4013      	ands	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800530a:	d00d      	beq.n	8005328 <HAL_GPIO_DeInit+0x6c>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a4f      	ldr	r2, [pc, #316]	@ (800544c <HAL_GPIO_DeInit+0x190>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d007      	beq.n	8005324 <HAL_GPIO_DeInit+0x68>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a4e      	ldr	r2, [pc, #312]	@ (8005450 <HAL_GPIO_DeInit+0x194>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d101      	bne.n	8005320 <HAL_GPIO_DeInit+0x64>
 800531c:	2302      	movs	r3, #2
 800531e:	e004      	b.n	800532a <HAL_GPIO_DeInit+0x6e>
 8005320:	2307      	movs	r3, #7
 8005322:	e002      	b.n	800532a <HAL_GPIO_DeInit+0x6e>
 8005324:	2301      	movs	r3, #1
 8005326:	e000      	b.n	800532a <HAL_GPIO_DeInit+0x6e>
 8005328:	2300      	movs	r3, #0
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	f002 0203 	and.w	r2, r2, #3
 8005330:	0092      	lsls	r2, r2, #2
 8005332:	4093      	lsls	r3, r2
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	429a      	cmp	r2, r3
 8005338:	d136      	bne.n	80053a8 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800533a:	4b46      	ldr	r3, [pc, #280]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 800533c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	43db      	mvns	r3, r3
 8005344:	4943      	ldr	r1, [pc, #268]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 8005346:	4013      	ands	r3, r2
 8005348:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800534c:	4b41      	ldr	r3, [pc, #260]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 800534e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	43db      	mvns	r3, r3
 8005356:	493f      	ldr	r1, [pc, #252]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 8005358:	4013      	ands	r3, r2
 800535a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800535e:	4b3d      	ldr	r3, [pc, #244]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	43db      	mvns	r3, r3
 8005366:	493b      	ldr	r1, [pc, #236]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 8005368:	4013      	ands	r3, r2
 800536a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800536c:	4b39      	ldr	r3, [pc, #228]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	43db      	mvns	r3, r3
 8005374:	4937      	ldr	r1, [pc, #220]	@ (8005454 <HAL_GPIO_DeInit+0x198>)
 8005376:	4013      	ands	r3, r2
 8005378:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	f003 0303 	and.w	r3, r3, #3
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	2207      	movs	r2, #7
 8005384:	fa02 f303 	lsl.w	r3, r2, r3
 8005388:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800538a:	4a2f      	ldr	r2, [pc, #188]	@ (8005448 <HAL_GPIO_DeInit+0x18c>)
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	089b      	lsrs	r3, r3, #2
 8005390:	3302      	adds	r3, #2
 8005392:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	43da      	mvns	r2, r3
 800539a:	482b      	ldr	r0, [pc, #172]	@ (8005448 <HAL_GPIO_DeInit+0x18c>)
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	089b      	lsrs	r3, r3, #2
 80053a0:	400a      	ands	r2, r1
 80053a2:	3302      	adds	r3, #2
 80053a4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	005b      	lsls	r3, r3, #1
 80053b0:	2103      	movs	r1, #3
 80053b2:	fa01 f303 	lsl.w	r3, r1, r3
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	08da      	lsrs	r2, r3, #3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3208      	adds	r2, #8
 80053c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f003 0307 	and.w	r3, r3, #7
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	220f      	movs	r2, #15
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	43db      	mvns	r3, r3
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	08d2      	lsrs	r2, r2, #3
 80053dc:	4019      	ands	r1, r3
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3208      	adds	r2, #8
 80053e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689a      	ldr	r2, [r3, #8]
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	005b      	lsls	r3, r3, #1
 80053ee:	2103      	movs	r1, #3
 80053f0:	fa01 f303 	lsl.w	r3, r1, r3
 80053f4:	43db      	mvns	r3, r3
 80053f6:	401a      	ands	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	2101      	movs	r1, #1
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	fa01 f303 	lsl.w	r3, r1, r3
 8005408:	43db      	mvns	r3, r3
 800540a:	401a      	ands	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	68da      	ldr	r2, [r3, #12]
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	005b      	lsls	r3, r3, #1
 8005418:	2103      	movs	r1, #3
 800541a:	fa01 f303 	lsl.w	r3, r1, r3
 800541e:	43db      	mvns	r3, r3
 8005420:	401a      	ands	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	3301      	adds	r3, #1
 800542a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800542c:	683a      	ldr	r2, [r7, #0]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	fa22 f303 	lsr.w	r3, r2, r3
 8005434:	2b00      	cmp	r3, #0
 8005436:	f47f af49 	bne.w	80052cc <HAL_GPIO_DeInit+0x10>
  }
}
 800543a:	bf00      	nop
 800543c:	bf00      	nop
 800543e:	371c      	adds	r7, #28
 8005440:	46bd      	mov	sp, r7
 8005442:	bc80      	pop	{r7}
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	40010000 	.word	0x40010000
 800544c:	48000400 	.word	0x48000400
 8005450:	48000800 	.word	0x48000800
 8005454:	58000800 	.word	0x58000800

08005458 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	460b      	mov	r3, r1
 8005462:	807b      	strh	r3, [r7, #2]
 8005464:	4613      	mov	r3, r2
 8005466:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005468:	787b      	ldrb	r3, [r7, #1]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d003      	beq.n	8005476 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800546e:	887a      	ldrh	r2, [r7, #2]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005474:	e002      	b.n	800547c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005476:	887a      	ldrh	r2, [r7, #2]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	bc80      	pop	{r7}
 8005484:	4770      	bx	lr
	...

08005488 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	4603      	mov	r3, r0
 8005490:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005492:	4b08      	ldr	r3, [pc, #32]	@ (80054b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	88fb      	ldrh	r3, [r7, #6]
 8005498:	4013      	ands	r3, r2
 800549a:	2b00      	cmp	r3, #0
 800549c:	d006      	beq.n	80054ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800549e:	4a05      	ldr	r2, [pc, #20]	@ (80054b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80054a0:	88fb      	ldrh	r3, [r7, #6]
 80054a2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80054a4:	88fb      	ldrh	r3, [r7, #6]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f004 ffb2 	bl	800a410 <HAL_GPIO_EXTI_Callback>
  }
}
 80054ac:	bf00      	nop
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	58000800 	.word	0x58000800

080054b8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054bc:	4b04      	ldr	r3, [pc, #16]	@ (80054d0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a03      	ldr	r2, [pc, #12]	@ (80054d0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80054c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054c6:	6013      	str	r3, [r2, #0]
}
 80054c8:	bf00      	nop
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bc80      	pop	{r7}
 80054ce:	4770      	bx	lr
 80054d0:	58000400 	.word	0x58000400

080054d4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10c      	bne.n	8005500 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80054e6:	4b13      	ldr	r3, [pc, #76]	@ (8005534 <HAL_PWR_EnterSLEEPMode+0x60>)
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054f2:	d10d      	bne.n	8005510 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80054f4:	f000 f83c 	bl	8005570 <HAL_PWREx_DisableLowPowerRunMode>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d008      	beq.n	8005510 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 80054fe:	e015      	b.n	800552c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005500:	4b0c      	ldr	r3, [pc, #48]	@ (8005534 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800550c:	f000 f822 	bl	8005554 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005510:	4b09      	ldr	r3, [pc, #36]	@ (8005538 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	4a08      	ldr	r2, [pc, #32]	@ (8005538 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005516:	f023 0304 	bic.w	r3, r3, #4
 800551a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800551c:	78fb      	ldrb	r3, [r7, #3]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d101      	bne.n	8005526 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005522:	bf30      	wfi
 8005524:	e002      	b.n	800552c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005526:	bf40      	sev
    __WFE();
 8005528:	bf20      	wfe
    __WFE();
 800552a:	bf20      	wfe
  }
}
 800552c:	3708      	adds	r7, #8
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	58000400 	.word	0x58000400
 8005538:	e000ed00 	.word	0xe000ed00

0800553c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005540:	4b03      	ldr	r3, [pc, #12]	@ (8005550 <HAL_PWREx_GetVoltageRange+0x14>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005548:	4618      	mov	r0, r3
 800554a:	46bd      	mov	sp, r7
 800554c:	bc80      	pop	{r7}
 800554e:	4770      	bx	lr
 8005550:	58000400 	.word	0x58000400

08005554 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005558:	4b04      	ldr	r3, [pc, #16]	@ (800556c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a03      	ldr	r2, [pc, #12]	@ (800556c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800555e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005562:	6013      	str	r3, [r2, #0]
}
 8005564:	bf00      	nop
 8005566:	46bd      	mov	sp, r7
 8005568:	bc80      	pop	{r7}
 800556a:	4770      	bx	lr
 800556c:	58000400 	.word	0x58000400

08005570 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005576:	4b16      	ldr	r3, [pc, #88]	@ (80055d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a15      	ldr	r2, [pc, #84]	@ (80055d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800557c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005580:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005582:	4b14      	ldr	r3, [pc, #80]	@ (80055d4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2232      	movs	r2, #50	@ 0x32
 8005588:	fb02 f303 	mul.w	r3, r2, r3
 800558c:	4a12      	ldr	r2, [pc, #72]	@ (80055d8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800558e:	fba2 2303 	umull	r2, r3, r2, r3
 8005592:	0c9b      	lsrs	r3, r3, #18
 8005594:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005596:	e002      	b.n	800559e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	3b01      	subs	r3, #1
 800559c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800559e:	4b0c      	ldr	r3, [pc, #48]	@ (80055d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055aa:	d102      	bne.n	80055b2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1f2      	bne.n	8005598 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80055b2:	4b07      	ldr	r3, [pc, #28]	@ (80055d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055be:	d101      	bne.n	80055c4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e000      	b.n	80055c6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr
 80055d0:	58000400 	.word	0x58000400
 80055d4:	20000014 	.word	0x20000014
 80055d8:	431bde83 	.word	0x431bde83

080055dc <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	4603      	mov	r3, r0
 80055e4:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80055e6:	4b10      	ldr	r3, [pc, #64]	@ (8005628 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f023 0307 	bic.w	r3, r3, #7
 80055ee:	4a0e      	ldr	r2, [pc, #56]	@ (8005628 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80055f0:	f043 0302 	orr.w	r3, r3, #2
 80055f4:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80055f6:	4b0d      	ldr	r3, [pc, #52]	@ (800562c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	4a0c      	ldr	r2, [pc, #48]	@ (800562c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80055fc:	f043 0304 	orr.w	r3, r3, #4
 8005600:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005602:	79fb      	ldrb	r3, [r7, #7]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d101      	bne.n	800560c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005608:	bf30      	wfi
 800560a:	e002      	b.n	8005612 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800560c:	bf40      	sev
    __WFE();
 800560e:	bf20      	wfe
    __WFE();
 8005610:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005612:	4b06      	ldr	r3, [pc, #24]	@ (800562c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	4a05      	ldr	r2, [pc, #20]	@ (800562c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005618:	f023 0304 	bic.w	r3, r3, #4
 800561c:	6113      	str	r3, [r2, #16]
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	bc80      	pop	{r7}
 8005626:	4770      	bx	lr
 8005628:	58000400 	.word	0x58000400
 800562c:	e000ed00 	.word	0xe000ed00

08005630 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005630:	b480      	push	{r7}
 8005632:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005634:	4b06      	ldr	r3, [pc, #24]	@ (8005650 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800563c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005640:	d101      	bne.n	8005646 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005642:	2301      	movs	r3, #1
 8005644:	e000      	b.n	8005648 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	46bd      	mov	sp, r7
 800564c:	bc80      	pop	{r7}
 800564e:	4770      	bx	lr
 8005650:	58000400 	.word	0x58000400

08005654 <LL_RCC_HSE_EnableTcxo>:
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005658:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005662:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005666:	6013      	str	r3, [r2, #0]
}
 8005668:	bf00      	nop
 800566a:	46bd      	mov	sp, r7
 800566c:	bc80      	pop	{r7}
 800566e:	4770      	bx	lr

08005670 <LL_RCC_HSE_DisableTcxo>:
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800567e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005682:	6013      	str	r3, [r2, #0]
}
 8005684:	bf00      	nop
 8005686:	46bd      	mov	sp, r7
 8005688:	bc80      	pop	{r7}
 800568a:	4770      	bx	lr

0800568c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800568c:	b480      	push	{r7}
 800568e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005690:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800569a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800569e:	d101      	bne.n	80056a4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80056a0:	2301      	movs	r3, #1
 80056a2:	e000      	b.n	80056a6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bc80      	pop	{r7}
 80056ac:	4770      	bx	lr

080056ae <LL_RCC_HSE_Enable>:
{
 80056ae:	b480      	push	{r7}
 80056b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80056b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80056bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056c0:	6013      	str	r3, [r2, #0]
}
 80056c2:	bf00      	nop
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bc80      	pop	{r7}
 80056c8:	4770      	bx	lr

080056ca <LL_RCC_HSE_Disable>:
{
 80056ca:	b480      	push	{r7}
 80056cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80056ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80056d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056dc:	6013      	str	r3, [r2, #0]
}
 80056de:	bf00      	nop
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bc80      	pop	{r7}
 80056e4:	4770      	bx	lr

080056e6 <LL_RCC_HSE_IsReady>:
{
 80056e6:	b480      	push	{r7}
 80056e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80056ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056f8:	d101      	bne.n	80056fe <LL_RCC_HSE_IsReady+0x18>
 80056fa:	2301      	movs	r3, #1
 80056fc:	e000      	b.n	8005700 <LL_RCC_HSE_IsReady+0x1a>
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	46bd      	mov	sp, r7
 8005704:	bc80      	pop	{r7}
 8005706:	4770      	bx	lr

08005708 <LL_RCC_HSI_Enable>:
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800570c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005716:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800571a:	6013      	str	r3, [r2, #0]
}
 800571c:	bf00      	nop
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr

08005724 <LL_RCC_HSI_Disable>:
{
 8005724:	b480      	push	{r7}
 8005726:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005732:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005736:	6013      	str	r3, [r2, #0]
}
 8005738:	bf00      	nop
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr

08005740 <LL_RCC_HSI_IsReady>:
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005744:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800574e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005752:	d101      	bne.n	8005758 <LL_RCC_HSI_IsReady+0x18>
 8005754:	2301      	movs	r3, #1
 8005756:	e000      	b.n	800575a <LL_RCC_HSI_IsReady+0x1a>
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	46bd      	mov	sp, r7
 800575e:	bc80      	pop	{r7}
 8005760:	4770      	bx	lr

08005762 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005762:	b480      	push	{r7}
 8005764:	b083      	sub	sp, #12
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800576a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	061b      	lsls	r3, r3, #24
 8005778:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800577c:	4313      	orrs	r3, r2
 800577e:	604b      	str	r3, [r1, #4]
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	bc80      	pop	{r7}
 8005788:	4770      	bx	lr

0800578a <LL_RCC_LSE_IsReady>:
{
 800578a:	b480      	push	{r7}
 800578c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800578e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b02      	cmp	r3, #2
 800579c:	d101      	bne.n	80057a2 <LL_RCC_LSE_IsReady+0x18>
 800579e:	2301      	movs	r3, #1
 80057a0:	e000      	b.n	80057a4 <LL_RCC_LSE_IsReady+0x1a>
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc80      	pop	{r7}
 80057aa:	4770      	bx	lr

080057ac <LL_RCC_LSI_Enable>:
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80057b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057bc:	f043 0301 	orr.w	r3, r3, #1
 80057c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80057c4:	bf00      	nop
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bc80      	pop	{r7}
 80057ca:	4770      	bx	lr

080057cc <LL_RCC_LSI_Disable>:
{
 80057cc:	b480      	push	{r7}
 80057ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80057d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057dc:	f023 0301 	bic.w	r3, r3, #1
 80057e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80057e4:	bf00      	nop
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bc80      	pop	{r7}
 80057ea:	4770      	bx	lr

080057ec <LL_RCC_LSI_IsReady>:
{
 80057ec:	b480      	push	{r7}
 80057ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80057f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057f8:	f003 0302 	and.w	r3, r3, #2
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d101      	bne.n	8005804 <LL_RCC_LSI_IsReady+0x18>
 8005800:	2301      	movs	r3, #1
 8005802:	e000      	b.n	8005806 <LL_RCC_LSI_IsReady+0x1a>
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr

0800580e <LL_RCC_MSI_Enable>:
{
 800580e:	b480      	push	{r7}
 8005810:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005812:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800581c:	f043 0301 	orr.w	r3, r3, #1
 8005820:	6013      	str	r3, [r2, #0]
}
 8005822:	bf00      	nop
 8005824:	46bd      	mov	sp, r7
 8005826:	bc80      	pop	{r7}
 8005828:	4770      	bx	lr

0800582a <LL_RCC_MSI_Disable>:
{
 800582a:	b480      	push	{r7}
 800582c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800582e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005838:	f023 0301 	bic.w	r3, r3, #1
 800583c:	6013      	str	r3, [r2, #0]
}
 800583e:	bf00      	nop
 8005840:	46bd      	mov	sp, r7
 8005842:	bc80      	pop	{r7}
 8005844:	4770      	bx	lr

08005846 <LL_RCC_MSI_IsReady>:
{
 8005846:	b480      	push	{r7}
 8005848:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800584a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b02      	cmp	r3, #2
 8005856:	d101      	bne.n	800585c <LL_RCC_MSI_IsReady+0x16>
 8005858:	2301      	movs	r3, #1
 800585a:	e000      	b.n	800585e <LL_RCC_MSI_IsReady+0x18>
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	46bd      	mov	sp, r7
 8005862:	bc80      	pop	{r7}
 8005864:	4770      	bx	lr

08005866 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005866:	b480      	push	{r7}
 8005868:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800586a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0308 	and.w	r3, r3, #8
 8005874:	2b08      	cmp	r3, #8
 8005876:	d101      	bne.n	800587c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005878:	2301      	movs	r3, #1
 800587a:	e000      	b.n	800587e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	46bd      	mov	sp, r7
 8005882:	bc80      	pop	{r7}
 8005884:	4770      	bx	lr

08005886 <LL_RCC_MSI_GetRange>:
{
 8005886:	b480      	push	{r7}
 8005888:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800588a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005894:	4618      	mov	r0, r3
 8005896:	46bd      	mov	sp, r7
 8005898:	bc80      	pop	{r7}
 800589a:	4770      	bx	lr

0800589c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80058a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bc80      	pop	{r7}
 80058b2:	4770      	bx	lr

080058b4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80058bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	021b      	lsls	r3, r3, #8
 80058ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80058ce:	4313      	orrs	r3, r2
 80058d0:	604b      	str	r3, [r1, #4]
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr

080058dc <LL_RCC_SetSysClkSource>:
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80058e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f023 0203 	bic.w	r2, r3, #3
 80058ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	608b      	str	r3, [r1, #8]
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bc80      	pop	{r7}
 8005900:	4770      	bx	lr

08005902 <LL_RCC_GetSysClkSource>:
{
 8005902:	b480      	push	{r7}
 8005904:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005906:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f003 030c 	and.w	r3, r3, #12
}
 8005910:	4618      	mov	r0, r3
 8005912:	46bd      	mov	sp, r7
 8005914:	bc80      	pop	{r7}
 8005916:	4770      	bx	lr

08005918 <LL_RCC_SetAHBPrescaler>:
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005920:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800592a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4313      	orrs	r3, r2
 8005932:	608b      	str	r3, [r1, #8]
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	bc80      	pop	{r7}
 800593c:	4770      	bx	lr

0800593e <LL_RCC_SetAHB3Prescaler>:
{
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005946:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800594a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800594e:	f023 020f 	bic.w	r2, r3, #15
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	091b      	lsrs	r3, r3, #4
 8005956:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800595a:	4313      	orrs	r3, r2
 800595c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	bc80      	pop	{r7}
 8005968:	4770      	bx	lr

0800596a <LL_RCC_SetAPB1Prescaler>:
{
 800596a:	b480      	push	{r7}
 800596c:	b083      	sub	sp, #12
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005972:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800597c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4313      	orrs	r3, r2
 8005984:	608b      	str	r3, [r1, #8]
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	bc80      	pop	{r7}
 800598e:	4770      	bx	lr

08005990 <LL_RCC_SetAPB2Prescaler>:
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80059a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	608b      	str	r3, [r1, #8]
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bc80      	pop	{r7}
 80059b4:	4770      	bx	lr

080059b6 <LL_RCC_GetAHBPrescaler>:
{
 80059b6:	b480      	push	{r7}
 80059b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80059ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bc80      	pop	{r7}
 80059ca:	4770      	bx	lr

080059cc <LL_RCC_GetAHB3Prescaler>:
{
 80059cc:	b480      	push	{r7}
 80059ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80059d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059d4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80059d8:	011b      	lsls	r3, r3, #4
 80059da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bc80      	pop	{r7}
 80059e4:	4770      	bx	lr

080059e6 <LL_RCC_GetAPB1Prescaler>:
{
 80059e6:	b480      	push	{r7}
 80059e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80059ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bc80      	pop	{r7}
 80059fa:	4770      	bx	lr

080059fc <LL_RCC_GetAPB2Prescaler>:
{
 80059fc:	b480      	push	{r7}
 80059fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005a00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bc80      	pop	{r7}
 8005a10:	4770      	bx	lr

08005a12 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005a12:	b480      	push	{r7}
 8005a14:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005a16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a24:	6013      	str	r3, [r2, #0]
}
 8005a26:	bf00      	nop
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bc80      	pop	{r7}
 8005a2c:	4770      	bx	lr

08005a2e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005a32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a40:	6013      	str	r3, [r2, #0]
}
 8005a42:	bf00      	nop
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr

08005a4a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005a4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a5c:	d101      	bne.n	8005a62 <LL_RCC_PLL_IsReady+0x18>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <LL_RCC_PLL_IsReady+0x1a>
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bc80      	pop	{r7}
 8005a6a:	4770      	bx	lr

08005a6c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005a70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	0a1b      	lsrs	r3, r3, #8
 8005a78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bc80      	pop	{r7}
 8005a82:	4770      	bx	lr

08005a84 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005a88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bc80      	pop	{r7}
 8005a98:	4770      	bx	lr

08005a9a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005a9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bc80      	pop	{r7}
 8005aae:	4770      	bx	lr

08005ab0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005ab4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	f003 0303 	and.w	r3, r3, #3
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bc80      	pop	{r7}
 8005ac4:	4770      	bx	lr

08005ac6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005aca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad8:	d101      	bne.n	8005ade <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e000      	b.n	8005ae0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr

08005ae8 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005aec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005af0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005af4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005af8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005afc:	d101      	bne.n	8005b02 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e000      	b.n	8005b04 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bc80      	pop	{r7}
 8005b0a:	4770      	bx	lr

08005b0c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005b10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b1e:	d101      	bne.n	8005b24 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005b20:	2301      	movs	r3, #1
 8005b22:	e000      	b.n	8005b26 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bc80      	pop	{r7}
 8005b2c:	4770      	bx	lr

08005b2e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005b32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b3c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b40:	d101      	bne.n	8005b46 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005b42:	2301      	movs	r3, #1
 8005b44:	e000      	b.n	8005b48 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005b46:	2300      	movs	r3, #0
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bc80      	pop	{r7}
 8005b4e:	4770      	bx	lr

08005b50 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b088      	sub	sp, #32
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d101      	bne.n	8005b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e36f      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b62:	f7ff fece 	bl	8005902 <LL_RCC_GetSysClkSource>
 8005b66:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b68:	f7ff ffa2 	bl	8005ab0 <LL_RCC_PLL_GetMainSource>
 8005b6c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0320 	and.w	r3, r3, #32
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f000 80c4 	beq.w	8005d04 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d005      	beq.n	8005b8e <HAL_RCC_OscConfig+0x3e>
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	2b0c      	cmp	r3, #12
 8005b86:	d176      	bne.n	8005c76 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d173      	bne.n	8005c76 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e353      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0308 	and.w	r3, r3, #8
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d005      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x68>
 8005bac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bb6:	e006      	b.n	8005bc6 <HAL_RCC_OscConfig+0x76>
 8005bb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bc0:	091b      	lsrs	r3, r3, #4
 8005bc2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d222      	bcs.n	8005c10 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f000 fd3c 	bl	800664c <RCC_SetFlashLatencyFromMSIRange>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e331      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005be8:	f043 0308 	orr.w	r3, r3, #8
 8005bec:	6013      	str	r3, [r2, #0]
 8005bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c00:	4313      	orrs	r3, r2
 8005c02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff fe53 	bl	80058b4 <LL_RCC_MSI_SetCalibTrimming>
 8005c0e:	e021      	b.n	8005c54 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c1a:	f043 0308 	orr.w	r3, r3, #8
 8005c1e:	6013      	str	r3, [r2, #0]
 8005c20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c32:	4313      	orrs	r3, r2
 8005c34:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff fe3a 	bl	80058b4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c44:	4618      	mov	r0, r3
 8005c46:	f000 fd01 	bl	800664c <RCC_SetFlashLatencyFromMSIRange>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e2f6      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005c54:	f000 fcc2 	bl	80065dc <HAL_RCC_GetHCLKFreq>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	4aa7      	ldr	r2, [pc, #668]	@ (8005ef8 <HAL_RCC_OscConfig+0x3a8>)
 8005c5c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8005c5e:	4ba7      	ldr	r3, [pc, #668]	@ (8005efc <HAL_RCC_OscConfig+0x3ac>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fc fa70 	bl	8002148 <HAL_InitTick>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8005c6c:	7cfb      	ldrb	r3, [r7, #19]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d047      	beq.n	8005d02 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8005c72:	7cfb      	ldrb	r3, [r7, #19]
 8005c74:	e2e5      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d02c      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005c7e:	f7ff fdc6 	bl	800580e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005c82:	f7fc fa6b 	bl	800215c <HAL_GetTick>
 8005c86:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005c88:	e008      	b.n	8005c9c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c8a:	f7fc fa67 	bl	800215c <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e2d2      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8005c9c:	f7ff fdd3 	bl	8005846 <LL_RCC_MSI_IsReady>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d0f1      	beq.n	8005c8a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ca6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cb0:	f043 0308 	orr.w	r3, r3, #8
 8005cb4:	6013      	str	r3, [r2, #0]
 8005cb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7ff fdef 	bl	80058b4 <LL_RCC_MSI_SetCalibTrimming>
 8005cd6:	e015      	b.n	8005d04 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005cd8:	f7ff fda7 	bl	800582a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005cdc:	f7fc fa3e 	bl	800215c <HAL_GetTick>
 8005ce0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005ce2:	e008      	b.n	8005cf6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ce4:	f7fc fa3a 	bl	800215c <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	d901      	bls.n	8005cf6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e2a5      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005cf6:	f7ff fda6 	bl	8005846 <LL_RCC_MSI_IsReady>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1f1      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x194>
 8005d00:	e000      	b.n	8005d04 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005d02:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d058      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	2b08      	cmp	r3, #8
 8005d14:	d005      	beq.n	8005d22 <HAL_RCC_OscConfig+0x1d2>
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	2b0c      	cmp	r3, #12
 8005d1a:	d108      	bne.n	8005d2e <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	2b03      	cmp	r3, #3
 8005d20:	d105      	bne.n	8005d2e <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d14b      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e289      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005d2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d40:	4313      	orrs	r3, r2
 8005d42:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d4c:	d102      	bne.n	8005d54 <HAL_RCC_OscConfig+0x204>
 8005d4e:	f7ff fcae 	bl	80056ae <LL_RCC_HSE_Enable>
 8005d52:	e00d      	b.n	8005d70 <HAL_RCC_OscConfig+0x220>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005d5c:	d104      	bne.n	8005d68 <HAL_RCC_OscConfig+0x218>
 8005d5e:	f7ff fc79 	bl	8005654 <LL_RCC_HSE_EnableTcxo>
 8005d62:	f7ff fca4 	bl	80056ae <LL_RCC_HSE_Enable>
 8005d66:	e003      	b.n	8005d70 <HAL_RCC_OscConfig+0x220>
 8005d68:	f7ff fcaf 	bl	80056ca <LL_RCC_HSE_Disable>
 8005d6c:	f7ff fc80 	bl	8005670 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d012      	beq.n	8005d9e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d78:	f7fc f9f0 	bl	800215c <HAL_GetTick>
 8005d7c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005d7e:	e008      	b.n	8005d92 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d80:	f7fc f9ec 	bl	800215c <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b64      	cmp	r3, #100	@ 0x64
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e257      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8005d92:	f7ff fca8 	bl	80056e6 <LL_RCC_HSE_IsReady>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d0f1      	beq.n	8005d80 <HAL_RCC_OscConfig+0x230>
 8005d9c:	e011      	b.n	8005dc2 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d9e:	f7fc f9dd 	bl	800215c <HAL_GetTick>
 8005da2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005da4:	e008      	b.n	8005db8 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005da6:	f7fc f9d9 	bl	800215c <HAL_GetTick>
 8005daa:	4602      	mov	r2, r0
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	1ad3      	subs	r3, r2, r3
 8005db0:	2b64      	cmp	r3, #100	@ 0x64
 8005db2:	d901      	bls.n	8005db8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e244      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005db8:	f7ff fc95 	bl	80056e6 <LL_RCC_HSE_IsReady>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1f1      	bne.n	8005da6 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d046      	beq.n	8005e5c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	2b04      	cmp	r3, #4
 8005dd2:	d005      	beq.n	8005de0 <HAL_RCC_OscConfig+0x290>
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	2b0c      	cmp	r3, #12
 8005dd8:	d10e      	bne.n	8005df8 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d10b      	bne.n	8005df8 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e22a      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7ff fcb6 	bl	8005762 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005df6:	e031      	b.n	8005e5c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d019      	beq.n	8005e34 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e00:	f7ff fc82 	bl	8005708 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e04:	f7fc f9aa 	bl	800215c <HAL_GetTick>
 8005e08:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005e0a:	e008      	b.n	8005e1e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e0c:	f7fc f9a6 	bl	800215c <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d901      	bls.n	8005e1e <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e211      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005e1e:	f7ff fc8f 	bl	8005740 <LL_RCC_HSI_IsReady>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0f1      	beq.n	8005e0c <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f7ff fc98 	bl	8005762 <LL_RCC_HSI_SetCalibTrimming>
 8005e32:	e013      	b.n	8005e5c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e34:	f7ff fc76 	bl	8005724 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e38:	f7fc f990 	bl	800215c <HAL_GetTick>
 8005e3c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005e3e:	e008      	b.n	8005e52 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e40:	f7fc f98c 	bl	800215c <HAL_GetTick>
 8005e44:	4602      	mov	r2, r0
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d901      	bls.n	8005e52 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8005e4e:	2303      	movs	r3, #3
 8005e50:	e1f7      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005e52:	f7ff fc75 	bl	8005740 <LL_RCC_HSI_IsReady>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1f1      	bne.n	8005e40 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0308 	and.w	r3, r3, #8
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d06e      	beq.n	8005f46 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d056      	beq.n	8005f1e <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8005e70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e78:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	69da      	ldr	r2, [r3, #28]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f003 0310 	and.w	r3, r3, #16
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d031      	beq.n	8005eec <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f003 0302 	and.w	r3, r3, #2
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d006      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e1d0      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d013      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8005eaa:	f7ff fc8f 	bl	80057cc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005eae:	f7fc f955 	bl	800215c <HAL_GetTick>
 8005eb2:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8005eb4:	e008      	b.n	8005ec8 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005eb6:	f7fc f951 	bl	800215c <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b11      	cmp	r3, #17
 8005ec2:	d901      	bls.n	8005ec8 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e1bc      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8005ec8:	f7ff fc90 	bl	80057ec <LL_RCC_LSI_IsReady>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f1      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005ed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eda:	f023 0210 	bic.w	r2, r3, #16
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	69db      	ldr	r3, [r3, #28]
 8005ee2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eec:	f7ff fc5e 	bl	80057ac <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ef0:	f7fc f934 	bl	800215c <HAL_GetTick>
 8005ef4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8005ef6:	e00c      	b.n	8005f12 <HAL_RCC_OscConfig+0x3c2>
 8005ef8:	20000014 	.word	0x20000014
 8005efc:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f00:	f7fc f92c 	bl	800215c <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b11      	cmp	r3, #17
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e197      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8005f12:	f7ff fc6b 	bl	80057ec <LL_RCC_LSI_IsReady>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d0f1      	beq.n	8005f00 <HAL_RCC_OscConfig+0x3b0>
 8005f1c:	e013      	b.n	8005f46 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f1e:	f7ff fc55 	bl	80057cc <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f22:	f7fc f91b 	bl	800215c <HAL_GetTick>
 8005f26:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8005f28:	e008      	b.n	8005f3c <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f2a:	f7fc f917 	bl	800215c <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	2b11      	cmp	r3, #17
 8005f36:	d901      	bls.n	8005f3c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e182      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8005f3c:	f7ff fc56 	bl	80057ec <LL_RCC_LSI_IsReady>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1f1      	bne.n	8005f2a <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0304 	and.w	r3, r3, #4
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f000 80d8 	beq.w	8006104 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005f54:	f7ff fb6c 	bl	8005630 <LL_PWR_IsEnabledBkUpAccess>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d113      	bne.n	8005f86 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005f5e:	f7ff faab 	bl	80054b8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f62:	f7fc f8fb 	bl	800215c <HAL_GetTick>
 8005f66:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005f68:	e008      	b.n	8005f7c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f6a:	f7fc f8f7 	bl	800215c <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d901      	bls.n	8005f7c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e162      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005f7c:	f7ff fb58 	bl	8005630 <LL_PWR_IsEnabledBkUpAccess>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0f1      	beq.n	8005f6a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d07b      	beq.n	8006086 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	2b85      	cmp	r3, #133	@ 0x85
 8005f94:	d003      	beq.n	8005f9e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	2b05      	cmp	r3, #5
 8005f9c:	d109      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005f9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fa6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005faa:	f043 0304 	orr.w	r3, r3, #4
 8005fae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fb2:	f7fc f8d3 	bl	800215c <HAL_GetTick>
 8005fb6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005fb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fc4:	f043 0301 	orr.w	r3, r3, #1
 8005fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005fcc:	e00a      	b.n	8005fe4 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fce:	f7fc f8c5 	bl	800215c <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d901      	bls.n	8005fe4 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e12e      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005fe4:	f7ff fbd1 	bl	800578a <LL_RCC_LSE_IsReady>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d0ef      	beq.n	8005fce <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	2b81      	cmp	r3, #129	@ 0x81
 8005ff4:	d003      	beq.n	8005ffe <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	2b85      	cmp	r3, #133	@ 0x85
 8005ffc:	d121      	bne.n	8006042 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ffe:	f7fc f8ad 	bl	800215c <HAL_GetTick>
 8006002:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006004:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800600c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006014:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006018:	e00a      	b.n	8006030 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800601a:	f7fc f89f 	bl	800215c <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006028:	4293      	cmp	r3, r2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e108      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006030:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800603c:	2b00      	cmp	r3, #0
 800603e:	d0ec      	beq.n	800601a <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006040:	e060      	b.n	8006104 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006042:	f7fc f88b 	bl	800215c <HAL_GetTick>
 8006046:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800604c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006050:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006054:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800605c:	e00a      	b.n	8006074 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800605e:	f7fc f87d 	bl	800215c <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	f241 3288 	movw	r2, #5000	@ 0x1388
 800606c:	4293      	cmp	r3, r2
 800606e:	d901      	bls.n	8006074 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	e0e6      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800607c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1ec      	bne.n	800605e <HAL_RCC_OscConfig+0x50e>
 8006084:	e03e      	b.n	8006104 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006086:	f7fc f869 	bl	800215c <HAL_GetTick>
 800608a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800608c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006094:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006098:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800609c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80060a0:	e00a      	b.n	80060b8 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060a2:	f7fc f85b 	bl	800215c <HAL_GetTick>
 80060a6:	4602      	mov	r2, r0
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	1ad3      	subs	r3, r2, r3
 80060ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d901      	bls.n	80060b8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e0c4      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80060b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1ec      	bne.n	80060a2 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060c8:	f7fc f848 	bl	800215c <HAL_GetTick>
 80060cc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80060ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060da:	f023 0301 	bic.w	r3, r3, #1
 80060de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80060e2:	e00a      	b.n	80060fa <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060e4:	f7fc f83a 	bl	800215c <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d901      	bls.n	80060fa <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e0a3      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80060fa:	f7ff fb46 	bl	800578a <LL_RCC_LSE_IsReady>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1ef      	bne.n	80060e4 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 8099 	beq.w	8006240 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	2b0c      	cmp	r3, #12
 8006112:	d06c      	beq.n	80061ee <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006118:	2b02      	cmp	r3, #2
 800611a:	d14b      	bne.n	80061b4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800611c:	f7ff fc87 	bl	8005a2e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006120:	f7fc f81c 	bl	800215c <HAL_GetTick>
 8006124:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006126:	e008      	b.n	800613a <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006128:	f7fc f818 	bl	800215c <HAL_GetTick>
 800612c:	4602      	mov	r2, r0
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	1ad3      	subs	r3, r2, r3
 8006132:	2b0a      	cmp	r3, #10
 8006134:	d901      	bls.n	800613a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e083      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800613a:	f7ff fc86 	bl	8005a4a <LL_RCC_PLL_IsReady>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1f1      	bne.n	8006128 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006144:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006148:	68da      	ldr	r2, [r3, #12]
 800614a:	4b40      	ldr	r3, [pc, #256]	@ (800624c <HAL_RCC_OscConfig+0x6fc>)
 800614c:	4013      	ands	r3, r2
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006156:	4311      	orrs	r1, r2
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800615c:	0212      	lsls	r2, r2, #8
 800615e:	4311      	orrs	r1, r2
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006164:	4311      	orrs	r1, r2
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800616a:	4311      	orrs	r1, r2
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006170:	430a      	orrs	r2, r1
 8006172:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006176:	4313      	orrs	r3, r2
 8006178:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800617a:	f7ff fc4a 	bl	8005a12 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800617e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800618c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800618e:	f7fb ffe5 	bl	800215c <HAL_GetTick>
 8006192:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006194:	e008      	b.n	80061a8 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006196:	f7fb ffe1 	bl	800215c <HAL_GetTick>
 800619a:	4602      	mov	r2, r0
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	2b0a      	cmp	r3, #10
 80061a2:	d901      	bls.n	80061a8 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80061a4:	2303      	movs	r3, #3
 80061a6:	e04c      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80061a8:	f7ff fc4f 	bl	8005a4a <LL_RCC_PLL_IsReady>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d0f1      	beq.n	8006196 <HAL_RCC_OscConfig+0x646>
 80061b2:	e045      	b.n	8006240 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061b4:	f7ff fc3b 	bl	8005a2e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061b8:	f7fb ffd0 	bl	800215c <HAL_GetTick>
 80061bc:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80061be:	e008      	b.n	80061d2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061c0:	f7fb ffcc 	bl	800215c <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	2b0a      	cmp	r3, #10
 80061cc:	d901      	bls.n	80061d2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e037      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80061d2:	f7ff fc3a 	bl	8005a4a <LL_RCC_PLL_IsReady>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d1f1      	bne.n	80061c0 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80061dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006250 <HAL_RCC_OscConfig+0x700>)
 80061e8:	4013      	ands	r3, r2
 80061ea:	60cb      	str	r3, [r1, #12]
 80061ec:	e028      	b.n	8006240 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d101      	bne.n	80061fa <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e023      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	f003 0203 	and.w	r2, r3, #3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800620c:	429a      	cmp	r2, r3
 800620e:	d115      	bne.n	800623c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800621a:	429a      	cmp	r2, r3
 800621c:	d10e      	bne.n	800623c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006228:	021b      	lsls	r3, r3, #8
 800622a:	429a      	cmp	r2, r3
 800622c:	d106      	bne.n	800623c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006238:	429a      	cmp	r2, r3
 800623a:	d001      	beq.n	8006240 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	3720      	adds	r7, #32
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	11c1808c 	.word	0x11c1808c
 8006250:	eefefffc 	.word	0xeefefffc

08006254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d101      	bne.n	8006268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e10f      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006268:	4b89      	ldr	r3, [pc, #548]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0307 	and.w	r3, r3, #7
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	429a      	cmp	r2, r3
 8006274:	d91b      	bls.n	80062ae <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006276:	4b86      	ldr	r3, [pc, #536]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f023 0207 	bic.w	r2, r3, #7
 800627e:	4984      	ldr	r1, [pc, #528]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	4313      	orrs	r3, r2
 8006284:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006286:	f7fb ff69 	bl	800215c <HAL_GetTick>
 800628a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800628c:	e008      	b.n	80062a0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800628e:	f7fb ff65 	bl	800215c <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	2b02      	cmp	r3, #2
 800629a:	d901      	bls.n	80062a0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	e0f3      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062a0:	4b7b      	ldr	r3, [pc, #492]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d1ef      	bne.n	800628e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0302 	and.w	r3, r3, #2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d016      	beq.n	80062e8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff fb2a 	bl	8005918 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80062c4:	f7fb ff4a 	bl	800215c <HAL_GetTick>
 80062c8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80062ca:	e008      	b.n	80062de <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80062cc:	f7fb ff46 	bl	800215c <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e0d4      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80062de:	f7ff fbf2 	bl	8005ac6 <LL_RCC_IsActiveFlag_HPRE>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0f1      	beq.n	80062cc <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d016      	beq.n	8006322 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	4618      	mov	r0, r3
 80062fa:	f7ff fb20 	bl	800593e <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80062fe:	f7fb ff2d 	bl	800215c <HAL_GetTick>
 8006302:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006304:	e008      	b.n	8006318 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006306:	f7fb ff29 	bl	800215c <HAL_GetTick>
 800630a:	4602      	mov	r2, r0
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	2b02      	cmp	r3, #2
 8006312:	d901      	bls.n	8006318 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e0b7      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006318:	f7ff fbe6 	bl	8005ae8 <LL_RCC_IsActiveFlag_SHDHPRE>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d0f1      	beq.n	8006306 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	d016      	beq.n	800635c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	4618      	mov	r0, r3
 8006334:	f7ff fb19 	bl	800596a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006338:	f7fb ff10 	bl	800215c <HAL_GetTick>
 800633c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800633e:	e008      	b.n	8006352 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006340:	f7fb ff0c 	bl	800215c <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	2b02      	cmp	r3, #2
 800634c:	d901      	bls.n	8006352 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e09a      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006352:	f7ff fbdb 	bl	8005b0c <LL_RCC_IsActiveFlag_PPRE1>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d0f1      	beq.n	8006340 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0308 	and.w	r3, r3, #8
 8006364:	2b00      	cmp	r3, #0
 8006366:	d017      	beq.n	8006398 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	00db      	lsls	r3, r3, #3
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff fb0e 	bl	8005990 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006374:	f7fb fef2 	bl	800215c <HAL_GetTick>
 8006378:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800637a:	e008      	b.n	800638e <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800637c:	f7fb feee 	bl	800215c <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	2b02      	cmp	r3, #2
 8006388:	d901      	bls.n	800638e <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e07c      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800638e:	f7ff fbce 	bl	8005b2e <LL_RCC_IsActiveFlag_PPRE2>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d0f1      	beq.n	800637c <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0301 	and.w	r3, r3, #1
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d043      	beq.n	800642c <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d106      	bne.n	80063ba <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80063ac:	f7ff f99b 	bl	80056e6 <LL_RCC_HSE_IsReady>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d11e      	bne.n	80063f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e066      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	2b03      	cmp	r3, #3
 80063c0:	d106      	bne.n	80063d0 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80063c2:	f7ff fb42 	bl	8005a4a <LL_RCC_PLL_IsReady>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d113      	bne.n	80063f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e05b      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d106      	bne.n	80063e6 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80063d8:	f7ff fa35 	bl	8005846 <LL_RCC_MSI_IsReady>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d108      	bne.n	80063f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e050      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80063e6:	f7ff f9ab 	bl	8005740 <LL_RCC_HSI_IsReady>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e049      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7ff fa6f 	bl	80058dc <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063fe:	f7fb fead 	bl	800215c <HAL_GetTick>
 8006402:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006404:	e00a      	b.n	800641c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006406:	f7fb fea9 	bl	800215c <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006414:	4293      	cmp	r3, r2
 8006416:	d901      	bls.n	800641c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006418:	2303      	movs	r3, #3
 800641a:	e035      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800641c:	f7ff fa71 	bl	8005902 <LL_RCC_GetSysClkSource>
 8006420:	4602      	mov	r2, r0
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	429a      	cmp	r2, r3
 800642a:	d1ec      	bne.n	8006406 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800642c:	4b18      	ldr	r3, [pc, #96]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0307 	and.w	r3, r3, #7
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	429a      	cmp	r2, r3
 8006438:	d21b      	bcs.n	8006472 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800643a:	4b15      	ldr	r3, [pc, #84]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f023 0207 	bic.w	r2, r3, #7
 8006442:	4913      	ldr	r1, [pc, #76]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	4313      	orrs	r3, r2
 8006448:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800644a:	f7fb fe87 	bl	800215c <HAL_GetTick>
 800644e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006450:	e008      	b.n	8006464 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006452:	f7fb fe83 	bl	800215c <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	2b02      	cmp	r3, #2
 800645e:	d901      	bls.n	8006464 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e011      	b.n	8006488 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006464:	4b0a      	ldr	r3, [pc, #40]	@ (8006490 <HAL_RCC_ClockConfig+0x23c>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0307 	and.w	r3, r3, #7
 800646c:	683a      	ldr	r2, [r7, #0]
 800646e:	429a      	cmp	r2, r3
 8006470:	d1ef      	bne.n	8006452 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006472:	f000 f8b3 	bl	80065dc <HAL_RCC_GetHCLKFreq>
 8006476:	4603      	mov	r3, r0
 8006478:	4a06      	ldr	r2, [pc, #24]	@ (8006494 <HAL_RCC_ClockConfig+0x240>)
 800647a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800647c:	4b06      	ldr	r3, [pc, #24]	@ (8006498 <HAL_RCC_ClockConfig+0x244>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4618      	mov	r0, r3
 8006482:	f7fb fe61 	bl	8002148 <HAL_InitTick>
 8006486:	4603      	mov	r3, r0
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	58004000 	.word	0x58004000
 8006494:	20000014 	.word	0x20000014
 8006498:	20000018 	.word	0x20000018

0800649c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800649c:	b590      	push	{r4, r7, lr}
 800649e:	b087      	sub	sp, #28
 80064a0:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80064a2:	2300      	movs	r3, #0
 80064a4:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80064a6:	2300      	movs	r3, #0
 80064a8:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064aa:	f7ff fa2a 	bl	8005902 <LL_RCC_GetSysClkSource>
 80064ae:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064b0:	f7ff fafe 	bl	8005ab0 <LL_RCC_PLL_GetMainSource>
 80064b4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d005      	beq.n	80064c8 <HAL_RCC_GetSysClockFreq+0x2c>
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	2b0c      	cmp	r3, #12
 80064c0:	d139      	bne.n	8006536 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d136      	bne.n	8006536 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80064c8:	f7ff f9cd 	bl	8005866 <LL_RCC_MSI_IsEnabledRangeSelect>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d115      	bne.n	80064fe <HAL_RCC_GetSysClockFreq+0x62>
 80064d2:	f7ff f9c8 	bl	8005866 <LL_RCC_MSI_IsEnabledRangeSelect>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d106      	bne.n	80064ea <HAL_RCC_GetSysClockFreq+0x4e>
 80064dc:	f7ff f9d3 	bl	8005886 <LL_RCC_MSI_GetRange>
 80064e0:	4603      	mov	r3, r0
 80064e2:	0a1b      	lsrs	r3, r3, #8
 80064e4:	f003 030f 	and.w	r3, r3, #15
 80064e8:	e005      	b.n	80064f6 <HAL_RCC_GetSysClockFreq+0x5a>
 80064ea:	f7ff f9d7 	bl	800589c <LL_RCC_MSI_GetRangeAfterStandby>
 80064ee:	4603      	mov	r3, r0
 80064f0:	0a1b      	lsrs	r3, r3, #8
 80064f2:	f003 030f 	and.w	r3, r3, #15
 80064f6:	4a36      	ldr	r2, [pc, #216]	@ (80065d0 <HAL_RCC_GetSysClockFreq+0x134>)
 80064f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064fc:	e014      	b.n	8006528 <HAL_RCC_GetSysClockFreq+0x8c>
 80064fe:	f7ff f9b2 	bl	8005866 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006502:	4603      	mov	r3, r0
 8006504:	2b01      	cmp	r3, #1
 8006506:	d106      	bne.n	8006516 <HAL_RCC_GetSysClockFreq+0x7a>
 8006508:	f7ff f9bd 	bl	8005886 <LL_RCC_MSI_GetRange>
 800650c:	4603      	mov	r3, r0
 800650e:	091b      	lsrs	r3, r3, #4
 8006510:	f003 030f 	and.w	r3, r3, #15
 8006514:	e005      	b.n	8006522 <HAL_RCC_GetSysClockFreq+0x86>
 8006516:	f7ff f9c1 	bl	800589c <LL_RCC_MSI_GetRangeAfterStandby>
 800651a:	4603      	mov	r3, r0
 800651c:	091b      	lsrs	r3, r3, #4
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	4a2b      	ldr	r2, [pc, #172]	@ (80065d0 <HAL_RCC_GetSysClockFreq+0x134>)
 8006524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006528:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d115      	bne.n	800655c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006534:	e012      	b.n	800655c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	2b04      	cmp	r3, #4
 800653a:	d102      	bne.n	8006542 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800653c:	4b25      	ldr	r3, [pc, #148]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x138>)
 800653e:	617b      	str	r3, [r7, #20]
 8006540:	e00c      	b.n	800655c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	2b08      	cmp	r3, #8
 8006546:	d109      	bne.n	800655c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006548:	f7ff f8a0 	bl	800568c <LL_RCC_HSE_IsEnabledDiv2>
 800654c:	4603      	mov	r3, r0
 800654e:	2b01      	cmp	r3, #1
 8006550:	d102      	bne.n	8006558 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006552:	4b20      	ldr	r3, [pc, #128]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x138>)
 8006554:	617b      	str	r3, [r7, #20]
 8006556:	e001      	b.n	800655c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006558:	4b1f      	ldr	r3, [pc, #124]	@ (80065d8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800655a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800655c:	f7ff f9d1 	bl	8005902 <LL_RCC_GetSysClkSource>
 8006560:	4603      	mov	r3, r0
 8006562:	2b0c      	cmp	r3, #12
 8006564:	d12f      	bne.n	80065c6 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006566:	f7ff faa3 	bl	8005ab0 <LL_RCC_PLL_GetMainSource>
 800656a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b02      	cmp	r3, #2
 8006570:	d003      	beq.n	800657a <HAL_RCC_GetSysClockFreq+0xde>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b03      	cmp	r3, #3
 8006576:	d003      	beq.n	8006580 <HAL_RCC_GetSysClockFreq+0xe4>
 8006578:	e00d      	b.n	8006596 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800657a:	4b16      	ldr	r3, [pc, #88]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x138>)
 800657c:	60fb      	str	r3, [r7, #12]
        break;
 800657e:	e00d      	b.n	800659c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006580:	f7ff f884 	bl	800568c <LL_RCC_HSE_IsEnabledDiv2>
 8006584:	4603      	mov	r3, r0
 8006586:	2b01      	cmp	r3, #1
 8006588:	d102      	bne.n	8006590 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800658a:	4b12      	ldr	r3, [pc, #72]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x138>)
 800658c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800658e:	e005      	b.n	800659c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006590:	4b11      	ldr	r3, [pc, #68]	@ (80065d8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006592:	60fb      	str	r3, [r7, #12]
        break;
 8006594:	e002      	b.n	800659c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	60fb      	str	r3, [r7, #12]
        break;
 800659a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800659c:	f7ff fa66 	bl	8005a6c <LL_RCC_PLL_GetN>
 80065a0:	4602      	mov	r2, r0
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	fb03 f402 	mul.w	r4, r3, r2
 80065a8:	f7ff fa77 	bl	8005a9a <LL_RCC_PLL_GetDivider>
 80065ac:	4603      	mov	r3, r0
 80065ae:	091b      	lsrs	r3, r3, #4
 80065b0:	3301      	adds	r3, #1
 80065b2:	fbb4 f4f3 	udiv	r4, r4, r3
 80065b6:	f7ff fa65 	bl	8005a84 <LL_RCC_PLL_GetR>
 80065ba:	4603      	mov	r3, r0
 80065bc:	0f5b      	lsrs	r3, r3, #29
 80065be:	3301      	adds	r3, #1
 80065c0:	fbb4 f3f3 	udiv	r3, r4, r3
 80065c4:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80065c6:	697b      	ldr	r3, [r7, #20]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	371c      	adds	r7, #28
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd90      	pop	{r4, r7, pc}
 80065d0:	0801faf8 	.word	0x0801faf8
 80065d4:	00f42400 	.word	0x00f42400
 80065d8:	01e84800 	.word	0x01e84800

080065dc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065dc:	b598      	push	{r3, r4, r7, lr}
 80065de:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80065e0:	f7ff ff5c 	bl	800649c <HAL_RCC_GetSysClockFreq>
 80065e4:	4604      	mov	r4, r0
 80065e6:	f7ff f9e6 	bl	80059b6 <LL_RCC_GetAHBPrescaler>
 80065ea:	4603      	mov	r3, r0
 80065ec:	091b      	lsrs	r3, r3, #4
 80065ee:	f003 030f 	and.w	r3, r3, #15
 80065f2:	4a03      	ldr	r2, [pc, #12]	@ (8006600 <HAL_RCC_GetHCLKFreq+0x24>)
 80065f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065f8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	bd98      	pop	{r3, r4, r7, pc}
 8006600:	0801fa98 	.word	0x0801fa98

08006604 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006604:	b598      	push	{r3, r4, r7, lr}
 8006606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006608:	f7ff ffe8 	bl	80065dc <HAL_RCC_GetHCLKFreq>
 800660c:	4604      	mov	r4, r0
 800660e:	f7ff f9ea 	bl	80059e6 <LL_RCC_GetAPB1Prescaler>
 8006612:	4603      	mov	r3, r0
 8006614:	0a1b      	lsrs	r3, r3, #8
 8006616:	4a03      	ldr	r2, [pc, #12]	@ (8006624 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800661c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006620:	4618      	mov	r0, r3
 8006622:	bd98      	pop	{r3, r4, r7, pc}
 8006624:	0801fad8 	.word	0x0801fad8

08006628 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006628:	b598      	push	{r3, r4, r7, lr}
 800662a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800662c:	f7ff ffd6 	bl	80065dc <HAL_RCC_GetHCLKFreq>
 8006630:	4604      	mov	r4, r0
 8006632:	f7ff f9e3 	bl	80059fc <LL_RCC_GetAPB2Prescaler>
 8006636:	4603      	mov	r3, r0
 8006638:	0adb      	lsrs	r3, r3, #11
 800663a:	4a03      	ldr	r2, [pc, #12]	@ (8006648 <HAL_RCC_GetPCLK2Freq+0x20>)
 800663c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006640:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006644:	4618      	mov	r0, r3
 8006646:	bd98      	pop	{r3, r4, r7, pc}
 8006648:	0801fad8 	.word	0x0801fad8

0800664c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800664c:	b590      	push	{r4, r7, lr}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	091b      	lsrs	r3, r3, #4
 8006658:	f003 030f 	and.w	r3, r3, #15
 800665c:	4a10      	ldr	r2, [pc, #64]	@ (80066a0 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800665e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006662:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006664:	f7ff f9b2 	bl	80059cc <LL_RCC_GetAHB3Prescaler>
 8006668:	4603      	mov	r3, r0
 800666a:	091b      	lsrs	r3, r3, #4
 800666c:	f003 030f 	and.w	r3, r3, #15
 8006670:	4a0c      	ldr	r2, [pc, #48]	@ (80066a4 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	fbb2 f3f3 	udiv	r3, r2, r3
 800667c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	4a09      	ldr	r2, [pc, #36]	@ (80066a8 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006682:	fba2 2303 	umull	r2, r3, r2, r3
 8006686:	0c9c      	lsrs	r4, r3, #18
 8006688:	f7fe ff58 	bl	800553c <HAL_PWREx_GetVoltageRange>
 800668c:	4603      	mov	r3, r0
 800668e:	4619      	mov	r1, r3
 8006690:	4620      	mov	r0, r4
 8006692:	f000 f80b 	bl	80066ac <RCC_SetFlashLatency>
 8006696:	4603      	mov	r3, r0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3714      	adds	r7, #20
 800669c:	46bd      	mov	sp, r7
 800669e:	bd90      	pop	{r4, r7, pc}
 80066a0:	0801faf8 	.word	0x0801faf8
 80066a4:	0801fa98 	.word	0x0801fa98
 80066a8:	431bde83 	.word	0x431bde83

080066ac <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b08e      	sub	sp, #56	@ 0x38
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80066b6:	4a3a      	ldr	r2, [pc, #232]	@ (80067a0 <RCC_SetFlashLatency+0xf4>)
 80066b8:	f107 0320 	add.w	r3, r7, #32
 80066bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80066c0:	6018      	str	r0, [r3, #0]
 80066c2:	3304      	adds	r3, #4
 80066c4:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80066c6:	4a37      	ldr	r2, [pc, #220]	@ (80067a4 <RCC_SetFlashLatency+0xf8>)
 80066c8:	f107 0318 	add.w	r3, r7, #24
 80066cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80066d0:	6018      	str	r0, [r3, #0]
 80066d2:	3304      	adds	r3, #4
 80066d4:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80066d6:	4a34      	ldr	r2, [pc, #208]	@ (80067a8 <RCC_SetFlashLatency+0xfc>)
 80066d8:	f107 030c 	add.w	r3, r7, #12
 80066dc:	ca07      	ldmia	r2, {r0, r1, r2}
 80066de:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80066e2:	2300      	movs	r3, #0
 80066e4:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ec:	d11b      	bne.n	8006726 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80066ee:	2300      	movs	r3, #0
 80066f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80066f2:	e014      	b.n	800671e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80066f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f6:	005b      	lsls	r3, r3, #1
 80066f8:	3338      	adds	r3, #56	@ 0x38
 80066fa:	443b      	add	r3, r7
 80066fc:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006700:	461a      	mov	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4293      	cmp	r3, r2
 8006706:	d807      	bhi.n	8006718 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	3338      	adds	r3, #56	@ 0x38
 800670e:	443b      	add	r3, r7
 8006710:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006714:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006716:	e021      	b.n	800675c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671a:	3301      	adds	r3, #1
 800671c:	633b      	str	r3, [r7, #48]	@ 0x30
 800671e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006720:	2b02      	cmp	r3, #2
 8006722:	d9e7      	bls.n	80066f4 <RCC_SetFlashLatency+0x48>
 8006724:	e01a      	b.n	800675c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006726:	2300      	movs	r3, #0
 8006728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800672a:	e014      	b.n	8006756 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800672c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	3338      	adds	r3, #56	@ 0x38
 8006732:	443b      	add	r3, r7
 8006734:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006738:	461a      	mov	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4293      	cmp	r3, r2
 800673e:	d807      	bhi.n	8006750 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	3338      	adds	r3, #56	@ 0x38
 8006746:	443b      	add	r3, r7
 8006748:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800674c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800674e:	e005      	b.n	800675c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006752:	3301      	adds	r3, #1
 8006754:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006758:	2b02      	cmp	r3, #2
 800675a:	d9e7      	bls.n	800672c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800675c:	4b13      	ldr	r3, [pc, #76]	@ (80067ac <RCC_SetFlashLatency+0x100>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f023 0207 	bic.w	r2, r3, #7
 8006764:	4911      	ldr	r1, [pc, #68]	@ (80067ac <RCC_SetFlashLatency+0x100>)
 8006766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006768:	4313      	orrs	r3, r2
 800676a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800676c:	f7fb fcf6 	bl	800215c <HAL_GetTick>
 8006770:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006772:	e008      	b.n	8006786 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006774:	f7fb fcf2 	bl	800215c <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d901      	bls.n	8006786 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e007      	b.n	8006796 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006786:	4b09      	ldr	r3, [pc, #36]	@ (80067ac <RCC_SetFlashLatency+0x100>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0307 	and.w	r3, r3, #7
 800678e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006790:	429a      	cmp	r2, r3
 8006792:	d1ef      	bne.n	8006774 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3738      	adds	r7, #56	@ 0x38
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	0801f1e8 	.word	0x0801f1e8
 80067a4:	0801f1f0 	.word	0x0801f1f0
 80067a8:	0801f1f8 	.word	0x0801f1f8
 80067ac:	58004000 	.word	0x58004000

080067b0 <LL_RCC_LSE_IsReady>:
{
 80067b0:	b480      	push	{r7}
 80067b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80067b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067bc:	f003 0302 	and.w	r3, r3, #2
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d101      	bne.n	80067c8 <LL_RCC_LSE_IsReady+0x18>
 80067c4:	2301      	movs	r3, #1
 80067c6:	e000      	b.n	80067ca <LL_RCC_LSE_IsReady+0x1a>
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bc80      	pop	{r7}
 80067d0:	4770      	bx	lr

080067d2 <LL_RCC_SetUSARTClockSource>:
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80067da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067de:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	0c1b      	lsrs	r3, r3, #16
 80067e6:	43db      	mvns	r3, r3
 80067e8:	401a      	ands	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80067f2:	4313      	orrs	r3, r2
 80067f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bc80      	pop	{r7}
 8006800:	4770      	bx	lr

08006802 <LL_RCC_SetI2SClockSource>:
{
 8006802:	b480      	push	{r7}
 8006804:	b083      	sub	sp, #12
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800680a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800680e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006812:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006816:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4313      	orrs	r3, r2
 800681e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006822:	bf00      	nop
 8006824:	370c      	adds	r7, #12
 8006826:	46bd      	mov	sp, r7
 8006828:	bc80      	pop	{r7}
 800682a:	4770      	bx	lr

0800682c <LL_RCC_SetLPUARTClockSource>:
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800683c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006840:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4313      	orrs	r3, r2
 8006848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	bc80      	pop	{r7}
 8006854:	4770      	bx	lr

08006856 <LL_RCC_SetI2CClockSource>:
{
 8006856:	b480      	push	{r7}
 8006858:	b083      	sub	sp, #12
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800685e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006862:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	091b      	lsrs	r3, r3, #4
 800686a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800686e:	43db      	mvns	r3, r3
 8006870:	401a      	ands	r2, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	011b      	lsls	r3, r3, #4
 8006876:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800687a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800687e:	4313      	orrs	r3, r2
 8006880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	bc80      	pop	{r7}
 800688c:	4770      	bx	lr

0800688e <LL_RCC_SetLPTIMClockSource>:
{
 800688e:	b480      	push	{r7}
 8006890:	b083      	sub	sp, #12
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006896:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800689a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	0c1b      	lsrs	r3, r3, #16
 80068a2:	041b      	lsls	r3, r3, #16
 80068a4:	43db      	mvns	r3, r3
 80068a6:	401a      	ands	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	041b      	lsls	r3, r3, #16
 80068ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068b0:	4313      	orrs	r3, r2
 80068b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bc80      	pop	{r7}
 80068be:	4770      	bx	lr

080068c0 <LL_RCC_SetRNGClockSource>:
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80068c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d0:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80068d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4313      	orrs	r3, r2
 80068dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80068e0:	bf00      	nop
 80068e2:	370c      	adds	r7, #12
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bc80      	pop	{r7}
 80068e8:	4770      	bx	lr

080068ea <LL_RCC_SetADCClockSource>:
{
 80068ea:	b480      	push	{r7}
 80068ec:	b083      	sub	sp, #12
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80068f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068fa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80068fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4313      	orrs	r3, r2
 8006906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800690a:	bf00      	nop
 800690c:	370c      	adds	r7, #12
 800690e:	46bd      	mov	sp, r7
 8006910:	bc80      	pop	{r7}
 8006912:	4770      	bx	lr

08006914 <LL_RCC_SetRTCClockSource>:
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800691c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006924:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006928:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4313      	orrs	r3, r2
 8006930:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	bc80      	pop	{r7}
 800693c:	4770      	bx	lr

0800693e <LL_RCC_GetRTCClockSource>:
{
 800693e:	b480      	push	{r7}
 8006940:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006942:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800694a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800694e:	4618      	mov	r0, r3
 8006950:	46bd      	mov	sp, r7
 8006952:	bc80      	pop	{r7}
 8006954:	4770      	bx	lr

08006956 <LL_RCC_ForceBackupDomainReset>:
{
 8006956:	b480      	push	{r7}
 8006958:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800695a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800695e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006962:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006966:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800696a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800696e:	bf00      	nop
 8006970:	46bd      	mov	sp, r7
 8006972:	bc80      	pop	{r7}
 8006974:	4770      	bx	lr

08006976 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006976:	b480      	push	{r7}
 8006978:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800697a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800697e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006982:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800698a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800698e:	bf00      	nop
 8006990:	46bd      	mov	sp, r7
 8006992:	bc80      	pop	{r7}
 8006994:	4770      	bx	lr
	...

08006998 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80069a0:	2300      	movs	r3, #0
 80069a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80069a4:	2300      	movs	r3, #0
 80069a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80069a8:	2300      	movs	r3, #0
 80069aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d058      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80069b8:	f7fe fd7e 	bl	80054b8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80069bc:	f7fb fbce 	bl	800215c <HAL_GetTick>
 80069c0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80069c2:	e009      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069c4:	f7fb fbca 	bl	800215c <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d902      	bls.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	74fb      	strb	r3, [r7, #19]
        break;
 80069d6:	e006      	b.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80069d8:	4b7b      	ldr	r3, [pc, #492]	@ (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069e4:	d1ee      	bne.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80069e6:	7cfb      	ldrb	r3, [r7, #19]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d13c      	bne.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80069ec:	f7ff ffa7 	bl	800693e <LL_RCC_GetRTCClockSource>
 80069f0:	4602      	mov	r2, r0
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d00f      	beq.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80069fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a06:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006a08:	f7ff ffa5 	bl	8006956 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006a0c:	f7ff ffb3 	bl	8006976 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006a10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f003 0302 	and.w	r3, r3, #2
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d014      	beq.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a24:	f7fb fb9a 	bl	800215c <HAL_GetTick>
 8006a28:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006a2a:	e00b      	b.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a2c:	f7fb fb96 	bl	800215c <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d902      	bls.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	74fb      	strb	r3, [r7, #19]
            break;
 8006a42:	e004      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006a44:	f7ff feb4 	bl	80067b0 <LL_RCC_LSE_IsReady>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d1ee      	bne.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006a4e:	7cfb      	ldrb	r3, [r7, #19]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d105      	bne.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7ff ff5b 	bl	8006914 <LL_RCC_SetRTCClockSource>
 8006a5e:	e004      	b.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a60:	7cfb      	ldrb	r3, [r7, #19]
 8006a62:	74bb      	strb	r3, [r7, #18]
 8006a64:	e001      	b.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a66:	7cfb      	ldrb	r3, [r7, #19]
 8006a68:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d004      	beq.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7ff fea9 	bl	80067d2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d004      	beq.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	4618      	mov	r0, r3
 8006a92:	f7ff fe9e 	bl	80067d2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0320 	and.w	r3, r3, #32
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d004      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7ff fec0 	bl	800682c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d004      	beq.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a1b      	ldr	r3, [r3, #32]
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7ff fee6 	bl	800688e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d004      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7ff fedb 	bl	800688e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d004      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7ff fed0 	bl	800688e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d004      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7ff fea9 	bl	8006856 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d004      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	699b      	ldr	r3, [r3, #24]
 8006b14:	4618      	mov	r0, r3
 8006b16:	f7ff fe9e 	bl	8006856 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d004      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7ff fe93 	bl	8006856 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 0310 	and.w	r3, r3, #16
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d011      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7ff fe5e 	bl	8006802 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b4e:	d107      	bne.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b5e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d010      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7ff fea5 	bl	80068c0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d107      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b8c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d011      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7ff fea3 	bl	80068ea <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bac:	d107      	bne.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006bae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bbc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006bbe:	7cbb      	ldrb	r3, [r7, #18]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3718      	adds	r7, #24
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	58000400 	.word	0x58000400

08006bcc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d071      	beq.n	8006cc2 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d106      	bne.n	8006bf8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7fa ffd6 	bl	8001ba4 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006c00:	4b32      	ldr	r3, [pc, #200]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	f003 0310 	and.w	r3, r3, #16
 8006c08:	2b10      	cmp	r3, #16
 8006c0a:	d051      	beq.n	8006cb0 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c0c:	4b2f      	ldr	r3, [pc, #188]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c0e:	22ca      	movs	r2, #202	@ 0xca
 8006c10:	625a      	str	r2, [r3, #36]	@ 0x24
 8006c12:	4b2e      	ldr	r3, [pc, #184]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c14:	2253      	movs	r2, #83	@ 0x53
 8006c16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 fa11 	bl	8007040 <RTC_EnterInitMode>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006c22:	7bfb      	ldrb	r3, [r7, #15]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d13f      	bne.n	8006ca8 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8006c28:	4b28      	ldr	r3, [pc, #160]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	4a27      	ldr	r2, [pc, #156]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c2e:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8006c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c36:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006c38:	4b24      	ldr	r3, [pc, #144]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c3a:	699a      	ldr	r2, [r3, #24]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6859      	ldr	r1, [r3, #4]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	4319      	orrs	r1, r3
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	699b      	ldr	r3, [r3, #24]
 8006c4a:	430b      	orrs	r3, r1
 8006c4c:	491f      	ldr	r1, [pc, #124]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	041b      	lsls	r3, r3, #16
 8006c5c:	491b      	ldr	r1, [pc, #108]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8006c62:	4b1a      	ldr	r3, [pc, #104]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c72:	430b      	orrs	r3, r1
 8006c74:	4915      	ldr	r1, [pc, #84]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 fa14 	bl	80070a8 <RTC_ExitInitMode>
 8006c80:	4603      	mov	r3, r0
 8006c82:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8006c84:	7bfb      	ldrb	r3, [r7, #15]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d10e      	bne.n	8006ca8 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8006c8a:	4b10      	ldr	r3, [pc, #64]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006c8c:	699b      	ldr	r3, [r3, #24]
 8006c8e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a19      	ldr	r1, [r3, #32]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	69db      	ldr	r3, [r3, #28]
 8006c9a:	4319      	orrs	r1, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	430b      	orrs	r3, r1
 8006ca2:	490a      	ldr	r1, [pc, #40]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ca8:	4b08      	ldr	r3, [pc, #32]	@ (8006ccc <HAL_RTC_Init+0x100>)
 8006caa:	22ff      	movs	r2, #255	@ 0xff
 8006cac:	625a      	str	r2, [r3, #36]	@ 0x24
 8006cae:	e001      	b.n	8006cb4 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006cb4:	7bfb      	ldrb	r3, [r7, #15]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d103      	bne.n	8006cc2 <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8006cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	40002800 	.word	0x40002800

08006cd0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006cd0:	b590      	push	{r4, r7, lr}
 8006cd2:	b087      	sub	sp, #28
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <HAL_RTC_SetAlarm_IT+0x1e>
 8006cea:	2302      	movs	r3, #2
 8006cec:	e0f3      	b.n	8006ed6 <HAL_RTC_SetAlarm_IT+0x206>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2202      	movs	r2, #2
 8006cfa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006cfe:	4b78      	ldr	r3, [pc, #480]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d06:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d0e:	d06a      	beq.n	8006de6 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d13a      	bne.n	8006d8c <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006d16:	4b72      	ldr	r3, [pc, #456]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d102      	bne.n	8006d28 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2200      	movs	r2, #0
 8006d26:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	695b      	ldr	r3, [r3, #20]
 8006d2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	4618      	mov	r0, r3
 8006d36:	f000 f9f5 	bl	8007124 <RTC_ByteToBcd2>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	785b      	ldrb	r3, [r3, #1]
 8006d42:	4618      	mov	r0, r3
 8006d44:	f000 f9ee 	bl	8007124 <RTC_ByteToBcd2>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006d4c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	789b      	ldrb	r3, [r3, #2]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 f9e6 	bl	8007124 <RTC_ByteToBcd2>
 8006d58:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006d5a:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	78db      	ldrb	r3, [r3, #3]
 8006d62:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006d64:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f000 f9d8 	bl	8007124 <RTC_ByteToBcd2>
 8006d74:	4603      	mov	r3, r0
 8006d76:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006d78:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006d80:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006d86:	4313      	orrs	r3, r2
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	e02c      	b.n	8006de6 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8006d94:	d00d      	beq.n	8006db2 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	695b      	ldr	r3, [r3, #20]
 8006d9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d9e:	d008      	beq.n	8006db2 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006da0:	4b4f      	ldr	r3, [pc, #316]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d102      	bne.n	8006db2 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	2200      	movs	r2, #0
 8006db0:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	785b      	ldrb	r3, [r3, #1]
 8006dbc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006dbe:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006dc0:	68ba      	ldr	r2, [r7, #8]
 8006dc2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006dc4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	78db      	ldrb	r3, [r3, #3]
 8006dca:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006dcc:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006dd4:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006dd6:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006ddc:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006de2:	4313      	orrs	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006de6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006de8:	22ca      	movs	r2, #202	@ 0xca
 8006dea:	625a      	str	r2, [r3, #36]	@ 0x24
 8006dec:	4b3c      	ldr	r3, [pc, #240]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006dee:	2253      	movs	r2, #83	@ 0x53
 8006df0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dfa:	d12c      	bne.n	8006e56 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006dfc:	4b38      	ldr	r3, [pc, #224]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	4a37      	ldr	r2, [pc, #220]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e02:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006e06:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006e08:	4b35      	ldr	r3, [pc, #212]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e14:	d107      	bne.n	8006e26 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	699a      	ldr	r2, [r3, #24]
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	4930      	ldr	r1, [pc, #192]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	644b      	str	r3, [r1, #68]	@ 0x44
 8006e24:	e006      	b.n	8006e34 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8006e26:	4a2e      	ldr	r2, [pc, #184]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8006e2c:	4a2c      	ldr	r2, [pc, #176]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8006e34:	4a2a      	ldr	r2, [pc, #168]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e40:	f043 0201 	orr.w	r2, r3, #1
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006e48:	4b25      	ldr	r3, [pc, #148]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	4a24      	ldr	r2, [pc, #144]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e4e:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8006e52:	6193      	str	r3, [r2, #24]
 8006e54:	e02b      	b.n	8006eae <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006e56:	4b22      	ldr	r3, [pc, #136]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e58:	699b      	ldr	r3, [r3, #24]
 8006e5a:	4a21      	ldr	r2, [pc, #132]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e5c:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8006e60:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006e62:	4b1f      	ldr	r3, [pc, #124]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e64:	2202      	movs	r2, #2
 8006e66:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e6e:	d107      	bne.n	8006e80 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	699a      	ldr	r2, [r3, #24]
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	69db      	ldr	r3, [r3, #28]
 8006e78:	4919      	ldr	r1, [pc, #100]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8006e7e:	e006      	b.n	8006e8e <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8006e80:	4a17      	ldr	r2, [pc, #92]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8006e86:	4a16      	ldr	r2, [pc, #88]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8006e8e:	4a14      	ldr	r2, [pc, #80]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e9a:	f043 0202 	orr.w	r2, r3, #2
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006ea4:	699b      	ldr	r3, [r3, #24]
 8006ea6:	4a0e      	ldr	r2, [pc, #56]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006ea8:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8006eac:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006eae:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee4 <HAL_RTC_SetAlarm_IT+0x214>)
 8006eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eb4:	4a0b      	ldr	r2, [pc, #44]	@ (8006ee4 <HAL_RTC_SetAlarm_IT+0x214>)
 8006eb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006eba:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ebe:	4b08      	ldr	r3, [pc, #32]	@ (8006ee0 <HAL_RTC_SetAlarm_IT+0x210>)
 8006ec0:	22ff      	movs	r2, #255	@ 0xff
 8006ec2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	371c      	adds	r7, #28
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd90      	pop	{r4, r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	40002800 	.word	0x40002800
 8006ee4:	58000800 	.word	0x58000800

08006ee8 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d101      	bne.n	8006f00 <HAL_RTC_DeactivateAlarm+0x18>
 8006efc:	2302      	movs	r3, #2
 8006efe:	e048      	b.n	8006f92 <HAL_RTC_DeactivateAlarm+0xaa>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2202      	movs	r2, #2
 8006f0c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f10:	4b22      	ldr	r3, [pc, #136]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f12:	22ca      	movs	r2, #202	@ 0xca
 8006f14:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f16:	4b21      	ldr	r3, [pc, #132]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f18:	2253      	movs	r2, #83	@ 0x53
 8006f1a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f22:	d115      	bne.n	8006f50 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006f24:	4b1d      	ldr	r3, [pc, #116]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f26:	699b      	ldr	r3, [r3, #24]
 8006f28:	4a1c      	ldr	r2, [pc, #112]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f2a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006f2e:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8006f30:	4b1a      	ldr	r3, [pc, #104]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f34:	4a19      	ldr	r2, [pc, #100]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f3a:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f40:	f023 0201 	bic.w	r2, r3, #1
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006f48:	4b14      	ldr	r3, [pc, #80]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006f4e:	e014      	b.n	8006f7a <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006f50:	4b12      	ldr	r3, [pc, #72]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f52:	699b      	ldr	r3, [r3, #24]
 8006f54:	4a11      	ldr	r2, [pc, #68]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f56:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8006f5a:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8006f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f60:	4a0e      	ldr	r2, [pc, #56]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f66:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6c:	f023 0202 	bic.w	r2, r3, #2
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006f74:	4b09      	ldr	r3, [pc, #36]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f76:	2202      	movs	r2, #2
 8006f78:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f7a:	4b08      	ldr	r3, [pc, #32]	@ (8006f9c <HAL_RTC_DeactivateAlarm+0xb4>)
 8006f7c:	22ff      	movs	r2, #255	@ 0xff
 8006f7e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bc80      	pop	{r7}
 8006f9a:	4770      	bx	lr
 8006f9c:	40002800 	.word	0x40002800

08006fa0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006fa8:	4b11      	ldr	r3, [pc, #68]	@ (8006ff0 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006faa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f003 0301 	and.w	r3, r3, #1
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d005      	beq.n	8006fca <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff0 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f7fb fa8a 	bl	80024de <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f003 0302 	and.w	r3, r3, #2
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d005      	beq.n	8006fe0 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006fd4:	4b06      	ldr	r3, [pc, #24]	@ (8006ff0 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f94a 	bl	8007274 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8006fe8:	bf00      	nop
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	40002800 	.word	0x40002800

08006ff4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8006ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800703c <HAL_RTC_WaitForSynchro+0x48>)
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	4a0e      	ldr	r2, [pc, #56]	@ (800703c <HAL_RTC_WaitForSynchro+0x48>)
 8007002:	f023 0320 	bic.w	r3, r3, #32
 8007006:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007008:	f7fb f8a8 	bl	800215c <HAL_GetTick>
 800700c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800700e:	e009      	b.n	8007024 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007010:	f7fb f8a4 	bl	800215c <HAL_GetTick>
 8007014:	4602      	mov	r2, r0
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	1ad3      	subs	r3, r2, r3
 800701a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800701e:	d901      	bls.n	8007024 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e006      	b.n	8007032 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007024:	4b05      	ldr	r3, [pc, #20]	@ (800703c <HAL_RTC_WaitForSynchro+0x48>)
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f003 0320 	and.w	r3, r3, #32
 800702c:	2b00      	cmp	r3, #0
 800702e:	d0ef      	beq.n	8007010 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007030:	2300      	movs	r3, #0
}
 8007032:	4618      	mov	r0, r3
 8007034:	3710      	adds	r7, #16
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
 800703a:	bf00      	nop
 800703c:	40002800 	.word	0x40002800

08007040 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b084      	sub	sp, #16
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007048:	2300      	movs	r3, #0
 800704a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800704c:	4b15      	ldr	r3, [pc, #84]	@ (80070a4 <RTC_EnterInitMode+0x64>)
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007054:	2b00      	cmp	r3, #0
 8007056:	d120      	bne.n	800709a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007058:	4b12      	ldr	r3, [pc, #72]	@ (80070a4 <RTC_EnterInitMode+0x64>)
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	4a11      	ldr	r2, [pc, #68]	@ (80070a4 <RTC_EnterInitMode+0x64>)
 800705e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007062:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007064:	f7fb f87a 	bl	800215c <HAL_GetTick>
 8007068:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800706a:	e00d      	b.n	8007088 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800706c:	f7fb f876 	bl	800215c <HAL_GetTick>
 8007070:	4602      	mov	r2, r0
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	1ad3      	subs	r3, r2, r3
 8007076:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800707a:	d905      	bls.n	8007088 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2203      	movs	r2, #3
 8007084:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007088:	4b06      	ldr	r3, [pc, #24]	@ (80070a4 <RTC_EnterInitMode+0x64>)
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007090:	2b00      	cmp	r3, #0
 8007092:	d102      	bne.n	800709a <RTC_EnterInitMode+0x5a>
 8007094:	7bfb      	ldrb	r3, [r7, #15]
 8007096:	2b03      	cmp	r3, #3
 8007098:	d1e8      	bne.n	800706c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800709a:	7bfb      	ldrb	r3, [r7, #15]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3710      	adds	r7, #16
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	40002800 	.word	0x40002800

080070a8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070b0:	2300      	movs	r3, #0
 80070b2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80070b4:	4b1a      	ldr	r3, [pc, #104]	@ (8007120 <RTC_ExitInitMode+0x78>)
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	4a19      	ldr	r2, [pc, #100]	@ (8007120 <RTC_ExitInitMode+0x78>)
 80070ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070be:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80070c0:	4b17      	ldr	r3, [pc, #92]	@ (8007120 <RTC_ExitInitMode+0x78>)
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	f003 0320 	and.w	r3, r3, #32
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10c      	bne.n	80070e6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f7ff ff91 	bl	8006ff4 <HAL_RTC_WaitForSynchro>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d01e      	beq.n	8007116 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2203      	movs	r2, #3
 80070dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80070e0:	2303      	movs	r3, #3
 80070e2:	73fb      	strb	r3, [r7, #15]
 80070e4:	e017      	b.n	8007116 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80070e6:	4b0e      	ldr	r3, [pc, #56]	@ (8007120 <RTC_ExitInitMode+0x78>)
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	4a0d      	ldr	r2, [pc, #52]	@ (8007120 <RTC_ExitInitMode+0x78>)
 80070ec:	f023 0320 	bic.w	r3, r3, #32
 80070f0:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f7ff ff7e 	bl	8006ff4 <HAL_RTC_WaitForSynchro>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d005      	beq.n	800710a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2203      	movs	r2, #3
 8007102:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800710a:	4b05      	ldr	r3, [pc, #20]	@ (8007120 <RTC_ExitInitMode+0x78>)
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	4a04      	ldr	r2, [pc, #16]	@ (8007120 <RTC_ExitInitMode+0x78>)
 8007110:	f043 0320 	orr.w	r3, r3, #32
 8007114:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007116:	7bfb      	ldrb	r3, [r7, #15]
}
 8007118:	4618      	mov	r0, r3
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	40002800 	.word	0x40002800

08007124 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	4603      	mov	r3, r0
 800712c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800712e:	2300      	movs	r3, #0
 8007130:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007132:	79fb      	ldrb	r3, [r7, #7]
 8007134:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007136:	e005      	b.n	8007144 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	3301      	adds	r3, #1
 800713c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800713e:	7afb      	ldrb	r3, [r7, #11]
 8007140:	3b0a      	subs	r3, #10
 8007142:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007144:	7afb      	ldrb	r3, [r7, #11]
 8007146:	2b09      	cmp	r3, #9
 8007148:	d8f6      	bhi.n	8007138 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	b2db      	uxtb	r3, r3
 800714e:	011b      	lsls	r3, r3, #4
 8007150:	b2da      	uxtb	r2, r3
 8007152:	7afb      	ldrb	r3, [r7, #11]
 8007154:	4313      	orrs	r3, r2
 8007156:	b2db      	uxtb	r3, r3
}
 8007158:	4618      	mov	r0, r3
 800715a:	3714      	adds	r7, #20
 800715c:	46bd      	mov	sp, r7
 800715e:	bc80      	pop	{r7}
 8007160:	4770      	bx	lr
	...

08007164 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007172:	2b01      	cmp	r3, #1
 8007174:	d101      	bne.n	800717a <HAL_RTCEx_EnableBypassShadow+0x16>
 8007176:	2302      	movs	r3, #2
 8007178:	e01f      	b.n	80071ba <HAL_RTCEx_EnableBypassShadow+0x56>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2201      	movs	r2, #1
 800717e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2202      	movs	r2, #2
 8007186:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800718a:	4b0e      	ldr	r3, [pc, #56]	@ (80071c4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800718c:	22ca      	movs	r2, #202	@ 0xca
 800718e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007190:	4b0c      	ldr	r3, [pc, #48]	@ (80071c4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007192:	2253      	movs	r2, #83	@ 0x53
 8007194:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007196:	4b0b      	ldr	r3, [pc, #44]	@ (80071c4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007198:	699b      	ldr	r3, [r3, #24]
 800719a:	4a0a      	ldr	r2, [pc, #40]	@ (80071c4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800719c:	f043 0320 	orr.w	r3, r3, #32
 80071a0:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071a2:	4b08      	ldr	r3, [pc, #32]	@ (80071c4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80071a4:	22ff      	movs	r2, #255	@ 0xff
 80071a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	370c      	adds	r7, #12
 80071be:	46bd      	mov	sp, r7
 80071c0:	bc80      	pop	{r7}
 80071c2:	4770      	bx	lr
 80071c4:	40002800 	.word	0x40002800

080071c8 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d101      	bne.n	80071de <HAL_RTCEx_SetSSRU_IT+0x16>
 80071da:	2302      	movs	r3, #2
 80071dc:	e027      	b.n	800722e <HAL_RTCEx_SetSSRU_IT+0x66>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2201      	movs	r2, #1
 80071e2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2202      	movs	r2, #2
 80071ea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071ee:	4b12      	ldr	r3, [pc, #72]	@ (8007238 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80071f0:	22ca      	movs	r2, #202	@ 0xca
 80071f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80071f4:	4b10      	ldr	r3, [pc, #64]	@ (8007238 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80071f6:	2253      	movs	r2, #83	@ 0x53
 80071f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80071fa:	4b0f      	ldr	r3, [pc, #60]	@ (8007238 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	4a0e      	ldr	r2, [pc, #56]	@ (8007238 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007204:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007206:	4b0d      	ldr	r3, [pc, #52]	@ (800723c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800720c:	4a0b      	ldr	r2, [pc, #44]	@ (800723c <HAL_RTCEx_SetSSRU_IT+0x74>)
 800720e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007212:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007216:	4b08      	ldr	r3, [pc, #32]	@ (8007238 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007218:	22ff      	movs	r2, #255	@ 0xff
 800721a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	4618      	mov	r0, r3
 8007230:	370c      	adds	r7, #12
 8007232:	46bd      	mov	sp, r7
 8007234:	bc80      	pop	{r7}
 8007236:	4770      	bx	lr
 8007238:	40002800 	.word	0x40002800
 800723c:	58000800 	.word	0x58000800

08007240 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007248:	4b09      	ldr	r3, [pc, #36]	@ (8007270 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800724a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007250:	2b00      	cmp	r3, #0
 8007252:	d005      	beq.n	8007260 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007254:	4b06      	ldr	r3, [pc, #24]	@ (8007270 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007256:	2240      	movs	r2, #64	@ 0x40
 8007258:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7fb f949 	bl	80024f2 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007268:	bf00      	nop
 800726a:	3708      	adds	r7, #8
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	40002800 	.word	0x40002800

08007274 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800727c:	bf00      	nop
 800727e:	370c      	adds	r7, #12
 8007280:	46bd      	mov	sp, r7
 8007282:	bc80      	pop	{r7}
 8007284:	4770      	bx	lr
	...

08007288 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007288:	b480      	push	{r7}
 800728a:	b087      	sub	sp, #28
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007294:	4b07      	ldr	r3, [pc, #28]	@ (80072b4 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007296:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	697a      	ldr	r2, [r7, #20]
 800729e:	4413      	add	r3, r2
 80072a0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	601a      	str	r2, [r3, #0]
}
 80072a8:	bf00      	nop
 80072aa:	371c      	adds	r7, #28
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bc80      	pop	{r7}
 80072b0:	4770      	bx	lr
 80072b2:	bf00      	nop
 80072b4:	4000b100 	.word	0x4000b100

080072b8 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b085      	sub	sp, #20
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80072c2:	4b07      	ldr	r3, [pc, #28]	@ (80072e0 <HAL_RTCEx_BKUPRead+0x28>)
 80072c4:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	4413      	add	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3714      	adds	r7, #20
 80072d8:	46bd      	mov	sp, r7
 80072da:	bc80      	pop	{r7}
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	4000b100 	.word	0x4000b100

080072e4 <LL_PWR_SetRadioBusyTrigger>:
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80072ec:	4b06      	ldr	r3, [pc, #24]	@ (8007308 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80072f4:	4904      	ldr	r1, [pc, #16]	@ (8007308 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	608b      	str	r3, [r1, #8]
}
 80072fc:	bf00      	nop
 80072fe:	370c      	adds	r7, #12
 8007300:	46bd      	mov	sp, r7
 8007302:	bc80      	pop	{r7}
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop
 8007308:	58000400 	.word	0x58000400

0800730c <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 800730c:	b480      	push	{r7}
 800730e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007310:	4b05      	ldr	r3, [pc, #20]	@ (8007328 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007316:	4a04      	ldr	r2, [pc, #16]	@ (8007328 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007318:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800731c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007320:	bf00      	nop
 8007322:	46bd      	mov	sp, r7
 8007324:	bc80      	pop	{r7}
 8007326:	4770      	bx	lr
 8007328:	58000400 	.word	0x58000400

0800732c <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 800732c:	b480      	push	{r7}
 800732e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007330:	4b05      	ldr	r3, [pc, #20]	@ (8007348 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007336:	4a04      	ldr	r2, [pc, #16]	@ (8007348 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007338:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800733c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007340:	bf00      	nop
 8007342:	46bd      	mov	sp, r7
 8007344:	bc80      	pop	{r7}
 8007346:	4770      	bx	lr
 8007348:	58000400 	.word	0x58000400

0800734c <LL_PWR_ClearFlag_RFBUSY>:
{
 800734c:	b480      	push	{r7}
 800734e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007350:	4b03      	ldr	r3, [pc, #12]	@ (8007360 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007352:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007356:	619a      	str	r2, [r3, #24]
}
 8007358:	bf00      	nop
 800735a:	46bd      	mov	sp, r7
 800735c:	bc80      	pop	{r7}
 800735e:	4770      	bx	lr
 8007360:	58000400 	.word	0x58000400

08007364 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007364:	b480      	push	{r7}
 8007366:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007368:	4b06      	ldr	r3, [pc, #24]	@ (8007384 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800736a:	695b      	ldr	r3, [r3, #20]
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b02      	cmp	r3, #2
 8007372:	d101      	bne.n	8007378 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007374:	2301      	movs	r3, #1
 8007376:	e000      	b.n	800737a <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	46bd      	mov	sp, r7
 800737e:	bc80      	pop	{r7}
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	58000400 	.word	0x58000400

08007388 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007388:	b480      	push	{r7}
 800738a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800738c:	4b06      	ldr	r3, [pc, #24]	@ (80073a8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800738e:	695b      	ldr	r3, [r3, #20]
 8007390:	f003 0304 	and.w	r3, r3, #4
 8007394:	2b04      	cmp	r3, #4
 8007396:	d101      	bne.n	800739c <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007398:	2301      	movs	r3, #1
 800739a:	e000      	b.n	800739e <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bc80      	pop	{r7}
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	58000400 	.word	0x58000400

080073ac <LL_RCC_RF_DisableReset>:
{
 80073ac:	b480      	push	{r7}
 80073ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80073b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80073bc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80073c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80073c4:	bf00      	nop
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bc80      	pop	{r7}
 80073ca:	4770      	bx	lr

080073cc <LL_RCC_IsRFUnderReset>:
{
 80073cc:	b480      	push	{r7}
 80073ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80073d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073e0:	d101      	bne.n	80073e6 <LL_RCC_IsRFUnderReset+0x1a>
 80073e2:	2301      	movs	r3, #1
 80073e4:	e000      	b.n	80073e8 <LL_RCC_IsRFUnderReset+0x1c>
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bc80      	pop	{r7}
 80073ee:	4770      	bx	lr

080073f0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80073f8:	4b06      	ldr	r3, [pc, #24]	@ (8007414 <LL_EXTI_EnableIT_32_63+0x24>)
 80073fa:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80073fe:	4905      	ldr	r1, [pc, #20]	@ (8007414 <LL_EXTI_EnableIT_32_63+0x24>)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4313      	orrs	r3, r2
 8007404:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	bc80      	pop	{r7}
 8007410:	4770      	bx	lr
 8007412:	bf00      	nop
 8007414:	58000800 	.word	0x58000800

08007418 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d103      	bne.n	800742e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	73fb      	strb	r3, [r7, #15]
    return status;
 800742a:	7bfb      	ldrb	r3, [r7, #15]
 800742c:	e052      	b.n	80074d4 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 800742e:	2300      	movs	r3, #0
 8007430:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	799b      	ldrb	r3, [r3, #6]
 8007436:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007438:	7bbb      	ldrb	r3, [r7, #14]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d002      	beq.n	8007444 <HAL_SUBGHZ_Init+0x2c>
 800743e:	7bbb      	ldrb	r3, [r7, #14]
 8007440:	2b03      	cmp	r3, #3
 8007442:	d109      	bne.n	8007458 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f7fa fcda 	bl	8001e04 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007450:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007454:	f7ff ffcc 	bl	80073f0 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007458:	7bbb      	ldrb	r3, [r7, #14]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d126      	bne.n	80074ac <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2202      	movs	r2, #2
 8007462:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007464:	f7ff ffa2 	bl	80073ac <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007468:	4b1c      	ldr	r3, [pc, #112]	@ (80074dc <HAL_SUBGHZ_Init+0xc4>)
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	4613      	mov	r3, r2
 800746e:	00db      	lsls	r3, r3, #3
 8007470:	1a9b      	subs	r3, r3, r2
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	0cdb      	lsrs	r3, r3, #19
 8007476:	2264      	movs	r2, #100	@ 0x64
 8007478:	fb02 f303 	mul.w	r3, r2, r3
 800747c:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d105      	bne.n	8007490 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	609a      	str	r2, [r3, #8]
        break;
 800748e:	e007      	b.n	80074a0 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	3b01      	subs	r3, #1
 8007494:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007496:	f7ff ff99 	bl	80073cc <LL_RCC_IsRFUnderReset>
 800749a:	4603      	mov	r3, r0
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1ee      	bne.n	800747e <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80074a0:	f7ff ff34 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80074a4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80074a8:	f7ff ff1c 	bl	80072e4 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80074ac:	f7ff ff4e 	bl	800734c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80074b0:	7bfb      	ldrb	r3, [r7, #15]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d10a      	bne.n	80074cc <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4618      	mov	r0, r3
 80074bc:	f000 fab0 	bl	8007a20 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	719a      	strb	r2, [r3, #6]

  return status;
 80074d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	20000014 	.word	0x20000014

080074e0 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b086      	sub	sp, #24
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	607a      	str	r2, [r7, #4]
 80074ea:	461a      	mov	r2, r3
 80074ec:	460b      	mov	r3, r1
 80074ee:	817b      	strh	r3, [r7, #10]
 80074f0:	4613      	mov	r3, r2
 80074f2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	799b      	ldrb	r3, [r3, #6]
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d14a      	bne.n	8007594 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	795b      	ldrb	r3, [r3, #5]
 8007502:	2b01      	cmp	r3, #1
 8007504:	d101      	bne.n	800750a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007506:	2302      	movs	r3, #2
 8007508:	e045      	b.n	8007596 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2201      	movs	r2, #1
 800750e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2202      	movs	r2, #2
 8007514:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007516:	68f8      	ldr	r0, [r7, #12]
 8007518:	f000 fb50 	bl	8007bbc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800751c:	f7ff ff06 	bl	800732c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007520:	210d      	movs	r1, #13
 8007522:	68f8      	ldr	r0, [r7, #12]
 8007524:	f000 fa9c 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007528:	897b      	ldrh	r3, [r7, #10]
 800752a:	0a1b      	lsrs	r3, r3, #8
 800752c:	b29b      	uxth	r3, r3
 800752e:	b2db      	uxtb	r3, r3
 8007530:	4619      	mov	r1, r3
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	f000 fa94 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007538:	897b      	ldrh	r3, [r7, #10]
 800753a:	b2db      	uxtb	r3, r3
 800753c:	4619      	mov	r1, r3
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f000 fa8e 	bl	8007a60 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007544:	2300      	movs	r3, #0
 8007546:	82bb      	strh	r3, [r7, #20]
 8007548:	e00a      	b.n	8007560 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800754a:	8abb      	ldrh	r3, [r7, #20]
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	4413      	add	r3, r2
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	4619      	mov	r1, r3
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 fa83 	bl	8007a60 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800755a:	8abb      	ldrh	r3, [r7, #20]
 800755c:	3301      	adds	r3, #1
 800755e:	82bb      	strh	r3, [r7, #20]
 8007560:	8aba      	ldrh	r2, [r7, #20]
 8007562:	893b      	ldrh	r3, [r7, #8]
 8007564:	429a      	cmp	r2, r3
 8007566:	d3f0      	bcc.n	800754a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007568:	f7ff fed0 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 fb49 	bl	8007c04 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d002      	beq.n	8007580 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	75fb      	strb	r3, [r7, #23]
 800757e:	e001      	b.n	8007584 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007580:	2300      	movs	r3, #0
 8007582:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2201      	movs	r2, #1
 8007588:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	715a      	strb	r2, [r3, #5]

    return status;
 8007590:	7dfb      	ldrb	r3, [r7, #23]
 8007592:	e000      	b.n	8007596 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007594:	2302      	movs	r3, #2
  }
}
 8007596:	4618      	mov	r0, r3
 8007598:	3718      	adds	r7, #24
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}

0800759e <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800759e:	b580      	push	{r7, lr}
 80075a0:	b088      	sub	sp, #32
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	60f8      	str	r0, [r7, #12]
 80075a6:	607a      	str	r2, [r7, #4]
 80075a8:	461a      	mov	r2, r3
 80075aa:	460b      	mov	r3, r1
 80075ac:	817b      	strh	r3, [r7, #10]
 80075ae:	4613      	mov	r3, r2
 80075b0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	799b      	ldrb	r3, [r3, #6]
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d14a      	bne.n	8007656 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	795b      	ldrb	r3, [r3, #5]
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d101      	bne.n	80075cc <HAL_SUBGHZ_ReadRegisters+0x2e>
 80075c8:	2302      	movs	r3, #2
 80075ca:	e045      	b.n	8007658 <HAL_SUBGHZ_ReadRegisters+0xba>
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2201      	movs	r2, #1
 80075d0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f000 faf2 	bl	8007bbc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80075d8:	f7ff fea8 	bl	800732c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 80075dc:	211d      	movs	r1, #29
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f000 fa3e 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80075e4:	897b      	ldrh	r3, [r7, #10]
 80075e6:	0a1b      	lsrs	r3, r3, #8
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	4619      	mov	r1, r3
 80075ee:	68f8      	ldr	r0, [r7, #12]
 80075f0:	f000 fa36 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80075f4:	897b      	ldrh	r3, [r7, #10]
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	4619      	mov	r1, r3
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 fa30 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007600:	2100      	movs	r1, #0
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f000 fa2c 	bl	8007a60 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007608:	2300      	movs	r3, #0
 800760a:	82fb      	strh	r3, [r7, #22]
 800760c:	e009      	b.n	8007622 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800760e:	69b9      	ldr	r1, [r7, #24]
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f000 fa7b 	bl	8007b0c <SUBGHZSPI_Receive>
      pData++;
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	3301      	adds	r3, #1
 800761a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800761c:	8afb      	ldrh	r3, [r7, #22]
 800761e:	3301      	adds	r3, #1
 8007620:	82fb      	strh	r3, [r7, #22]
 8007622:	8afa      	ldrh	r2, [r7, #22]
 8007624:	893b      	ldrh	r3, [r7, #8]
 8007626:	429a      	cmp	r2, r3
 8007628:	d3f1      	bcc.n	800760e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800762a:	f7ff fe6f 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f000 fae8 	bl	8007c04 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	77fb      	strb	r3, [r7, #31]
 8007640:	e001      	b.n	8007646 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007642:	2300      	movs	r3, #0
 8007644:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2201      	movs	r2, #1
 800764a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2200      	movs	r2, #0
 8007650:	715a      	strb	r2, [r3, #5]

    return status;
 8007652:	7ffb      	ldrb	r3, [r7, #31]
 8007654:	e000      	b.n	8007658 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007656:	2302      	movs	r3, #2
  }
}
 8007658:	4618      	mov	r0, r3
 800765a:	3720      	adds	r7, #32
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b086      	sub	sp, #24
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	607a      	str	r2, [r7, #4]
 800766a:	461a      	mov	r2, r3
 800766c:	460b      	mov	r3, r1
 800766e:	72fb      	strb	r3, [r7, #11]
 8007670:	4613      	mov	r3, r2
 8007672:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	799b      	ldrb	r3, [r3, #6]
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b01      	cmp	r3, #1
 800767c:	d14a      	bne.n	8007714 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	795b      	ldrb	r3, [r3, #5]
 8007682:	2b01      	cmp	r3, #1
 8007684:	d101      	bne.n	800768a <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007686:	2302      	movs	r3, #2
 8007688:	e045      	b.n	8007716 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2201      	movs	r2, #1
 800768e:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007690:	68f8      	ldr	r0, [r7, #12]
 8007692:	f000 fa93 	bl	8007bbc <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007696:	7afb      	ldrb	r3, [r7, #11]
 8007698:	2b84      	cmp	r3, #132	@ 0x84
 800769a:	d002      	beq.n	80076a2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 800769c:	7afb      	ldrb	r3, [r7, #11]
 800769e:	2b94      	cmp	r3, #148	@ 0x94
 80076a0:	d103      	bne.n	80076aa <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2201      	movs	r2, #1
 80076a6:	711a      	strb	r2, [r3, #4]
 80076a8:	e002      	b.n	80076b0 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80076b0:	f7ff fe3c 	bl	800732c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80076b4:	7afb      	ldrb	r3, [r7, #11]
 80076b6:	4619      	mov	r1, r3
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	f000 f9d1 	bl	8007a60 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80076be:	2300      	movs	r3, #0
 80076c0:	82bb      	strh	r3, [r7, #20]
 80076c2:	e00a      	b.n	80076da <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80076c4:	8abb      	ldrh	r3, [r7, #20]
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	4413      	add	r3, r2
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	4619      	mov	r1, r3
 80076ce:	68f8      	ldr	r0, [r7, #12]
 80076d0:	f000 f9c6 	bl	8007a60 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80076d4:	8abb      	ldrh	r3, [r7, #20]
 80076d6:	3301      	adds	r3, #1
 80076d8:	82bb      	strh	r3, [r7, #20]
 80076da:	8aba      	ldrh	r2, [r7, #20]
 80076dc:	893b      	ldrh	r3, [r7, #8]
 80076de:	429a      	cmp	r2, r3
 80076e0:	d3f0      	bcc.n	80076c4 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80076e2:	f7ff fe13 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 80076e6:	7afb      	ldrb	r3, [r7, #11]
 80076e8:	2b84      	cmp	r3, #132	@ 0x84
 80076ea:	d002      	beq.n	80076f2 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f000 fa89 	bl	8007c04 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d002      	beq.n	8007700 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	75fb      	strb	r3, [r7, #23]
 80076fe:	e001      	b.n	8007704 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007700:	2300      	movs	r3, #0
 8007702:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2201      	movs	r2, #1
 8007708:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	715a      	strb	r2, [r3, #5]

    return status;
 8007710:	7dfb      	ldrb	r3, [r7, #23]
 8007712:	e000      	b.n	8007716 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007714:	2302      	movs	r3, #2
  }
}
 8007716:	4618      	mov	r0, r3
 8007718:	3718      	adds	r7, #24
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}

0800771e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800771e:	b580      	push	{r7, lr}
 8007720:	b088      	sub	sp, #32
 8007722:	af00      	add	r7, sp, #0
 8007724:	60f8      	str	r0, [r7, #12]
 8007726:	607a      	str	r2, [r7, #4]
 8007728:	461a      	mov	r2, r3
 800772a:	460b      	mov	r3, r1
 800772c:	72fb      	strb	r3, [r7, #11]
 800772e:	4613      	mov	r3, r2
 8007730:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	799b      	ldrb	r3, [r3, #6]
 800773a:	b2db      	uxtb	r3, r3
 800773c:	2b01      	cmp	r3, #1
 800773e:	d13d      	bne.n	80077bc <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	795b      	ldrb	r3, [r3, #5]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d101      	bne.n	800774c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007748:	2302      	movs	r3, #2
 800774a:	e038      	b.n	80077be <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2201      	movs	r2, #1
 8007750:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007752:	68f8      	ldr	r0, [r7, #12]
 8007754:	f000 fa32 	bl	8007bbc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007758:	f7ff fde8 	bl	800732c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800775c:	7afb      	ldrb	r3, [r7, #11]
 800775e:	4619      	mov	r1, r3
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 f97d 	bl	8007a60 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007766:	2100      	movs	r1, #0
 8007768:	68f8      	ldr	r0, [r7, #12]
 800776a:	f000 f979 	bl	8007a60 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800776e:	2300      	movs	r3, #0
 8007770:	82fb      	strh	r3, [r7, #22]
 8007772:	e009      	b.n	8007788 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007774:	69b9      	ldr	r1, [r7, #24]
 8007776:	68f8      	ldr	r0, [r7, #12]
 8007778:	f000 f9c8 	bl	8007b0c <SUBGHZSPI_Receive>
      pData++;
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	3301      	adds	r3, #1
 8007780:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007782:	8afb      	ldrh	r3, [r7, #22]
 8007784:	3301      	adds	r3, #1
 8007786:	82fb      	strh	r3, [r7, #22]
 8007788:	8afa      	ldrh	r2, [r7, #22]
 800778a:	893b      	ldrh	r3, [r7, #8]
 800778c:	429a      	cmp	r2, r3
 800778e:	d3f1      	bcc.n	8007774 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007790:	f7ff fdbc 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f000 fa35 	bl	8007c04 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	77fb      	strb	r3, [r7, #31]
 80077a6:	e001      	b.n	80077ac <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80077a8:	2300      	movs	r3, #0
 80077aa:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2201      	movs	r2, #1
 80077b0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	715a      	strb	r2, [r3, #5]

    return status;
 80077b8:	7ffb      	ldrb	r3, [r7, #31]
 80077ba:	e000      	b.n	80077be <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80077bc:	2302      	movs	r3, #2
  }
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3720      	adds	r7, #32
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b086      	sub	sp, #24
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	60f8      	str	r0, [r7, #12]
 80077ce:	607a      	str	r2, [r7, #4]
 80077d0:	461a      	mov	r2, r3
 80077d2:	460b      	mov	r3, r1
 80077d4:	72fb      	strb	r3, [r7, #11]
 80077d6:	4613      	mov	r3, r2
 80077d8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	799b      	ldrb	r3, [r3, #6]
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d13e      	bne.n	8007862 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	795b      	ldrb	r3, [r3, #5]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d101      	bne.n	80077f0 <HAL_SUBGHZ_WriteBuffer+0x2a>
 80077ec:	2302      	movs	r3, #2
 80077ee:	e039      	b.n	8007864 <HAL_SUBGHZ_WriteBuffer+0x9e>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2201      	movs	r2, #1
 80077f4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f000 f9e0 	bl	8007bbc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80077fc:	f7ff fd96 	bl	800732c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007800:	210e      	movs	r1, #14
 8007802:	68f8      	ldr	r0, [r7, #12]
 8007804:	f000 f92c 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007808:	7afb      	ldrb	r3, [r7, #11]
 800780a:	4619      	mov	r1, r3
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f000 f927 	bl	8007a60 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007812:	2300      	movs	r3, #0
 8007814:	82bb      	strh	r3, [r7, #20]
 8007816:	e00a      	b.n	800782e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007818:	8abb      	ldrh	r3, [r7, #20]
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	4413      	add	r3, r2
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	4619      	mov	r1, r3
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f000 f91c 	bl	8007a60 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007828:	8abb      	ldrh	r3, [r7, #20]
 800782a:	3301      	adds	r3, #1
 800782c:	82bb      	strh	r3, [r7, #20]
 800782e:	8aba      	ldrh	r2, [r7, #20]
 8007830:	893b      	ldrh	r3, [r7, #8]
 8007832:	429a      	cmp	r2, r3
 8007834:	d3f0      	bcc.n	8007818 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007836:	f7ff fd69 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 f9e2 	bl	8007c04 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d002      	beq.n	800784e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	75fb      	strb	r3, [r7, #23]
 800784c:	e001      	b.n	8007852 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800784e:	2300      	movs	r3, #0
 8007850:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2201      	movs	r2, #1
 8007856:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2200      	movs	r2, #0
 800785c:	715a      	strb	r2, [r3, #5]

    return status;
 800785e:	7dfb      	ldrb	r3, [r7, #23]
 8007860:	e000      	b.n	8007864 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007862:	2302      	movs	r3, #2
  }
}
 8007864:	4618      	mov	r0, r3
 8007866:	3718      	adds	r7, #24
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b088      	sub	sp, #32
 8007870:	af00      	add	r7, sp, #0
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	607a      	str	r2, [r7, #4]
 8007876:	461a      	mov	r2, r3
 8007878:	460b      	mov	r3, r1
 800787a:	72fb      	strb	r3, [r7, #11]
 800787c:	4613      	mov	r3, r2
 800787e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	799b      	ldrb	r3, [r3, #6]
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b01      	cmp	r3, #1
 800788c:	d141      	bne.n	8007912 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	795b      	ldrb	r3, [r3, #5]
 8007892:	2b01      	cmp	r3, #1
 8007894:	d101      	bne.n	800789a <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007896:	2302      	movs	r3, #2
 8007898:	e03c      	b.n	8007914 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2201      	movs	r2, #1
 800789e:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f000 f98b 	bl	8007bbc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80078a6:	f7ff fd41 	bl	800732c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80078aa:	211e      	movs	r1, #30
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 f8d7 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80078b2:	7afb      	ldrb	r3, [r7, #11]
 80078b4:	4619      	mov	r1, r3
 80078b6:	68f8      	ldr	r0, [r7, #12]
 80078b8:	f000 f8d2 	bl	8007a60 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80078bc:	2100      	movs	r1, #0
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 f8ce 	bl	8007a60 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80078c4:	2300      	movs	r3, #0
 80078c6:	82fb      	strh	r3, [r7, #22]
 80078c8:	e009      	b.n	80078de <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80078ca:	69b9      	ldr	r1, [r7, #24]
 80078cc:	68f8      	ldr	r0, [r7, #12]
 80078ce:	f000 f91d 	bl	8007b0c <SUBGHZSPI_Receive>
      pData++;
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	3301      	adds	r3, #1
 80078d6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80078d8:	8afb      	ldrh	r3, [r7, #22]
 80078da:	3301      	adds	r3, #1
 80078dc:	82fb      	strh	r3, [r7, #22]
 80078de:	8afa      	ldrh	r2, [r7, #22]
 80078e0:	893b      	ldrh	r3, [r7, #8]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d3f1      	bcc.n	80078ca <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80078e6:	f7ff fd11 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f000 f98a 	bl	8007c04 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	77fb      	strb	r3, [r7, #31]
 80078fc:	e001      	b.n	8007902 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 80078fe:	2300      	movs	r3, #0
 8007900:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2201      	movs	r2, #1
 8007906:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	715a      	strb	r2, [r3, #5]

    return status;
 800790e:	7ffb      	ldrb	r3, [r7, #31]
 8007910:	e000      	b.n	8007914 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007912:	2302      	movs	r3, #2
  }
}
 8007914:	4618      	mov	r0, r3
 8007916:	3720      	adds	r7, #32
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8007924:	2300      	movs	r3, #0
 8007926:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8007928:	f107 020c 	add.w	r2, r7, #12
 800792c:	2302      	movs	r3, #2
 800792e:	2112      	movs	r1, #18
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f7ff fef4 	bl	800771e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007936:	7b3b      	ldrb	r3, [r7, #12]
 8007938:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 800793a:	89fb      	ldrh	r3, [r7, #14]
 800793c:	021b      	lsls	r3, r3, #8
 800793e:	b21a      	sxth	r2, r3
 8007940:	7b7b      	ldrb	r3, [r7, #13]
 8007942:	b21b      	sxth	r3, r3
 8007944:	4313      	orrs	r3, r2
 8007946:	b21b      	sxth	r3, r3
 8007948:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 800794a:	f107 020c 	add.w	r2, r7, #12
 800794e:	2302      	movs	r3, #2
 8007950:	2102      	movs	r1, #2
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7ff fe84 	bl	8007660 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007958:	89fb      	ldrh	r3, [r7, #14]
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	2b00      	cmp	r3, #0
 8007960:	d002      	beq.n	8007968 <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f015 fe58 	bl	801d618 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8007968:	89fb      	ldrh	r3, [r7, #14]
 800796a:	f003 0302 	and.w	r3, r3, #2
 800796e:	2b00      	cmp	r3, #0
 8007970:	d007      	beq.n	8007982 <HAL_SUBGHZ_IRQHandler+0x66>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8007972:	89fb      	ldrh	r3, [r7, #14]
 8007974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8007978:	2b00      	cmp	r3, #0
 800797a:	d102      	bne.n	8007982 <HAL_SUBGHZ_IRQHandler+0x66>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f015 fe59 	bl	801d634 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007982:	89fb      	ldrh	r3, [r7, #14]
 8007984:	f003 0304 	and.w	r3, r3, #4
 8007988:	2b00      	cmp	r3, #0
 800798a:	d002      	beq.n	8007992 <HAL_SUBGHZ_IRQHandler+0x76>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f015 fea9 	bl	801d6e4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007992:	89fb      	ldrh	r3, [r7, #14]
 8007994:	f003 0308 	and.w	r3, r3, #8
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f015 feaf 	bl	801d700 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80079a2:	89fb      	ldrh	r3, [r7, #14]
 80079a4:	f003 0310 	and.w	r3, r3, #16
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d002      	beq.n	80079b2 <HAL_SUBGHZ_IRQHandler+0x96>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f015 feb5 	bl	801d71c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80079b2:	89fb      	ldrh	r3, [r7, #14]
 80079b4:	f003 0320 	and.w	r3, r3, #32
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d002      	beq.n	80079c2 <HAL_SUBGHZ_IRQHandler+0xa6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f015 fe83 	bl	801d6c8 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80079c2:	89fb      	ldrh	r3, [r7, #14]
 80079c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d002      	beq.n	80079d2 <HAL_SUBGHZ_IRQHandler+0xb6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f015 fe3f 	bl	801d650 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80079d2:	89fb      	ldrh	r3, [r7, #14]
 80079d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00d      	beq.n	80079f8 <HAL_SUBGHZ_IRQHandler+0xdc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 80079dc:	89fb      	ldrh	r3, [r7, #14]
 80079de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d004      	beq.n	80079f0 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80079e6:	2101      	movs	r1, #1
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f015 fe3f 	bl	801d66c <HAL_SUBGHZ_CADStatusCallback>
 80079ee:	e003      	b.n	80079f8 <HAL_SUBGHZ_IRQHandler+0xdc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80079f0:	2100      	movs	r1, #0
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f015 fe3a 	bl	801d66c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 80079f8:	89fb      	ldrh	r3, [r7, #14]
 80079fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d002      	beq.n	8007a08 <HAL_SUBGHZ_IRQHandler+0xec>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f015 fe50 	bl	801d6a8 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8007a08:	89fb      	ldrh	r3, [r7, #14]
 8007a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d002      	beq.n	8007a18 <HAL_SUBGHZ_IRQHandler+0xfc>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f015 fe90 	bl	801d738 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8007a18:	bf00      	nop
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007a28:	4b0c      	ldr	r3, [pc, #48]	@ (8007a5c <SUBGHZSPI_Init+0x3c>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a0b      	ldr	r2, [pc, #44]	@ (8007a5c <SUBGHZSPI_Init+0x3c>)
 8007a2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a32:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007a34:	4a09      	ldr	r2, [pc, #36]	@ (8007a5c <SUBGHZSPI_Init+0x3c>)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8007a3c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007a3e:	4b07      	ldr	r3, [pc, #28]	@ (8007a5c <SUBGHZSPI_Init+0x3c>)
 8007a40:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8007a44:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007a46:	4b05      	ldr	r3, [pc, #20]	@ (8007a5c <SUBGHZSPI_Init+0x3c>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a04      	ldr	r2, [pc, #16]	@ (8007a5c <SUBGHZSPI_Init+0x3c>)
 8007a4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a50:	6013      	str	r3, [r2, #0]
}
 8007a52:	bf00      	nop
 8007a54:	370c      	adds	r7, #12
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bc80      	pop	{r7}
 8007a5a:	4770      	bx	lr
 8007a5c:	58010000 	.word	0x58010000

08007a60 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b087      	sub	sp, #28
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007a70:	4b23      	ldr	r3, [pc, #140]	@ (8007b00 <SUBGHZSPI_Transmit+0xa0>)
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	4613      	mov	r3, r2
 8007a76:	00db      	lsls	r3, r3, #3
 8007a78:	1a9b      	subs	r3, r3, r2
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	0cdb      	lsrs	r3, r3, #19
 8007a7e:	2264      	movs	r2, #100	@ 0x64
 8007a80:	fb02 f303 	mul.w	r3, r2, r3
 8007a84:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d105      	bne.n	8007a98 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	609a      	str	r2, [r3, #8]
      break;
 8007a96:	e008      	b.n	8007aaa <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007a9e:	4b19      	ldr	r3, [pc, #100]	@ (8007b04 <SUBGHZSPI_Transmit+0xa4>)
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	f003 0302 	and.w	r3, r3, #2
 8007aa6:	2b02      	cmp	r3, #2
 8007aa8:	d1ed      	bne.n	8007a86 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007aaa:	4b17      	ldr	r3, [pc, #92]	@ (8007b08 <SUBGHZSPI_Transmit+0xa8>)
 8007aac:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	78fa      	ldrb	r2, [r7, #3]
 8007ab2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007ab4:	4b12      	ldr	r3, [pc, #72]	@ (8007b00 <SUBGHZSPI_Transmit+0xa0>)
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	4613      	mov	r3, r2
 8007aba:	00db      	lsls	r3, r3, #3
 8007abc:	1a9b      	subs	r3, r3, r2
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	0cdb      	lsrs	r3, r3, #19
 8007ac2:	2264      	movs	r2, #100	@ 0x64
 8007ac4:	fb02 f303 	mul.w	r3, r2, r3
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d105      	bne.n	8007adc <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	609a      	str	r2, [r3, #8]
      break;
 8007ada:	e008      	b.n	8007aee <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	3b01      	subs	r3, #1
 8007ae0:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007ae2:	4b08      	ldr	r3, [pc, #32]	@ (8007b04 <SUBGHZSPI_Transmit+0xa4>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f003 0301 	and.w	r3, r3, #1
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d1ed      	bne.n	8007aca <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007aee:	4b05      	ldr	r3, [pc, #20]	@ (8007b04 <SUBGHZSPI_Transmit+0xa4>)
 8007af0:	68db      	ldr	r3, [r3, #12]

  return status;
 8007af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	371c      	adds	r7, #28
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bc80      	pop	{r7}
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	20000014 	.word	0x20000014
 8007b04:	58010000 	.word	0x58010000
 8007b08:	5801000c 	.word	0x5801000c

08007b0c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b16:	2300      	movs	r3, #0
 8007b18:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007b1a:	4b25      	ldr	r3, [pc, #148]	@ (8007bb0 <SUBGHZSPI_Receive+0xa4>)
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	4613      	mov	r3, r2
 8007b20:	00db      	lsls	r3, r3, #3
 8007b22:	1a9b      	subs	r3, r3, r2
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	0cdb      	lsrs	r3, r3, #19
 8007b28:	2264      	movs	r2, #100	@ 0x64
 8007b2a:	fb02 f303 	mul.w	r3, r2, r3
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d105      	bne.n	8007b42 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	609a      	str	r2, [r3, #8]
      break;
 8007b40:	e008      	b.n	8007b54 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	3b01      	subs	r3, #1
 8007b46:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007b48:	4b1a      	ldr	r3, [pc, #104]	@ (8007bb4 <SUBGHZSPI_Receive+0xa8>)
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b02      	cmp	r3, #2
 8007b52:	d1ed      	bne.n	8007b30 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007b54:	4b18      	ldr	r3, [pc, #96]	@ (8007bb8 <SUBGHZSPI_Receive+0xac>)
 8007b56:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	22ff      	movs	r2, #255	@ 0xff
 8007b5c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007b5e:	4b14      	ldr	r3, [pc, #80]	@ (8007bb0 <SUBGHZSPI_Receive+0xa4>)
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	4613      	mov	r3, r2
 8007b64:	00db      	lsls	r3, r3, #3
 8007b66:	1a9b      	subs	r3, r3, r2
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	0cdb      	lsrs	r3, r3, #19
 8007b6c:	2264      	movs	r2, #100	@ 0x64
 8007b6e:	fb02 f303 	mul.w	r3, r2, r3
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d105      	bne.n	8007b86 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	609a      	str	r2, [r3, #8]
      break;
 8007b84:	e008      	b.n	8007b98 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007b8c:	4b09      	ldr	r3, [pc, #36]	@ (8007bb4 <SUBGHZSPI_Receive+0xa8>)
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	f003 0301 	and.w	r3, r3, #1
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d1ed      	bne.n	8007b74 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007b98:	4b06      	ldr	r3, [pc, #24]	@ (8007bb4 <SUBGHZSPI_Receive+0xa8>)
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	b2da      	uxtb	r2, r3
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	701a      	strb	r2, [r3, #0]

  return status;
 8007ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	371c      	adds	r7, #28
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bc80      	pop	{r7}
 8007bac:	4770      	bx	lr
 8007bae:	bf00      	nop
 8007bb0:	20000014 	.word	0x20000014
 8007bb4:	58010000 	.word	0x58010000
 8007bb8:	5801000c 	.word	0x5801000c

08007bbc <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b084      	sub	sp, #16
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	791b      	ldrb	r3, [r3, #4]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d111      	bne.n	8007bf0 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8007c00 <SUBGHZ_CheckDeviceReady+0x44>)
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	4613      	mov	r3, r2
 8007bd2:	005b      	lsls	r3, r3, #1
 8007bd4:	4413      	add	r3, r2
 8007bd6:	00db      	lsls	r3, r3, #3
 8007bd8:	0c1b      	lsrs	r3, r3, #16
 8007bda:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007bdc:	f7ff fba6 	bl	800732c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	3b01      	subs	r3, #1
 8007be4:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d1f9      	bne.n	8007be0 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007bec:	f7ff fb8e 	bl	800730c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f807 	bl	8007c04 <SUBGHZ_WaitOnBusy>
 8007bf6:	4603      	mov	r3, r0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}
 8007c00:	20000014 	.word	0x20000014

08007c04 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b086      	sub	sp, #24
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007c10:	4b12      	ldr	r3, [pc, #72]	@ (8007c5c <SUBGHZ_WaitOnBusy+0x58>)
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	4613      	mov	r3, r2
 8007c16:	005b      	lsls	r3, r3, #1
 8007c18:	4413      	add	r3, r2
 8007c1a:	00db      	lsls	r3, r3, #3
 8007c1c:	0d1b      	lsrs	r3, r3, #20
 8007c1e:	2264      	movs	r2, #100	@ 0x64
 8007c20:	fb02 f303 	mul.w	r3, r2, r3
 8007c24:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8007c26:	f7ff fbaf 	bl	8007388 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8007c2a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d105      	bne.n	8007c3e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2202      	movs	r2, #2
 8007c3a:	609a      	str	r2, [r3, #8]
      break;
 8007c3c:	e009      	b.n	8007c52 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3b01      	subs	r3, #1
 8007c42:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007c44:	f7ff fb8e 	bl	8007364 <LL_PWR_IsActiveFlag_RFBUSYS>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d0e9      	beq.n	8007c26 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8007c52:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3718      	adds	r7, #24
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	20000014 	.word	0x20000014

08007c60 <LL_RCC_GetUSARTClockSource>:
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007c68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c6c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	401a      	ands	r2, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	041b      	lsls	r3, r3, #16
 8007c78:	4313      	orrs	r3, r2
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	370c      	adds	r7, #12
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bc80      	pop	{r7}
 8007c82:	4770      	bx	lr

08007c84 <LL_RCC_GetLPUARTClockSource>:
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007c8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c90:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4013      	ands	r3, r2
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bc80      	pop	{r7}
 8007ca0:	4770      	bx	lr

08007ca2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ca2:	b580      	push	{r7, lr}
 8007ca4:	b082      	sub	sp, #8
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d101      	bne.n	8007cb4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e042      	b.n	8007d3a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d106      	bne.n	8007ccc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f7fa fdf0 	bl	80028ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2224      	movs	r2, #36	@ 0x24
 8007cd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f022 0201 	bic.w	r2, r2, #1
 8007ce2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d002      	beq.n	8007cf2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 ff31 	bl	8008b54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fcba 	bl	800866c <UART_SetConfig>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d101      	bne.n	8007d02 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e01b      	b.n	8007d3a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685a      	ldr	r2, [r3, #4]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689a      	ldr	r2, [r3, #8]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d20:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f042 0201 	orr.w	r2, r2, #1
 8007d30:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 ffaf 	bl	8008c96 <UART_CheckIdleState>
 8007d38:	4603      	mov	r3, r0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3708      	adds	r7, #8
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b08a      	sub	sp, #40	@ 0x28
 8007d46:	af02      	add	r7, sp, #8
 8007d48:	60f8      	str	r0, [r7, #12]
 8007d4a:	60b9      	str	r1, [r7, #8]
 8007d4c:	603b      	str	r3, [r7, #0]
 8007d4e:	4613      	mov	r3, r2
 8007d50:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d58:	2b20      	cmp	r3, #32
 8007d5a:	d173      	bne.n	8007e44 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d002      	beq.n	8007d68 <HAL_UART_Transmit+0x26>
 8007d62:	88fb      	ldrh	r3, [r7, #6]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d101      	bne.n	8007d6c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e06c      	b.n	8007e46 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2221      	movs	r2, #33	@ 0x21
 8007d78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d7c:	f7fa f9ee 	bl	800215c <HAL_GetTick>
 8007d80:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	88fa      	ldrh	r2, [r7, #6]
 8007d86:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	88fa      	ldrh	r2, [r7, #6]
 8007d8e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d9a:	d108      	bne.n	8007dae <HAL_UART_Transmit+0x6c>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d104      	bne.n	8007dae <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007da4:	2300      	movs	r3, #0
 8007da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	61bb      	str	r3, [r7, #24]
 8007dac:	e003      	b.n	8007db6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007db2:	2300      	movs	r3, #0
 8007db4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007db6:	e02c      	b.n	8007e12 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	9300      	str	r3, [sp, #0]
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	2180      	movs	r1, #128	@ 0x80
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f000 ffb5 	bl	8008d32 <UART_WaitOnFlagUntilTimeout>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007dce:	2303      	movs	r3, #3
 8007dd0:	e039      	b.n	8007e46 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8007dd2:	69fb      	ldr	r3, [r7, #28]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10b      	bne.n	8007df0 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	881b      	ldrh	r3, [r3, #0]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007de6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	3302      	adds	r3, #2
 8007dec:	61bb      	str	r3, [r7, #24]
 8007dee:	e007      	b.n	8007e00 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	781a      	ldrb	r2, [r3, #0]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	b29a      	uxth	r2, r3
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1cc      	bne.n	8007db8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	9300      	str	r3, [sp, #0]
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	2200      	movs	r2, #0
 8007e26:	2140      	movs	r1, #64	@ 0x40
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f000 ff82 	bl	8008d32 <UART_WaitOnFlagUntilTimeout>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d001      	beq.n	8007e38 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e006      	b.n	8007e46 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2220      	movs	r2, #32
 8007e3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	e000      	b.n	8007e46 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8007e44:	2302      	movs	r3, #2
  }
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3720      	adds	r7, #32
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
	...

08007e50 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b08a      	sub	sp, #40	@ 0x28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e64:	2b20      	cmp	r3, #32
 8007e66:	d137      	bne.n	8007ed8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d002      	beq.n	8007e74 <HAL_UART_Receive_IT+0x24>
 8007e6e:	88fb      	ldrh	r3, [r7, #6]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d101      	bne.n	8007e78 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	e030      	b.n	8007eda <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a18      	ldr	r2, [pc, #96]	@ (8007ee4 <HAL_UART_Receive_IT+0x94>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d01f      	beq.n	8007ec8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d018      	beq.n	8007ec8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	e853 3f00 	ldrex	r3, [r3]
 8007ea2:	613b      	str	r3, [r7, #16]
   return(result);
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb4:	623b      	str	r3, [r7, #32]
 8007eb6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb8:	69f9      	ldr	r1, [r7, #28]
 8007eba:	6a3a      	ldr	r2, [r7, #32]
 8007ebc:	e841 2300 	strex	r3, r2, [r1]
 8007ec0:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d1e6      	bne.n	8007e96 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007ec8:	88fb      	ldrh	r3, [r7, #6]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	68b9      	ldr	r1, [r7, #8]
 8007ece:	68f8      	ldr	r0, [r7, #12]
 8007ed0:	f000 fffe 	bl	8008ed0 <UART_Start_Receive_IT>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	e000      	b.n	8007eda <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ed8:	2302      	movs	r3, #2
  }
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3728      	adds	r7, #40	@ 0x28
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	40008000 	.word	0x40008000

08007ee8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b08a      	sub	sp, #40	@ 0x28
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	4613      	mov	r3, r2
 8007ef4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007efc:	2b20      	cmp	r3, #32
 8007efe:	d167      	bne.n	8007fd0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d002      	beq.n	8007f0c <HAL_UART_Transmit_DMA+0x24>
 8007f06:	88fb      	ldrh	r3, [r7, #6]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e060      	b.n	8007fd2 <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	68ba      	ldr	r2, [r7, #8]
 8007f14:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	88fa      	ldrh	r2, [r7, #6]
 8007f1a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	88fa      	ldrh	r2, [r7, #6]
 8007f22:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2221      	movs	r2, #33	@ 0x21
 8007f32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d028      	beq.n	8007f90 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f42:	4a26      	ldr	r2, [pc, #152]	@ (8007fdc <HAL_UART_Transmit_DMA+0xf4>)
 8007f44:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f4a:	4a25      	ldr	r2, [pc, #148]	@ (8007fe0 <HAL_UART_Transmit_DMA+0xf8>)
 8007f4c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f52:	4a24      	ldr	r2, [pc, #144]	@ (8007fe4 <HAL_UART_Transmit_DMA+0xfc>)
 8007f54:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f66:	4619      	mov	r1, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	3328      	adds	r3, #40	@ 0x28
 8007f6e:	461a      	mov	r2, r3
 8007f70:	88fb      	ldrh	r3, [r7, #6]
 8007f72:	f7fc fb7d 	bl	8004670 <HAL_DMA_Start_IT>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d009      	beq.n	8007f90 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2210      	movs	r2, #16
 8007f80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2220      	movs	r2, #32
 8007f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e020      	b.n	8007fd2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2240      	movs	r2, #64	@ 0x40
 8007f96:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	3308      	adds	r3, #8
 8007f9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	e853 3f00 	ldrex	r3, [r3]
 8007fa6:	613b      	str	r3, [r7, #16]
   return(result);
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fae:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	3308      	adds	r3, #8
 8007fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fb8:	623a      	str	r2, [r7, #32]
 8007fba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbc:	69f9      	ldr	r1, [r7, #28]
 8007fbe:	6a3a      	ldr	r2, [r7, #32]
 8007fc0:	e841 2300 	strex	r3, r2, [r1]
 8007fc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d1e5      	bne.n	8007f98 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	e000      	b.n	8007fd2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007fd0:	2302      	movs	r3, #2
  }
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3728      	adds	r7, #40	@ 0x28
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	0800925b 	.word	0x0800925b
 8007fe0:	080092f5 	.word	0x080092f5
 8007fe4:	08009311 	.word	0x08009311

08007fe8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b0ba      	sub	sp, #232	@ 0xe8
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	69db      	ldr	r3, [r3, #28]
 8007ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800800e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008012:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008016:	4013      	ands	r3, r2
 8008018:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800801c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008020:	2b00      	cmp	r3, #0
 8008022:	d11b      	bne.n	800805c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008028:	f003 0320 	and.w	r3, r3, #32
 800802c:	2b00      	cmp	r3, #0
 800802e:	d015      	beq.n	800805c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008034:	f003 0320 	and.w	r3, r3, #32
 8008038:	2b00      	cmp	r3, #0
 800803a:	d105      	bne.n	8008048 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800803c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008044:	2b00      	cmp	r3, #0
 8008046:	d009      	beq.n	800805c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800804c:	2b00      	cmp	r3, #0
 800804e:	f000 82e3 	beq.w	8008618 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	4798      	blx	r3
      }
      return;
 800805a:	e2dd      	b.n	8008618 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800805c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008060:	2b00      	cmp	r3, #0
 8008062:	f000 8123 	beq.w	80082ac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008066:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800806a:	4b8d      	ldr	r3, [pc, #564]	@ (80082a0 <HAL_UART_IRQHandler+0x2b8>)
 800806c:	4013      	ands	r3, r2
 800806e:	2b00      	cmp	r3, #0
 8008070:	d106      	bne.n	8008080 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008072:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008076:	4b8b      	ldr	r3, [pc, #556]	@ (80082a4 <HAL_UART_IRQHandler+0x2bc>)
 8008078:	4013      	ands	r3, r2
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 8116 	beq.w	80082ac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008084:	f003 0301 	and.w	r3, r3, #1
 8008088:	2b00      	cmp	r3, #0
 800808a:	d011      	beq.n	80080b0 <HAL_UART_IRQHandler+0xc8>
 800808c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00b      	beq.n	80080b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2201      	movs	r2, #1
 800809e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080a6:	f043 0201 	orr.w	r2, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b4:	f003 0302 	and.w	r3, r3, #2
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d011      	beq.n	80080e0 <HAL_UART_IRQHandler+0xf8>
 80080bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080c0:	f003 0301 	and.w	r3, r3, #1
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00b      	beq.n	80080e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2202      	movs	r2, #2
 80080ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080d6:	f043 0204 	orr.w	r2, r3, #4
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080e4:	f003 0304 	and.w	r3, r3, #4
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d011      	beq.n	8008110 <HAL_UART_IRQHandler+0x128>
 80080ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080f0:	f003 0301 	and.w	r3, r3, #1
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00b      	beq.n	8008110 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2204      	movs	r2, #4
 80080fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008106:	f043 0202 	orr.w	r2, r3, #2
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008114:	f003 0308 	and.w	r3, r3, #8
 8008118:	2b00      	cmp	r3, #0
 800811a:	d017      	beq.n	800814c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800811c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008120:	f003 0320 	and.w	r3, r3, #32
 8008124:	2b00      	cmp	r3, #0
 8008126:	d105      	bne.n	8008134 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008128:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800812c:	4b5c      	ldr	r3, [pc, #368]	@ (80082a0 <HAL_UART_IRQHandler+0x2b8>)
 800812e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00b      	beq.n	800814c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2208      	movs	r2, #8
 800813a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008142:	f043 0208 	orr.w	r2, r3, #8
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800814c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008150:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008154:	2b00      	cmp	r3, #0
 8008156:	d012      	beq.n	800817e <HAL_UART_IRQHandler+0x196>
 8008158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800815c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00c      	beq.n	800817e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800816c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008174:	f043 0220 	orr.w	r2, r3, #32
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 8249 	beq.w	800861c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800818a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800818e:	f003 0320 	and.w	r3, r3, #32
 8008192:	2b00      	cmp	r3, #0
 8008194:	d013      	beq.n	80081be <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008196:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800819a:	f003 0320 	and.w	r3, r3, #32
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d105      	bne.n	80081ae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80081a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d007      	beq.n	80081be <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d003      	beq.n	80081be <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d2:	2b40      	cmp	r3, #64	@ 0x40
 80081d4:	d005      	beq.n	80081e2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80081d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d054      	beq.n	800828c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 ffd4 	bl	8009190 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081f2:	2b40      	cmp	r3, #64	@ 0x40
 80081f4:	d146      	bne.n	8008284 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	3308      	adds	r3, #8
 80081fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008200:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008204:	e853 3f00 	ldrex	r3, [r3]
 8008208:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800820c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008210:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008214:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	3308      	adds	r3, #8
 800821e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008222:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008226:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800822e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008232:	e841 2300 	strex	r3, r2, [r1]
 8008236:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800823a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1d9      	bne.n	80081f6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008248:	2b00      	cmp	r3, #0
 800824a:	d017      	beq.n	800827c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008252:	4a15      	ldr	r2, [pc, #84]	@ (80082a8 <HAL_UART_IRQHandler+0x2c0>)
 8008254:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800825c:	4618      	mov	r0, r3
 800825e:	f7fc fae3 	bl	8004828 <HAL_DMA_Abort_IT>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d019      	beq.n	800829c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800826e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008276:	4610      	mov	r0, r2
 8008278:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827a:	e00f      	b.n	800829c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f9e0 	bl	8008642 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008282:	e00b      	b.n	800829c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 f9dc 	bl	8008642 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800828a:	e007      	b.n	800829c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 f9d8 	bl	8008642 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800829a:	e1bf      	b.n	800861c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800829c:	bf00      	nop
    return;
 800829e:	e1bd      	b.n	800861c <HAL_UART_IRQHandler+0x634>
 80082a0:	10000001 	.word	0x10000001
 80082a4:	04000120 	.word	0x04000120
 80082a8:	08009391 	.word	0x08009391

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	f040 8153 	bne.w	800855c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80082b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ba:	f003 0310 	and.w	r3, r3, #16
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f000 814c 	beq.w	800855c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80082c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082c8:	f003 0310 	and.w	r3, r3, #16
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	f000 8145 	beq.w	800855c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	2210      	movs	r2, #16
 80082d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082e4:	2b40      	cmp	r3, #64	@ 0x40
 80082e6:	f040 80bb 	bne.w	8008460 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f000 818f 	beq.w	8008620 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008308:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800830c:	429a      	cmp	r2, r3
 800830e:	f080 8187 	bcs.w	8008620 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008318:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f003 0320 	and.w	r3, r3, #32
 800832a:	2b00      	cmp	r3, #0
 800832c:	f040 8087 	bne.w	800843e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008338:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800833c:	e853 3f00 	ldrex	r3, [r3]
 8008340:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008344:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008348:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800834c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	461a      	mov	r2, r3
 8008356:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800835a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800835e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008362:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008366:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800836a:	e841 2300 	strex	r3, r2, [r1]
 800836e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008372:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008376:	2b00      	cmp	r3, #0
 8008378:	d1da      	bne.n	8008330 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3308      	adds	r3, #8
 8008380:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008382:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008384:	e853 3f00 	ldrex	r3, [r3]
 8008388:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800838a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800838c:	f023 0301 	bic.w	r3, r3, #1
 8008390:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	3308      	adds	r3, #8
 800839a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800839e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80083a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80083aa:	e841 2300 	strex	r3, r2, [r1]
 80083ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80083b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d1e1      	bne.n	800837a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3308      	adds	r3, #8
 80083bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083c0:	e853 3f00 	ldrex	r3, [r3]
 80083c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	3308      	adds	r3, #8
 80083d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083e2:	e841 2300 	strex	r3, r2, [r1]
 80083e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1e3      	bne.n	80083b6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2220      	movs	r2, #32
 80083f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2200      	movs	r2, #0
 80083fa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800840a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800840c:	f023 0310 	bic.w	r3, r3, #16
 8008410:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	461a      	mov	r2, r3
 800841a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800841e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008420:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008422:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008424:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008426:	e841 2300 	strex	r3, r2, [r1]
 800842a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800842c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1e4      	bne.n	80083fc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008438:	4618      	mov	r0, r3
 800843a:	f7fc f997 	bl	800476c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2202      	movs	r2, #2
 8008442:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008450:	b29b      	uxth	r3, r3
 8008452:	1ad3      	subs	r3, r2, r3
 8008454:	b29b      	uxth	r3, r3
 8008456:	4619      	mov	r1, r3
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f8fb 	bl	8008654 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800845e:	e0df      	b.n	8008620 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800846c:	b29b      	uxth	r3, r3
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800847a:	b29b      	uxth	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 80d1 	beq.w	8008624 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8008482:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008486:	2b00      	cmp	r3, #0
 8008488:	f000 80cc 	beq.w	8008624 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008494:	e853 3f00 	ldrex	r3, [r3]
 8008498:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800849a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800849c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	461a      	mov	r2, r3
 80084aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80084b0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084b6:	e841 2300 	strex	r3, r2, [r1]
 80084ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1e4      	bne.n	800848c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	3308      	adds	r3, #8
 80084c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084cc:	e853 3f00 	ldrex	r3, [r3]
 80084d0:	623b      	str	r3, [r7, #32]
   return(result);
 80084d2:	6a3b      	ldr	r3, [r7, #32]
 80084d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084d8:	f023 0301 	bic.w	r3, r3, #1
 80084dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	3308      	adds	r3, #8
 80084e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80084ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80084ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084f2:	e841 2300 	strex	r3, r2, [r1]
 80084f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1e1      	bne.n	80084c2 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2220      	movs	r2, #32
 8008502:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	e853 3f00 	ldrex	r3, [r3]
 800851e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f023 0310 	bic.w	r3, r3, #16
 8008526:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	461a      	mov	r2, r3
 8008530:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008534:	61fb      	str	r3, [r7, #28]
 8008536:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008538:	69b9      	ldr	r1, [r7, #24]
 800853a:	69fa      	ldr	r2, [r7, #28]
 800853c:	e841 2300 	strex	r3, r2, [r1]
 8008540:	617b      	str	r3, [r7, #20]
   return(result);
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d1e4      	bne.n	8008512 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2202      	movs	r2, #2
 800854c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800854e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008552:	4619      	mov	r1, r3
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 f87d 	bl	8008654 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800855a:	e063      	b.n	8008624 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800855c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008560:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00e      	beq.n	8008586 <HAL_UART_IRQHandler+0x59e>
 8008568:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800856c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008570:	2b00      	cmp	r3, #0
 8008572:	d008      	beq.n	8008586 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800857c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f001 fc64 	bl	8009e4c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008584:	e051      	b.n	800862a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800858a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800858e:	2b00      	cmp	r3, #0
 8008590:	d014      	beq.n	80085bc <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800859a:	2b00      	cmp	r3, #0
 800859c:	d105      	bne.n	80085aa <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800859e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d008      	beq.n	80085bc <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d03a      	beq.n	8008628 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	4798      	blx	r3
    }
    return;
 80085ba:	e035      	b.n	8008628 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80085bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d009      	beq.n	80085dc <HAL_UART_IRQHandler+0x5f4>
 80085c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d003      	beq.n	80085dc <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f000 fef1 	bl	80093bc <UART_EndTransmit_IT>
    return;
 80085da:	e026      	b.n	800862a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80085dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d009      	beq.n	80085fc <HAL_UART_IRQHandler+0x614>
 80085e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d003      	beq.n	80085fc <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f001 fc3b 	bl	8009e70 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085fa:	e016      	b.n	800862a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80085fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008600:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008604:	2b00      	cmp	r3, #0
 8008606:	d010      	beq.n	800862a <HAL_UART_IRQHandler+0x642>
 8008608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800860c:	2b00      	cmp	r3, #0
 800860e:	da0c      	bge.n	800862a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f001 fc24 	bl	8009e5e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008616:	e008      	b.n	800862a <HAL_UART_IRQHandler+0x642>
      return;
 8008618:	bf00      	nop
 800861a:	e006      	b.n	800862a <HAL_UART_IRQHandler+0x642>
    return;
 800861c:	bf00      	nop
 800861e:	e004      	b.n	800862a <HAL_UART_IRQHandler+0x642>
      return;
 8008620:	bf00      	nop
 8008622:	e002      	b.n	800862a <HAL_UART_IRQHandler+0x642>
      return;
 8008624:	bf00      	nop
 8008626:	e000      	b.n	800862a <HAL_UART_IRQHandler+0x642>
    return;
 8008628:	bf00      	nop
  }
}
 800862a:	37e8      	adds	r7, #232	@ 0xe8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008638:	bf00      	nop
 800863a:	370c      	adds	r7, #12
 800863c:	46bd      	mov	sp, r7
 800863e:	bc80      	pop	{r7}
 8008640:	4770      	bx	lr

08008642 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008642:	b480      	push	{r7}
 8008644:	b083      	sub	sp, #12
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800864a:	bf00      	nop
 800864c:	370c      	adds	r7, #12
 800864e:	46bd      	mov	sp, r7
 8008650:	bc80      	pop	{r7}
 8008652:	4770      	bx	lr

08008654 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	460b      	mov	r3, r1
 800865e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	bc80      	pop	{r7}
 8008668:	4770      	bx	lr
	...

0800866c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800866c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008670:	b08c      	sub	sp, #48	@ 0x30
 8008672:	af00      	add	r7, sp, #0
 8008674:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008676:	2300      	movs	r3, #0
 8008678:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	689a      	ldr	r2, [r3, #8]
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	691b      	ldr	r3, [r3, #16]
 8008684:	431a      	orrs	r2, r3
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	695b      	ldr	r3, [r3, #20]
 800868a:	431a      	orrs	r2, r3
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	4313      	orrs	r3, r2
 8008692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	4b94      	ldr	r3, [pc, #592]	@ (80088ec <UART_SetConfig+0x280>)
 800869c:	4013      	ands	r3, r2
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	6812      	ldr	r2, [r2, #0]
 80086a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086a4:	430b      	orrs	r3, r1
 80086a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	68da      	ldr	r2, [r3, #12]
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	430a      	orrs	r2, r1
 80086bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	699b      	ldr	r3, [r3, #24]
 80086c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a89      	ldr	r2, [pc, #548]	@ (80088f0 <UART_SetConfig+0x284>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d004      	beq.n	80086d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	6a1b      	ldr	r3, [r3, #32]
 80086d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086d4:	4313      	orrs	r3, r2
 80086d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80086e2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80086e6:	697a      	ldr	r2, [r7, #20]
 80086e8:	6812      	ldr	r2, [r2, #0]
 80086ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086ec:	430b      	orrs	r3, r1
 80086ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f6:	f023 010f 	bic.w	r1, r3, #15
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	430a      	orrs	r2, r1
 8008704:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a7a      	ldr	r2, [pc, #488]	@ (80088f4 <UART_SetConfig+0x288>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d127      	bne.n	8008760 <UART_SetConfig+0xf4>
 8008710:	2003      	movs	r0, #3
 8008712:	f7ff faa5 	bl	8007c60 <LL_RCC_GetUSARTClockSource>
 8008716:	4603      	mov	r3, r0
 8008718:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 800871c:	2b03      	cmp	r3, #3
 800871e:	d81b      	bhi.n	8008758 <UART_SetConfig+0xec>
 8008720:	a201      	add	r2, pc, #4	@ (adr r2, 8008728 <UART_SetConfig+0xbc>)
 8008722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008726:	bf00      	nop
 8008728:	08008739 	.word	0x08008739
 800872c:	08008749 	.word	0x08008749
 8008730:	08008741 	.word	0x08008741
 8008734:	08008751 	.word	0x08008751
 8008738:	2301      	movs	r3, #1
 800873a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800873e:	e080      	b.n	8008842 <UART_SetConfig+0x1d6>
 8008740:	2302      	movs	r3, #2
 8008742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008746:	e07c      	b.n	8008842 <UART_SetConfig+0x1d6>
 8008748:	2304      	movs	r3, #4
 800874a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800874e:	e078      	b.n	8008842 <UART_SetConfig+0x1d6>
 8008750:	2308      	movs	r3, #8
 8008752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008756:	e074      	b.n	8008842 <UART_SetConfig+0x1d6>
 8008758:	2310      	movs	r3, #16
 800875a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800875e:	e070      	b.n	8008842 <UART_SetConfig+0x1d6>
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a64      	ldr	r2, [pc, #400]	@ (80088f8 <UART_SetConfig+0x28c>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d138      	bne.n	80087dc <UART_SetConfig+0x170>
 800876a:	200c      	movs	r0, #12
 800876c:	f7ff fa78 	bl	8007c60 <LL_RCC_GetUSARTClockSource>
 8008770:	4603      	mov	r3, r0
 8008772:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8008776:	2b0c      	cmp	r3, #12
 8008778:	d82c      	bhi.n	80087d4 <UART_SetConfig+0x168>
 800877a:	a201      	add	r2, pc, #4	@ (adr r2, 8008780 <UART_SetConfig+0x114>)
 800877c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008780:	080087b5 	.word	0x080087b5
 8008784:	080087d5 	.word	0x080087d5
 8008788:	080087d5 	.word	0x080087d5
 800878c:	080087d5 	.word	0x080087d5
 8008790:	080087c5 	.word	0x080087c5
 8008794:	080087d5 	.word	0x080087d5
 8008798:	080087d5 	.word	0x080087d5
 800879c:	080087d5 	.word	0x080087d5
 80087a0:	080087bd 	.word	0x080087bd
 80087a4:	080087d5 	.word	0x080087d5
 80087a8:	080087d5 	.word	0x080087d5
 80087ac:	080087d5 	.word	0x080087d5
 80087b0:	080087cd 	.word	0x080087cd
 80087b4:	2300      	movs	r3, #0
 80087b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ba:	e042      	b.n	8008842 <UART_SetConfig+0x1d6>
 80087bc:	2302      	movs	r3, #2
 80087be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087c2:	e03e      	b.n	8008842 <UART_SetConfig+0x1d6>
 80087c4:	2304      	movs	r3, #4
 80087c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ca:	e03a      	b.n	8008842 <UART_SetConfig+0x1d6>
 80087cc:	2308      	movs	r3, #8
 80087ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087d2:	e036      	b.n	8008842 <UART_SetConfig+0x1d6>
 80087d4:	2310      	movs	r3, #16
 80087d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087da:	e032      	b.n	8008842 <UART_SetConfig+0x1d6>
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a43      	ldr	r2, [pc, #268]	@ (80088f0 <UART_SetConfig+0x284>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d12a      	bne.n	800883c <UART_SetConfig+0x1d0>
 80087e6:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80087ea:	f7ff fa4b 	bl	8007c84 <LL_RCC_GetLPUARTClockSource>
 80087ee:	4603      	mov	r3, r0
 80087f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087f4:	d01a      	beq.n	800882c <UART_SetConfig+0x1c0>
 80087f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087fa:	d81b      	bhi.n	8008834 <UART_SetConfig+0x1c8>
 80087fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008800:	d00c      	beq.n	800881c <UART_SetConfig+0x1b0>
 8008802:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008806:	d815      	bhi.n	8008834 <UART_SetConfig+0x1c8>
 8008808:	2b00      	cmp	r3, #0
 800880a:	d003      	beq.n	8008814 <UART_SetConfig+0x1a8>
 800880c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008810:	d008      	beq.n	8008824 <UART_SetConfig+0x1b8>
 8008812:	e00f      	b.n	8008834 <UART_SetConfig+0x1c8>
 8008814:	2300      	movs	r3, #0
 8008816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800881a:	e012      	b.n	8008842 <UART_SetConfig+0x1d6>
 800881c:	2302      	movs	r3, #2
 800881e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008822:	e00e      	b.n	8008842 <UART_SetConfig+0x1d6>
 8008824:	2304      	movs	r3, #4
 8008826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800882a:	e00a      	b.n	8008842 <UART_SetConfig+0x1d6>
 800882c:	2308      	movs	r3, #8
 800882e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008832:	e006      	b.n	8008842 <UART_SetConfig+0x1d6>
 8008834:	2310      	movs	r3, #16
 8008836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800883a:	e002      	b.n	8008842 <UART_SetConfig+0x1d6>
 800883c:	2310      	movs	r3, #16
 800883e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a2a      	ldr	r2, [pc, #168]	@ (80088f0 <UART_SetConfig+0x284>)
 8008848:	4293      	cmp	r3, r2
 800884a:	f040 80a4 	bne.w	8008996 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800884e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008852:	2b08      	cmp	r3, #8
 8008854:	d823      	bhi.n	800889e <UART_SetConfig+0x232>
 8008856:	a201      	add	r2, pc, #4	@ (adr r2, 800885c <UART_SetConfig+0x1f0>)
 8008858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800885c:	08008881 	.word	0x08008881
 8008860:	0800889f 	.word	0x0800889f
 8008864:	08008889 	.word	0x08008889
 8008868:	0800889f 	.word	0x0800889f
 800886c:	0800888f 	.word	0x0800888f
 8008870:	0800889f 	.word	0x0800889f
 8008874:	0800889f 	.word	0x0800889f
 8008878:	0800889f 	.word	0x0800889f
 800887c:	08008897 	.word	0x08008897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008880:	f7fd fec0 	bl	8006604 <HAL_RCC_GetPCLK1Freq>
 8008884:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008886:	e010      	b.n	80088aa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008888:	4b1c      	ldr	r3, [pc, #112]	@ (80088fc <UART_SetConfig+0x290>)
 800888a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800888c:	e00d      	b.n	80088aa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800888e:	f7fd fe05 	bl	800649c <HAL_RCC_GetSysClockFreq>
 8008892:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008894:	e009      	b.n	80088aa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800889a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800889c:	e005      	b.n	80088aa <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800889e:	2300      	movs	r3, #0
 80088a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80088a8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80088aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 8137 	beq.w	8008b20 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088b6:	4a12      	ldr	r2, [pc, #72]	@ (8008900 <UART_SetConfig+0x294>)
 80088b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088bc:	461a      	mov	r2, r3
 80088be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80088c4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	685a      	ldr	r2, [r3, #4]
 80088ca:	4613      	mov	r3, r2
 80088cc:	005b      	lsls	r3, r3, #1
 80088ce:	4413      	add	r3, r2
 80088d0:	69ba      	ldr	r2, [r7, #24]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d305      	bcc.n	80088e2 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088dc:	69ba      	ldr	r2, [r7, #24]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d910      	bls.n	8008904 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80088e8:	e11a      	b.n	8008b20 <UART_SetConfig+0x4b4>
 80088ea:	bf00      	nop
 80088ec:	cfff69f3 	.word	0xcfff69f3
 80088f0:	40008000 	.word	0x40008000
 80088f4:	40013800 	.word	0x40013800
 80088f8:	40004400 	.word	0x40004400
 80088fc:	00f42400 	.word	0x00f42400
 8008900:	0801fb88 	.word	0x0801fb88
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008906:	2200      	movs	r2, #0
 8008908:	60bb      	str	r3, [r7, #8]
 800890a:	60fa      	str	r2, [r7, #12]
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008910:	4a8e      	ldr	r2, [pc, #568]	@ (8008b4c <UART_SetConfig+0x4e0>)
 8008912:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008916:	b29b      	uxth	r3, r3
 8008918:	2200      	movs	r2, #0
 800891a:	603b      	str	r3, [r7, #0]
 800891c:	607a      	str	r2, [r7, #4]
 800891e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008922:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008926:	f7f8 f93f 	bl	8000ba8 <__aeabi_uldivmod>
 800892a:	4602      	mov	r2, r0
 800892c:	460b      	mov	r3, r1
 800892e:	4610      	mov	r0, r2
 8008930:	4619      	mov	r1, r3
 8008932:	f04f 0200 	mov.w	r2, #0
 8008936:	f04f 0300 	mov.w	r3, #0
 800893a:	020b      	lsls	r3, r1, #8
 800893c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008940:	0202      	lsls	r2, r0, #8
 8008942:	6979      	ldr	r1, [r7, #20]
 8008944:	6849      	ldr	r1, [r1, #4]
 8008946:	0849      	lsrs	r1, r1, #1
 8008948:	2000      	movs	r0, #0
 800894a:	460c      	mov	r4, r1
 800894c:	4605      	mov	r5, r0
 800894e:	eb12 0804 	adds.w	r8, r2, r4
 8008952:	eb43 0905 	adc.w	r9, r3, r5
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	469a      	mov	sl, r3
 800895e:	4693      	mov	fp, r2
 8008960:	4652      	mov	r2, sl
 8008962:	465b      	mov	r3, fp
 8008964:	4640      	mov	r0, r8
 8008966:	4649      	mov	r1, r9
 8008968:	f7f8 f91e 	bl	8000ba8 <__aeabi_uldivmod>
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	4613      	mov	r3, r2
 8008972:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008974:	6a3b      	ldr	r3, [r7, #32]
 8008976:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800897a:	d308      	bcc.n	800898e <UART_SetConfig+0x322>
 800897c:	6a3b      	ldr	r3, [r7, #32]
 800897e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008982:	d204      	bcs.n	800898e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	6a3a      	ldr	r2, [r7, #32]
 800898a:	60da      	str	r2, [r3, #12]
 800898c:	e0c8      	b.n	8008b20 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008994:	e0c4      	b.n	8008b20 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	69db      	ldr	r3, [r3, #28]
 800899a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800899e:	d167      	bne.n	8008a70 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80089a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80089a4:	2b08      	cmp	r3, #8
 80089a6:	d828      	bhi.n	80089fa <UART_SetConfig+0x38e>
 80089a8:	a201      	add	r2, pc, #4	@ (adr r2, 80089b0 <UART_SetConfig+0x344>)
 80089aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ae:	bf00      	nop
 80089b0:	080089d5 	.word	0x080089d5
 80089b4:	080089dd 	.word	0x080089dd
 80089b8:	080089e5 	.word	0x080089e5
 80089bc:	080089fb 	.word	0x080089fb
 80089c0:	080089eb 	.word	0x080089eb
 80089c4:	080089fb 	.word	0x080089fb
 80089c8:	080089fb 	.word	0x080089fb
 80089cc:	080089fb 	.word	0x080089fb
 80089d0:	080089f3 	.word	0x080089f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089d4:	f7fd fe16 	bl	8006604 <HAL_RCC_GetPCLK1Freq>
 80089d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089da:	e014      	b.n	8008a06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80089dc:	f7fd fe24 	bl	8006628 <HAL_RCC_GetPCLK2Freq>
 80089e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089e2:	e010      	b.n	8008a06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089e4:	4b5a      	ldr	r3, [pc, #360]	@ (8008b50 <UART_SetConfig+0x4e4>)
 80089e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089e8:	e00d      	b.n	8008a06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089ea:	f7fd fd57 	bl	800649c <HAL_RCC_GetSysClockFreq>
 80089ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089f0:	e009      	b.n	8008a06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089f8:	e005      	b.n	8008a06 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80089fa:	2300      	movs	r3, #0
 80089fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008a04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	f000 8089 	beq.w	8008b20 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a12:	4a4e      	ldr	r2, [pc, #312]	@ (8008b4c <UART_SetConfig+0x4e0>)
 8008a14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a18:	461a      	mov	r2, r3
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a20:	005a      	lsls	r2, r3, #1
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	085b      	lsrs	r3, r3, #1
 8008a28:	441a      	add	r2, r3
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a34:	6a3b      	ldr	r3, [r7, #32]
 8008a36:	2b0f      	cmp	r3, #15
 8008a38:	d916      	bls.n	8008a68 <UART_SetConfig+0x3fc>
 8008a3a:	6a3b      	ldr	r3, [r7, #32]
 8008a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a40:	d212      	bcs.n	8008a68 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a42:	6a3b      	ldr	r3, [r7, #32]
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	f023 030f 	bic.w	r3, r3, #15
 8008a4a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a4c:	6a3b      	ldr	r3, [r7, #32]
 8008a4e:	085b      	lsrs	r3, r3, #1
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	f003 0307 	and.w	r3, r3, #7
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	8bfb      	ldrh	r3, [r7, #30]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	8bfa      	ldrh	r2, [r7, #30]
 8008a64:	60da      	str	r2, [r3, #12]
 8008a66:	e05b      	b.n	8008b20 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a6e:	e057      	b.n	8008b20 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008a74:	2b08      	cmp	r3, #8
 8008a76:	d828      	bhi.n	8008aca <UART_SetConfig+0x45e>
 8008a78:	a201      	add	r2, pc, #4	@ (adr r2, 8008a80 <UART_SetConfig+0x414>)
 8008a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a7e:	bf00      	nop
 8008a80:	08008aa5 	.word	0x08008aa5
 8008a84:	08008aad 	.word	0x08008aad
 8008a88:	08008ab5 	.word	0x08008ab5
 8008a8c:	08008acb 	.word	0x08008acb
 8008a90:	08008abb 	.word	0x08008abb
 8008a94:	08008acb 	.word	0x08008acb
 8008a98:	08008acb 	.word	0x08008acb
 8008a9c:	08008acb 	.word	0x08008acb
 8008aa0:	08008ac3 	.word	0x08008ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008aa4:	f7fd fdae 	bl	8006604 <HAL_RCC_GetPCLK1Freq>
 8008aa8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008aaa:	e014      	b.n	8008ad6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008aac:	f7fd fdbc 	bl	8006628 <HAL_RCC_GetPCLK2Freq>
 8008ab0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ab2:	e010      	b.n	8008ad6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ab4:	4b26      	ldr	r3, [pc, #152]	@ (8008b50 <UART_SetConfig+0x4e4>)
 8008ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ab8:	e00d      	b.n	8008ad6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aba:	f7fd fcef 	bl	800649c <HAL_RCC_GetSysClockFreq>
 8008abe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ac0:	e009      	b.n	8008ad6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ac6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ac8:	e005      	b.n	8008ad6 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8008aca:	2300      	movs	r3, #0
 8008acc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008ad4:	bf00      	nop
    }

    if (pclk != 0U)
 8008ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d021      	beq.n	8008b20 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ae0:	4a1a      	ldr	r2, [pc, #104]	@ (8008b4c <UART_SetConfig+0x4e0>)
 8008ae2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aea:	fbb3 f2f2 	udiv	r2, r3, r2
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	085b      	lsrs	r3, r3, #1
 8008af4:	441a      	add	r2, r3
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008afe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b00:	6a3b      	ldr	r3, [r7, #32]
 8008b02:	2b0f      	cmp	r3, #15
 8008b04:	d909      	bls.n	8008b1a <UART_SetConfig+0x4ae>
 8008b06:	6a3b      	ldr	r3, [r7, #32]
 8008b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b0c:	d205      	bcs.n	8008b1a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b0e:	6a3b      	ldr	r3, [r7, #32]
 8008b10:	b29a      	uxth	r2, r3
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	60da      	str	r2, [r3, #12]
 8008b18:	e002      	b.n	8008b20 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	2200      	movs	r2, #0
 8008b34:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b3c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3730      	adds	r7, #48	@ 0x30
 8008b44:	46bd      	mov	sp, r7
 8008b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b4a:	bf00      	nop
 8008b4c:	0801fb88 	.word	0x0801fb88
 8008b50:	00f42400 	.word	0x00f42400

08008b54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b60:	f003 0308 	and.w	r3, r3, #8
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00a      	beq.n	8008b7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	430a      	orrs	r2, r1
 8008b7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00a      	beq.n	8008ba0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	430a      	orrs	r2, r1
 8008b9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba4:	f003 0302 	and.w	r3, r3, #2
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d00a      	beq.n	8008bc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc6:	f003 0304 	and.w	r3, r3, #4
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00a      	beq.n	8008be4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	430a      	orrs	r2, r1
 8008be2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be8:	f003 0310 	and.w	r3, r3, #16
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00a      	beq.n	8008c06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	430a      	orrs	r2, r1
 8008c04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c0a:	f003 0320 	and.w	r3, r3, #32
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00a      	beq.n	8008c28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	430a      	orrs	r2, r1
 8008c26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d01a      	beq.n	8008c6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	685b      	ldr	r3, [r3, #4]
 8008c3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	430a      	orrs	r2, r1
 8008c48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c52:	d10a      	bne.n	8008c6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	430a      	orrs	r2, r1
 8008c68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d00a      	beq.n	8008c8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	605a      	str	r2, [r3, #4]
  }
}
 8008c8c:	bf00      	nop
 8008c8e:	370c      	adds	r7, #12
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bc80      	pop	{r7}
 8008c94:	4770      	bx	lr

08008c96 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c96:	b580      	push	{r7, lr}
 8008c98:	b086      	sub	sp, #24
 8008c9a:	af02      	add	r7, sp, #8
 8008c9c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ca6:	f7f9 fa59 	bl	800215c <HAL_GetTick>
 8008caa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f003 0308 	and.w	r3, r3, #8
 8008cb6:	2b08      	cmp	r3, #8
 8008cb8:	d10e      	bne.n	8008cd8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008cbe:	9300      	str	r3, [sp, #0]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 f832 	bl	8008d32 <UART_WaitOnFlagUntilTimeout>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d001      	beq.n	8008cd8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cd4:	2303      	movs	r3, #3
 8008cd6:	e028      	b.n	8008d2a <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0304 	and.w	r3, r3, #4
 8008ce2:	2b04      	cmp	r3, #4
 8008ce4:	d10e      	bne.n	8008d04 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ce6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 f81c 	bl	8008d32 <UART_WaitOnFlagUntilTimeout>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d001      	beq.n	8008d04 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d00:	2303      	movs	r3, #3
 8008d02:	e012      	b.n	8008d2a <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2220      	movs	r2, #32
 8008d08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2220      	movs	r2, #32
 8008d10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2200      	movs	r2, #0
 8008d18:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b09c      	sub	sp, #112	@ 0x70
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	60f8      	str	r0, [r7, #12]
 8008d3a:	60b9      	str	r1, [r7, #8]
 8008d3c:	603b      	str	r3, [r7, #0]
 8008d3e:	4613      	mov	r3, r2
 8008d40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d42:	e0af      	b.n	8008ea4 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d4a:	f000 80ab 	beq.w	8008ea4 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d4e:	f7f9 fa05 	bl	800215c <HAL_GetTick>
 8008d52:	4602      	mov	r2, r0
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	1ad3      	subs	r3, r2, r3
 8008d58:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d302      	bcc.n	8008d64 <UART_WaitOnFlagUntilTimeout+0x32>
 8008d5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d140      	bne.n	8008de6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d6c:	e853 3f00 	ldrex	r3, [r3]
 8008d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d74:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008d78:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	461a      	mov	r2, r3
 8008d80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d84:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d86:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008d88:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1e6      	bne.n	8008d64 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	3308      	adds	r3, #8
 8008d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008da0:	e853 3f00 	ldrex	r3, [r3]
 8008da4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da8:	f023 0301 	bic.w	r3, r3, #1
 8008dac:	663b      	str	r3, [r7, #96]	@ 0x60
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	3308      	adds	r3, #8
 8008db4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008db6:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008db8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008dbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dbe:	e841 2300 	strex	r3, r2, [r1]
 8008dc2:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008dc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d1e5      	bne.n	8008d96 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2220      	movs	r2, #32
 8008dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2220      	movs	r2, #32
 8008dd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8008de2:	2303      	movs	r3, #3
 8008de4:	e06f      	b.n	8008ec6 <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f003 0304 	and.w	r3, r3, #4
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d057      	beq.n	8008ea4 <UART_WaitOnFlagUntilTimeout+0x172>
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	2b80      	cmp	r3, #128	@ 0x80
 8008df8:	d054      	beq.n	8008ea4 <UART_WaitOnFlagUntilTimeout+0x172>
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	2b40      	cmp	r3, #64	@ 0x40
 8008dfe:	d051      	beq.n	8008ea4 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e0e:	d149      	bne.n	8008ea4 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e18:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e22:	e853 3f00 	ldrex	r3, [r3]
 8008e26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008e2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	461a      	mov	r2, r3
 8008e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e38:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e3a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e40:	e841 2300 	strex	r3, r2, [r1]
 8008e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d1e6      	bne.n	8008e1a <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	3308      	adds	r3, #8
 8008e52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	e853 3f00 	ldrex	r3, [r3]
 8008e5a:	613b      	str	r3, [r7, #16]
   return(result);
 8008e5c:	693b      	ldr	r3, [r7, #16]
 8008e5e:	f023 0301 	bic.w	r3, r3, #1
 8008e62:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	3308      	adds	r3, #8
 8008e6a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008e6c:	623a      	str	r2, [r7, #32]
 8008e6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e70:	69f9      	ldr	r1, [r7, #28]
 8008e72:	6a3a      	ldr	r2, [r7, #32]
 8008e74:	e841 2300 	strex	r3, r2, [r1]
 8008e78:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d1e5      	bne.n	8008e4c <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2220      	movs	r2, #32
 8008e84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2220      	movs	r2, #32
 8008e94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008ea0:	2303      	movs	r3, #3
 8008ea2:	e010      	b.n	8008ec6 <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	69da      	ldr	r2, [r3, #28]
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	4013      	ands	r3, r2
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	bf0c      	ite	eq
 8008eb4:	2301      	moveq	r3, #1
 8008eb6:	2300      	movne	r3, #0
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	461a      	mov	r2, r3
 8008ebc:	79fb      	ldrb	r3, [r7, #7]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	f43f af40 	beq.w	8008d44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3770      	adds	r7, #112	@ 0x70
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
	...

08008ed0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b0a3      	sub	sp, #140	@ 0x8c
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	4613      	mov	r3, r2
 8008edc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	68ba      	ldr	r2, [r7, #8]
 8008ee2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	88fa      	ldrh	r2, [r7, #6]
 8008ee8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	88fa      	ldrh	r2, [r7, #6]
 8008ef0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f02:	d10e      	bne.n	8008f22 <UART_Start_Receive_IT+0x52>
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d105      	bne.n	8008f18 <UART_Start_Receive_IT+0x48>
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008f12:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f16:	e02d      	b.n	8008f74 <UART_Start_Receive_IT+0xa4>
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	22ff      	movs	r2, #255	@ 0xff
 8008f1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f20:	e028      	b.n	8008f74 <UART_Start_Receive_IT+0xa4>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d10d      	bne.n	8008f46 <UART_Start_Receive_IT+0x76>
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d104      	bne.n	8008f3c <UART_Start_Receive_IT+0x6c>
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	22ff      	movs	r2, #255	@ 0xff
 8008f36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f3a:	e01b      	b.n	8008f74 <UART_Start_Receive_IT+0xa4>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	227f      	movs	r2, #127	@ 0x7f
 8008f40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f44:	e016      	b.n	8008f74 <UART_Start_Receive_IT+0xa4>
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f4e:	d10d      	bne.n	8008f6c <UART_Start_Receive_IT+0x9c>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d104      	bne.n	8008f62 <UART_Start_Receive_IT+0x92>
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	227f      	movs	r2, #127	@ 0x7f
 8008f5c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f60:	e008      	b.n	8008f74 <UART_Start_Receive_IT+0xa4>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	223f      	movs	r2, #63	@ 0x3f
 8008f66:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f6a:	e003      	b.n	8008f74 <UART_Start_Receive_IT+0xa4>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2222      	movs	r2, #34	@ 0x22
 8008f80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	3308      	adds	r3, #8
 8008f8a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f8e:	e853 3f00 	ldrex	r3, [r3]
 8008f92:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008f94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f96:	f043 0301 	orr.w	r3, r3, #1
 8008f9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	3308      	adds	r3, #8
 8008fa4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008fa8:	673a      	str	r2, [r7, #112]	@ 0x70
 8008faa:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fac:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008fae:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008fb0:	e841 2300 	strex	r3, r2, [r1]
 8008fb4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008fb6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1e3      	bne.n	8008f84 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008fc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fc4:	d14f      	bne.n	8009066 <UART_Start_Receive_IT+0x196>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008fcc:	88fa      	ldrh	r2, [r7, #6]
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d349      	bcc.n	8009066 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fda:	d107      	bne.n	8008fec <UART_Start_Receive_IT+0x11c>
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	691b      	ldr	r3, [r3, #16]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d103      	bne.n	8008fec <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	4a46      	ldr	r2, [pc, #280]	@ (8009100 <UART_Start_Receive_IT+0x230>)
 8008fe8:	675a      	str	r2, [r3, #116]	@ 0x74
 8008fea:	e002      	b.n	8008ff2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	4a45      	ldr	r2, [pc, #276]	@ (8009104 <UART_Start_Receive_IT+0x234>)
 8008ff0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	691b      	ldr	r3, [r3, #16]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d01a      	beq.n	8009030 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009002:	e853 3f00 	ldrex	r3, [r3]
 8009006:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800900a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800900e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	461a      	mov	r2, r3
 8009018:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800901c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800901e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009020:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009022:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009024:	e841 2300 	strex	r3, r2, [r1]
 8009028:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800902a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1e4      	bne.n	8008ffa <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	3308      	adds	r3, #8
 8009036:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800903a:	e853 3f00 	ldrex	r3, [r3]
 800903e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009046:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	3308      	adds	r3, #8
 800904e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009050:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009052:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009054:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009056:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009058:	e841 2300 	strex	r3, r2, [r1]
 800905c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800905e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009060:	2b00      	cmp	r3, #0
 8009062:	d1e5      	bne.n	8009030 <UART_Start_Receive_IT+0x160>
 8009064:	e046      	b.n	80090f4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800906e:	d107      	bne.n	8009080 <UART_Start_Receive_IT+0x1b0>
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	691b      	ldr	r3, [r3, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d103      	bne.n	8009080 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	4a23      	ldr	r2, [pc, #140]	@ (8009108 <UART_Start_Receive_IT+0x238>)
 800907c:	675a      	str	r2, [r3, #116]	@ 0x74
 800907e:	e002      	b.n	8009086 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	4a22      	ldr	r2, [pc, #136]	@ (800910c <UART_Start_Receive_IT+0x23c>)
 8009084:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	691b      	ldr	r3, [r3, #16]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d019      	beq.n	80090c2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009096:	e853 3f00 	ldrex	r3, [r3]
 800909a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800909c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80090a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	461a      	mov	r2, r3
 80090aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ae:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80090b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090b4:	e841 2300 	strex	r3, r2, [r1]
 80090b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80090ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d1e6      	bne.n	800908e <UART_Start_Receive_IT+0x1be>
 80090c0:	e018      	b.n	80090f4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	e853 3f00 	ldrex	r3, [r3]
 80090ce:	613b      	str	r3, [r7, #16]
   return(result);
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	f043 0320 	orr.w	r3, r3, #32
 80090d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	461a      	mov	r2, r3
 80090de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090e0:	623b      	str	r3, [r7, #32]
 80090e2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e4:	69f9      	ldr	r1, [r7, #28]
 80090e6:	6a3a      	ldr	r2, [r7, #32]
 80090e8:	e841 2300 	strex	r3, r2, [r1]
 80090ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d1e6      	bne.n	80090c2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80090f4:	2300      	movs	r3, #0
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	378c      	adds	r7, #140	@ 0x8c
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bc80      	pop	{r7}
 80090fe:	4770      	bx	lr
 8009100:	08009ae5 	.word	0x08009ae5
 8009104:	08009785 	.word	0x08009785
 8009108:	080095cd 	.word	0x080095cd
 800910c:	08009415 	.word	0x08009415

08009110 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009110:	b480      	push	{r7}
 8009112:	b08f      	sub	sp, #60	@ 0x3c
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911e:	6a3b      	ldr	r3, [r7, #32]
 8009120:	e853 3f00 	ldrex	r3, [r3]
 8009124:	61fb      	str	r3, [r7, #28]
   return(result);
 8009126:	69fb      	ldr	r3, [r7, #28]
 8009128:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800912c:	637b      	str	r3, [r7, #52]	@ 0x34
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	461a      	mov	r2, r3
 8009134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009136:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009138:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800913c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800913e:	e841 2300 	strex	r3, r2, [r1]
 8009142:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1e6      	bne.n	8009118 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	3308      	adds	r3, #8
 8009150:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	e853 3f00 	ldrex	r3, [r3]
 8009158:	60bb      	str	r3, [r7, #8]
   return(result);
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009160:	633b      	str	r3, [r7, #48]	@ 0x30
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	3308      	adds	r3, #8
 8009168:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800916a:	61ba      	str	r2, [r7, #24]
 800916c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916e:	6979      	ldr	r1, [r7, #20]
 8009170:	69ba      	ldr	r2, [r7, #24]
 8009172:	e841 2300 	strex	r3, r2, [r1]
 8009176:	613b      	str	r3, [r7, #16]
   return(result);
 8009178:	693b      	ldr	r3, [r7, #16]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1e5      	bne.n	800914a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2220      	movs	r2, #32
 8009182:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009186:	bf00      	nop
 8009188:	373c      	adds	r7, #60	@ 0x3c
 800918a:	46bd      	mov	sp, r7
 800918c:	bc80      	pop	{r7}
 800918e:	4770      	bx	lr

08009190 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009190:	b480      	push	{r7}
 8009192:	b095      	sub	sp, #84	@ 0x54
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800919e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091a0:	e853 3f00 	ldrex	r3, [r3]
 80091a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80091a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80091b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80091bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80091be:	e841 2300 	strex	r3, r2, [r1]
 80091c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80091c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1e6      	bne.n	8009198 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	3308      	adds	r3, #8
 80091d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d2:	6a3b      	ldr	r3, [r7, #32]
 80091d4:	e853 3f00 	ldrex	r3, [r3]
 80091d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80091e0:	f023 0301 	bic.w	r3, r3, #1
 80091e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	3308      	adds	r3, #8
 80091ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80091f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091f6:	e841 2300 	strex	r3, r2, [r1]
 80091fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80091fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1e3      	bne.n	80091ca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009206:	2b01      	cmp	r3, #1
 8009208:	d118      	bne.n	800923c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	e853 3f00 	ldrex	r3, [r3]
 8009216:	60bb      	str	r3, [r7, #8]
   return(result);
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	f023 0310 	bic.w	r3, r3, #16
 800921e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	461a      	mov	r2, r3
 8009226:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009228:	61bb      	str	r3, [r7, #24]
 800922a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922c:	6979      	ldr	r1, [r7, #20]
 800922e:	69ba      	ldr	r2, [r7, #24]
 8009230:	e841 2300 	strex	r3, r2, [r1]
 8009234:	613b      	str	r3, [r7, #16]
   return(result);
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d1e6      	bne.n	800920a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2220      	movs	r2, #32
 8009240:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2200      	movs	r2, #0
 8009248:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2200      	movs	r2, #0
 800924e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009250:	bf00      	nop
 8009252:	3754      	adds	r7, #84	@ 0x54
 8009254:	46bd      	mov	sp, r7
 8009256:	bc80      	pop	{r7}
 8009258:	4770      	bx	lr

0800925a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b090      	sub	sp, #64	@ 0x40
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009266:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f003 0320 	and.w	r3, r3, #32
 8009272:	2b00      	cmp	r3, #0
 8009274:	d137      	bne.n	80092e6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8009276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009278:	2200      	movs	r2, #0
 800927a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800927e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	3308      	adds	r3, #8
 8009284:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	623b      	str	r3, [r7, #32]
   return(result);
 800928e:	6a3b      	ldr	r3, [r7, #32]
 8009290:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009294:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	3308      	adds	r3, #8
 800929c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800929e:	633a      	str	r2, [r7, #48]	@ 0x30
 80092a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092a6:	e841 2300 	strex	r3, r2, [r1]
 80092aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1e5      	bne.n	800927e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80092b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	e853 3f00 	ldrex	r3, [r3]
 80092be:	60fb      	str	r3, [r7, #12]
   return(result);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80092c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	461a      	mov	r2, r3
 80092ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d0:	61fb      	str	r3, [r7, #28]
 80092d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d4:	69b9      	ldr	r1, [r7, #24]
 80092d6:	69fa      	ldr	r2, [r7, #28]
 80092d8:	e841 2300 	strex	r3, r2, [r1]
 80092dc:	617b      	str	r3, [r7, #20]
   return(result);
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1e6      	bne.n	80092b2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80092e4:	e002      	b.n	80092ec <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80092e6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80092e8:	f7f9 fd00 	bl	8002cec <HAL_UART_TxCpltCallback>
}
 80092ec:	bf00      	nop
 80092ee:	3740      	adds	r7, #64	@ 0x40
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009300:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009302:	68f8      	ldr	r0, [r7, #12]
 8009304:	f7ff f994 	bl	8008630 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009308:	bf00      	nop
 800930a:	3710      	adds	r7, #16
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b086      	sub	sp, #24
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800931c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009324:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800932c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	689b      	ldr	r3, [r3, #8]
 8009334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009338:	2b80      	cmp	r3, #128	@ 0x80
 800933a:	d109      	bne.n	8009350 <UART_DMAError+0x40>
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	2b21      	cmp	r3, #33	@ 0x21
 8009340:	d106      	bne.n	8009350 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	2200      	movs	r2, #0
 8009346:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800934a:	6978      	ldr	r0, [r7, #20]
 800934c:	f7ff fee0 	bl	8009110 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800935a:	2b40      	cmp	r3, #64	@ 0x40
 800935c:	d109      	bne.n	8009372 <UART_DMAError+0x62>
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	2b22      	cmp	r3, #34	@ 0x22
 8009362:	d106      	bne.n	8009372 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	2200      	movs	r2, #0
 8009368:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800936c:	6978      	ldr	r0, [r7, #20]
 800936e:	f7ff ff0f 	bl	8009190 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009378:	f043 0210 	orr.w	r2, r3, #16
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009382:	6978      	ldr	r0, [r7, #20]
 8009384:	f7ff f95d 	bl	8008642 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009388:	bf00      	nop
 800938a:	3718      	adds	r7, #24
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800939c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2200      	movs	r2, #0
 80093a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f7ff f947 	bl	8008642 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093b4:	bf00      	nop
 80093b6:	3710      	adds	r7, #16
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b088      	sub	sp, #32
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	e853 3f00 	ldrex	r3, [r3]
 80093d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093d8:	61fb      	str	r3, [r7, #28]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	461a      	mov	r2, r3
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	61bb      	str	r3, [r7, #24]
 80093e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e6:	6979      	ldr	r1, [r7, #20]
 80093e8:	69ba      	ldr	r2, [r7, #24]
 80093ea:	e841 2300 	strex	r3, r2, [r1]
 80093ee:	613b      	str	r3, [r7, #16]
   return(result);
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d1e6      	bne.n	80093c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2220      	movs	r2, #32
 80093fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f7f9 fc71 	bl	8002cec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800940a:	bf00      	nop
 800940c:	3720      	adds	r7, #32
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
	...

08009414 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b09c      	sub	sp, #112	@ 0x70
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009422:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800942c:	2b22      	cmp	r3, #34	@ 0x22
 800942e:	f040 80be 	bne.w	80095ae <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009438:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800943c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009440:	b2d9      	uxtb	r1, r3
 8009442:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009446:	b2da      	uxtb	r2, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800944c:	400a      	ands	r2, r1
 800944e:	b2d2      	uxtb	r2, r2
 8009450:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009456:	1c5a      	adds	r2, r3, #1
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009462:	b29b      	uxth	r3, r3
 8009464:	3b01      	subs	r3, #1
 8009466:	b29a      	uxth	r2, r3
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009474:	b29b      	uxth	r3, r3
 8009476:	2b00      	cmp	r3, #0
 8009478:	f040 80a1 	bne.w	80095be <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009484:	e853 3f00 	ldrex	r3, [r3]
 8009488:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800948a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800948c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009490:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	461a      	mov	r2, r3
 8009498:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800949a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800949c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094a2:	e841 2300 	strex	r3, r2, [r1]
 80094a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d1e6      	bne.n	800947c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	3308      	adds	r3, #8
 80094b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b8:	e853 3f00 	ldrex	r3, [r3]
 80094bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094c0:	f023 0301 	bic.w	r3, r3, #1
 80094c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	3308      	adds	r3, #8
 80094cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80094ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80094d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094d6:	e841 2300 	strex	r3, r2, [r1]
 80094da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1e5      	bne.n	80094ae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2220      	movs	r2, #32
 80094e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2200      	movs	r2, #0
 80094f4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a33      	ldr	r2, [pc, #204]	@ (80095c8 <UART_RxISR_8BIT+0x1b4>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d01f      	beq.n	8009540 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800950a:	2b00      	cmp	r3, #0
 800950c:	d018      	beq.n	8009540 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009516:	e853 3f00 	ldrex	r3, [r3]
 800951a:	623b      	str	r3, [r7, #32]
   return(result);
 800951c:	6a3b      	ldr	r3, [r7, #32]
 800951e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009522:	663b      	str	r3, [r7, #96]	@ 0x60
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	461a      	mov	r2, r3
 800952a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800952c:	633b      	str	r3, [r7, #48]	@ 0x30
 800952e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009530:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009534:	e841 2300 	strex	r3, r2, [r1]
 8009538:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800953a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800953c:	2b00      	cmp	r3, #0
 800953e:	d1e6      	bne.n	800950e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009544:	2b01      	cmp	r3, #1
 8009546:	d12e      	bne.n	80095a6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	e853 3f00 	ldrex	r3, [r3]
 800955a:	60fb      	str	r3, [r7, #12]
   return(result);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f023 0310 	bic.w	r3, r3, #16
 8009562:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	461a      	mov	r2, r3
 800956a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800956c:	61fb      	str	r3, [r7, #28]
 800956e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009570:	69b9      	ldr	r1, [r7, #24]
 8009572:	69fa      	ldr	r2, [r7, #28]
 8009574:	e841 2300 	strex	r3, r2, [r1]
 8009578:	617b      	str	r3, [r7, #20]
   return(result);
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d1e6      	bne.n	800954e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	69db      	ldr	r3, [r3, #28]
 8009586:	f003 0310 	and.w	r3, r3, #16
 800958a:	2b10      	cmp	r3, #16
 800958c:	d103      	bne.n	8009596 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2210      	movs	r2, #16
 8009594:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800959c:	4619      	mov	r1, r3
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f7ff f858 	bl	8008654 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095a4:	e00b      	b.n	80095be <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f7f9 fbb6 	bl	8002d18 <HAL_UART_RxCpltCallback>
}
 80095ac:	e007      	b.n	80095be <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	699a      	ldr	r2, [r3, #24]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f042 0208 	orr.w	r2, r2, #8
 80095bc:	619a      	str	r2, [r3, #24]
}
 80095be:	bf00      	nop
 80095c0:	3770      	adds	r7, #112	@ 0x70
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	40008000 	.word	0x40008000

080095cc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b09c      	sub	sp, #112	@ 0x70
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80095da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80095e4:	2b22      	cmp	r3, #34	@ 0x22
 80095e6:	f040 80be 	bne.w	8009766 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80095fa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80095fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009602:	4013      	ands	r3, r2
 8009604:	b29a      	uxth	r2, r3
 8009606:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009608:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800960e:	1c9a      	adds	r2, r3, #2
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800961a:	b29b      	uxth	r3, r3
 800961c:	3b01      	subs	r3, #1
 800961e:	b29a      	uxth	r2, r3
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800962c:	b29b      	uxth	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	f040 80a1 	bne.w	8009776 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800963c:	e853 3f00 	ldrex	r3, [r3]
 8009640:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009644:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009648:	667b      	str	r3, [r7, #100]	@ 0x64
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009652:	657b      	str	r3, [r7, #84]	@ 0x54
 8009654:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009656:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009658:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800965a:	e841 2300 	strex	r3, r2, [r1]
 800965e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1e6      	bne.n	8009634 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3308      	adds	r3, #8
 800966c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800966e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009670:	e853 3f00 	ldrex	r3, [r3]
 8009674:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009678:	f023 0301 	bic.w	r3, r3, #1
 800967c:	663b      	str	r3, [r7, #96]	@ 0x60
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	3308      	adds	r3, #8
 8009684:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009686:	643a      	str	r2, [r7, #64]	@ 0x40
 8009688:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800968c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800968e:	e841 2300 	strex	r3, r2, [r1]
 8009692:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1e5      	bne.n	8009666 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2220      	movs	r2, #32
 800969e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2200      	movs	r2, #0
 80096a6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2200      	movs	r2, #0
 80096ac:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4a33      	ldr	r2, [pc, #204]	@ (8009780 <UART_RxISR_16BIT+0x1b4>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d01f      	beq.n	80096f8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d018      	beq.n	80096f8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096cc:	6a3b      	ldr	r3, [r7, #32]
 80096ce:	e853 3f00 	ldrex	r3, [r3]
 80096d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80096d4:	69fb      	ldr	r3, [r7, #28]
 80096d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	461a      	mov	r2, r3
 80096e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096ec:	e841 2300 	strex	r3, r2, [r1]
 80096f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1e6      	bne.n	80096c6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d12e      	bne.n	800975e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2200      	movs	r2, #0
 8009704:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	e853 3f00 	ldrex	r3, [r3]
 8009712:	60bb      	str	r3, [r7, #8]
   return(result);
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	f023 0310 	bic.w	r3, r3, #16
 800971a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	461a      	mov	r2, r3
 8009722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009724:	61bb      	str	r3, [r7, #24]
 8009726:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009728:	6979      	ldr	r1, [r7, #20]
 800972a:	69ba      	ldr	r2, [r7, #24]
 800972c:	e841 2300 	strex	r3, r2, [r1]
 8009730:	613b      	str	r3, [r7, #16]
   return(result);
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d1e6      	bne.n	8009706 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	69db      	ldr	r3, [r3, #28]
 800973e:	f003 0310 	and.w	r3, r3, #16
 8009742:	2b10      	cmp	r3, #16
 8009744:	d103      	bne.n	800974e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2210      	movs	r2, #16
 800974c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009754:	4619      	mov	r1, r3
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f7fe ff7c 	bl	8008654 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800975c:	e00b      	b.n	8009776 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f7f9 fada 	bl	8002d18 <HAL_UART_RxCpltCallback>
}
 8009764:	e007      	b.n	8009776 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	699a      	ldr	r2, [r3, #24]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f042 0208 	orr.w	r2, r2, #8
 8009774:	619a      	str	r2, [r3, #24]
}
 8009776:	bf00      	nop
 8009778:	3770      	adds	r7, #112	@ 0x70
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	40008000 	.word	0x40008000

08009784 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b0ac      	sub	sp, #176	@ 0xb0
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009792:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	69db      	ldr	r3, [r3, #28]
 800979c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097ba:	2b22      	cmp	r3, #34	@ 0x22
 80097bc:	f040 8182 	bne.w	8009ac4 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80097c6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097ca:	e125      	b.n	8009a18 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80097d6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80097da:	b2d9      	uxtb	r1, r3
 80097dc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80097e0:	b2da      	uxtb	r2, r3
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097e6:	400a      	ands	r2, r1
 80097e8:	b2d2      	uxtb	r2, r2
 80097ea:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097f0:	1c5a      	adds	r2, r3, #1
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097fc:	b29b      	uxth	r3, r3
 80097fe:	3b01      	subs	r3, #1
 8009800:	b29a      	uxth	r2, r3
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	69db      	ldr	r3, [r3, #28]
 800980e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009812:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009816:	f003 0307 	and.w	r3, r3, #7
 800981a:	2b00      	cmp	r3, #0
 800981c:	d053      	beq.n	80098c6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800981e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009822:	f003 0301 	and.w	r3, r3, #1
 8009826:	2b00      	cmp	r3, #0
 8009828:	d011      	beq.n	800984e <UART_RxISR_8BIT_FIFOEN+0xca>
 800982a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800982e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009832:	2b00      	cmp	r3, #0
 8009834:	d00b      	beq.n	800984e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	2201      	movs	r2, #1
 800983c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009844:	f043 0201 	orr.w	r2, r3, #1
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800984e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009852:	f003 0302 	and.w	r3, r3, #2
 8009856:	2b00      	cmp	r3, #0
 8009858:	d011      	beq.n	800987e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800985a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00b      	beq.n	800987e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2202      	movs	r2, #2
 800986c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009874:	f043 0204 	orr.w	r2, r3, #4
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800987e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009882:	f003 0304 	and.w	r3, r3, #4
 8009886:	2b00      	cmp	r3, #0
 8009888:	d011      	beq.n	80098ae <UART_RxISR_8BIT_FIFOEN+0x12a>
 800988a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800988e:	f003 0301 	and.w	r3, r3, #1
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00b      	beq.n	80098ae <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2204      	movs	r2, #4
 800989c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098a4:	f043 0202 	orr.w	r2, r3, #2
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d006      	beq.n	80098c6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f7fe fec2 	bl	8008642 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	f040 80a2 	bne.w	8009a18 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80098dc:	e853 3f00 	ldrex	r3, [r3]
 80098e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80098e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	461a      	mov	r2, r3
 80098f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80098f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80098f8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80098fc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009904:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e4      	bne.n	80098d4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	3308      	adds	r3, #8
 8009910:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800991a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800991c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009920:	f023 0301 	bic.w	r3, r3, #1
 8009924:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	3308      	adds	r3, #8
 800992e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009932:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009934:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009936:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009938:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800993a:	e841 2300 	strex	r3, r2, [r1]
 800993e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009940:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1e1      	bne.n	800990a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2220      	movs	r2, #32
 800994a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a5f      	ldr	r2, [pc, #380]	@ (8009adc <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d021      	beq.n	80099a8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800996e:	2b00      	cmp	r3, #0
 8009970:	d01a      	beq.n	80099a8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009978:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800997a:	e853 3f00 	ldrex	r3, [r3]
 800997e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009980:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009982:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009986:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	461a      	mov	r2, r3
 8009990:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009994:	657b      	str	r3, [r7, #84]	@ 0x54
 8009996:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009998:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800999a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800999c:	e841 2300 	strex	r3, r2, [r1]
 80099a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80099a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d1e4      	bne.n	8009972 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d130      	bne.n	8009a12 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099be:	e853 3f00 	ldrex	r3, [r3]
 80099c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c6:	f023 0310 	bic.w	r3, r3, #16
 80099ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	461a      	mov	r2, r3
 80099d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80099da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80099de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80099e0:	e841 2300 	strex	r3, r2, [r1]
 80099e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80099e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d1e4      	bne.n	80099b6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	69db      	ldr	r3, [r3, #28]
 80099f2:	f003 0310 	and.w	r3, r3, #16
 80099f6:	2b10      	cmp	r3, #16
 80099f8:	d103      	bne.n	8009a02 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2210      	movs	r2, #16
 8009a00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a08:	4619      	mov	r1, r3
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f7fe fe22 	bl	8008654 <HAL_UARTEx_RxEventCallback>
 8009a10:	e002      	b.n	8009a18 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f7f9 f980 	bl	8002d18 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a18:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d006      	beq.n	8009a2e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8009a20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a24:	f003 0320 	and.w	r3, r3, #32
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	f47f aecf 	bne.w	80097cc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a34:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009a38:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d049      	beq.n	8009ad4 <UART_RxISR_8BIT_FIFOEN+0x350>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a46:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d242      	bcs.n	8009ad4 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	3308      	adds	r3, #8
 8009a54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	e853 3f00 	ldrex	r3, [r3]
 8009a5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	3308      	adds	r3, #8
 8009a6e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009a72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a7a:	e841 2300 	strex	r3, r2, [r1]
 8009a7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1e3      	bne.n	8009a4e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	4a15      	ldr	r2, [pc, #84]	@ (8009ae0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009a8a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	e853 3f00 	ldrex	r3, [r3]
 8009a98:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	f043 0320 	orr.w	r3, r3, #32
 8009aa0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009aae:	61bb      	str	r3, [r7, #24]
 8009ab0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab2:	6979      	ldr	r1, [r7, #20]
 8009ab4:	69ba      	ldr	r2, [r7, #24]
 8009ab6:	e841 2300 	strex	r3, r2, [r1]
 8009aba:	613b      	str	r3, [r7, #16]
   return(result);
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1e4      	bne.n	8009a8c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ac2:	e007      	b.n	8009ad4 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	699a      	ldr	r2, [r3, #24]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f042 0208 	orr.w	r2, r2, #8
 8009ad2:	619a      	str	r2, [r3, #24]
}
 8009ad4:	bf00      	nop
 8009ad6:	37b0      	adds	r7, #176	@ 0xb0
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}
 8009adc:	40008000 	.word	0x40008000
 8009ae0:	08009415 	.word	0x08009415

08009ae4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b0ae      	sub	sp, #184	@ 0xb8
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009af2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	69db      	ldr	r3, [r3, #28]
 8009afc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b1a:	2b22      	cmp	r3, #34	@ 0x22
 8009b1c:	f040 8186 	bne.w	8009e2c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b26:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009b2a:	e129      	b.n	8009d80 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b32:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009b3e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009b42:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009b46:	4013      	ands	r3, r2
 8009b48:	b29a      	uxth	r2, r3
 8009b4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b4e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b54:	1c9a      	adds	r2, r3, #2
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	3b01      	subs	r3, #1
 8009b64:	b29a      	uxth	r2, r3
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	69db      	ldr	r3, [r3, #28]
 8009b72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009b76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009b7a:	f003 0307 	and.w	r3, r3, #7
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d053      	beq.n	8009c2a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009b82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009b86:	f003 0301 	and.w	r3, r3, #1
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d011      	beq.n	8009bb2 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009b8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00b      	beq.n	8009bb2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ba8:	f043 0201 	orr.w	r2, r3, #1
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009bb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bb6:	f003 0302 	and.w	r3, r3, #2
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d011      	beq.n	8009be2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009bbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009bc2:	f003 0301 	and.w	r3, r3, #1
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00b      	beq.n	8009be2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bd8:	f043 0204 	orr.w	r2, r3, #4
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009be2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009be6:	f003 0304 	and.w	r3, r3, #4
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d011      	beq.n	8009c12 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009bee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009bf2:	f003 0301 	and.w	r3, r3, #1
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d00b      	beq.n	8009c12 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2204      	movs	r2, #4
 8009c00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c08:	f043 0202 	orr.w	r2, r3, #2
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d006      	beq.n	8009c2a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f7fe fd10 	bl	8008642 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	f040 80a4 	bne.w	8009d80 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c40:	e853 3f00 	ldrex	r3, [r3]
 8009c44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009c46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	461a      	mov	r2, r3
 8009c56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009c62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009c66:	e841 2300 	strex	r3, r2, [r1]
 8009c6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009c6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1e2      	bne.n	8009c38 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	3308      	adds	r3, #8
 8009c78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c7c:	e853 3f00 	ldrex	r3, [r3]
 8009c80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009c82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c88:	f023 0301 	bic.w	r3, r3, #1
 8009c8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	3308      	adds	r3, #8
 8009c96:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009c9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009ca0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009ca2:	e841 2300 	strex	r3, r2, [r1]
 8009ca6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009ca8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d1e1      	bne.n	8009c72 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2220      	movs	r2, #32
 8009cb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a5f      	ldr	r2, [pc, #380]	@ (8009e44 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d021      	beq.n	8009d10 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d01a      	beq.n	8009d10 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ce2:	e853 3f00 	ldrex	r3, [r3]
 8009ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009cee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009cfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cfe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d04:	e841 2300 	strex	r3, r2, [r1]
 8009d08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d1e4      	bne.n	8009cda <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d130      	bne.n	8009d7a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d26:	e853 3f00 	ldrex	r3, [r3]
 8009d2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d2e:	f023 0310 	bic.w	r3, r3, #16
 8009d32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d48:	e841 2300 	strex	r3, r2, [r1]
 8009d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1e4      	bne.n	8009d1e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	69db      	ldr	r3, [r3, #28]
 8009d5a:	f003 0310 	and.w	r3, r3, #16
 8009d5e:	2b10      	cmp	r3, #16
 8009d60:	d103      	bne.n	8009d6a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	2210      	movs	r2, #16
 8009d68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d70:	4619      	mov	r1, r3
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f7fe fc6e 	bl	8008654 <HAL_UARTEx_RxEventCallback>
 8009d78:	e002      	b.n	8009d80 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f7f8 ffcc 	bl	8002d18 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009d80:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d006      	beq.n	8009d96 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8009d88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d8c:	f003 0320 	and.w	r3, r3, #32
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f47f aecb 	bne.w	8009b2c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d9c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009da0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d049      	beq.n	8009e3c <UART_RxISR_16BIT_FIFOEN+0x358>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009dae:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d242      	bcs.n	8009e3c <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	3308      	adds	r3, #8
 8009dbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc0:	e853 3f00 	ldrex	r3, [r3]
 8009dc4:	623b      	str	r3, [r7, #32]
   return(result);
 8009dc6:	6a3b      	ldr	r3, [r7, #32]
 8009dc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	3308      	adds	r3, #8
 8009dd6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009dda:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009de2:	e841 2300 	strex	r3, r2, [r1]
 8009de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1e3      	bne.n	8009db6 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	4a15      	ldr	r2, [pc, #84]	@ (8009e48 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009df2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	e853 3f00 	ldrex	r3, [r3]
 8009e00:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f043 0320 	orr.w	r3, r3, #32
 8009e08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	461a      	mov	r2, r3
 8009e12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e16:	61fb      	str	r3, [r7, #28]
 8009e18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1a:	69b9      	ldr	r1, [r7, #24]
 8009e1c:	69fa      	ldr	r2, [r7, #28]
 8009e1e:	e841 2300 	strex	r3, r2, [r1]
 8009e22:	617b      	str	r3, [r7, #20]
   return(result);
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d1e4      	bne.n	8009df4 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e2a:	e007      	b.n	8009e3c <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	699a      	ldr	r2, [r3, #24]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f042 0208 	orr.w	r2, r2, #8
 8009e3a:	619a      	str	r2, [r3, #24]
}
 8009e3c:	bf00      	nop
 8009e3e:	37b8      	adds	r7, #184	@ 0xb8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	40008000 	.word	0x40008000
 8009e48:	080095cd 	.word	0x080095cd

08009e4c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	b083      	sub	sp, #12
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009e54:	bf00      	nop
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bc80      	pop	{r7}
 8009e5c:	4770      	bx	lr

08009e5e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009e5e:	b480      	push	{r7}
 8009e60:	b083      	sub	sp, #12
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009e66:	bf00      	nop
 8009e68:	370c      	adds	r7, #12
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bc80      	pop	{r7}
 8009e6e:	4770      	bx	lr

08009e70 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009e78:	bf00      	nop
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bc80      	pop	{r7}
 8009e80:	4770      	bx	lr

08009e82 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009e82:	b580      	push	{r7, lr}
 8009e84:	b088      	sub	sp, #32
 8009e86:	af02      	add	r7, sp, #8
 8009e88:	60f8      	str	r0, [r7, #12]
 8009e8a:	1d3b      	adds	r3, r7, #4
 8009e8c:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8009e90:	2300      	movs	r3, #0
 8009e92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d101      	bne.n	8009ea2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8009e9e:	2302      	movs	r3, #2
 8009ea0:	e046      	b.n	8009f30 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2224      	movs	r2, #36	@ 0x24
 8009eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f022 0201 	bic.w	r2, r2, #1
 8009ec0:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	430a      	orrs	r2, r1
 8009ed4:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d105      	bne.n	8009ee8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8009edc:	1d3b      	adds	r3, r7, #4
 8009ede:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009ee2:	68f8      	ldr	r0, [r7, #12]
 8009ee4:	f000 f90e 	bl	800a104 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f042 0201 	orr.w	r2, r2, #1
 8009ef6:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ef8:	f7f8 f930 	bl	800215c <HAL_GetTick>
 8009efc:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009efe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009f0c:	68f8      	ldr	r0, [r7, #12]
 8009f0e:	f7fe ff10 	bl	8008d32 <UART_WaitOnFlagUntilTimeout>
 8009f12:	4603      	mov	r3, r0
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d002      	beq.n	8009f1e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8009f18:	2303      	movs	r3, #3
 8009f1a:	75fb      	strb	r3, [r7, #23]
 8009f1c:	e003      	b.n	8009f26 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	2220      	movs	r2, #32
 8009f22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 8009f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3718      	adds	r7, #24
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b089      	sub	sp, #36	@ 0x24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d101      	bne.n	8009f4e <HAL_UARTEx_EnableStopMode+0x16>
 8009f4a:	2302      	movs	r3, #2
 8009f4c:	e021      	b.n	8009f92 <HAL_UARTEx_EnableStopMode+0x5a>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	e853 3f00 	ldrex	r3, [r3]
 8009f62:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	f043 0302 	orr.w	r3, r3, #2
 8009f6a:	61fb      	str	r3, [r7, #28]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	461a      	mov	r2, r3
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	61bb      	str	r3, [r7, #24]
 8009f76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f78:	6979      	ldr	r1, [r7, #20]
 8009f7a:	69ba      	ldr	r2, [r7, #24]
 8009f7c:	e841 2300 	strex	r3, r2, [r1]
 8009f80:	613b      	str	r3, [r7, #16]
   return(result);
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d1e6      	bne.n	8009f56 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f90:	2300      	movs	r3, #0
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3724      	adds	r7, #36	@ 0x24
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bc80      	pop	{r7}
 8009f9a:	4770      	bx	lr

08009f9c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b085      	sub	sp, #20
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d101      	bne.n	8009fb2 <HAL_UARTEx_DisableFifoMode+0x16>
 8009fae:	2302      	movs	r3, #2
 8009fb0:	e027      	b.n	800a002 <HAL_UARTEx_DisableFifoMode+0x66>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2224      	movs	r2, #36	@ 0x24
 8009fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	681a      	ldr	r2, [r3, #0]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f022 0201 	bic.w	r2, r2, #1
 8009fd8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009fe0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	68fa      	ldr	r2, [r7, #12]
 8009fee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2220      	movs	r2, #32
 8009ff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	3714      	adds	r7, #20
 800a006:	46bd      	mov	sp, r7
 800a008:	bc80      	pop	{r7}
 800a00a:	4770      	bx	lr

0800a00c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b084      	sub	sp, #16
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d101      	bne.n	800a024 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a020:	2302      	movs	r3, #2
 800a022:	e02d      	b.n	800a080 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2201      	movs	r2, #1
 800a028:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2224      	movs	r2, #36	@ 0x24
 800a030:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f022 0201 	bic.w	r2, r2, #1
 800a04a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	689b      	ldr	r3, [r3, #8]
 800a052:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	683a      	ldr	r2, [r7, #0]
 800a05c:	430a      	orrs	r2, r1
 800a05e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f000 f871 	bl	800a148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	68fa      	ldr	r2, [r7, #12]
 800a06c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2220      	movs	r2, #32
 800a072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d101      	bne.n	800a0a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a09c:	2302      	movs	r3, #2
 800a09e:	e02d      	b.n	800a0fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2224      	movs	r2, #36	@ 0x24
 800a0ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	681a      	ldr	r2, [r3, #0]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f022 0201 	bic.w	r2, r2, #1
 800a0c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	683a      	ldr	r2, [r7, #0]
 800a0d8:	430a      	orrs	r2, r1
 800a0da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f000 f833 	bl	800a148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	68fa      	ldr	r2, [r7, #12]
 800a0e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0fa:	2300      	movs	r3, #0
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3710      	adds	r7, #16
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}

0800a104 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a104:	b480      	push	{r7}
 800a106:	b085      	sub	sp, #20
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	1d3b      	adds	r3, r7, #4
 800a10e:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	f023 0210 	bic.w	r2, r3, #16
 800a11c:	893b      	ldrh	r3, [r7, #8]
 800a11e:	4619      	mov	r1, r3
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	430a      	orrs	r2, r1
 800a126:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a132:	7abb      	ldrb	r3, [r7, #10]
 800a134:	061a      	lsls	r2, r3, #24
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	430a      	orrs	r2, r1
 800a13c:	605a      	str	r2, [r3, #4]
}
 800a13e:	bf00      	nop
 800a140:	3714      	adds	r7, #20
 800a142:	46bd      	mov	sp, r7
 800a144:	bc80      	pop	{r7}
 800a146:	4770      	bx	lr

0800a148 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a154:	2b00      	cmp	r3, #0
 800a156:	d108      	bne.n	800a16a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a168:	e031      	b.n	800a1ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a16a:	2308      	movs	r3, #8
 800a16c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a16e:	2308      	movs	r3, #8
 800a170:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	689b      	ldr	r3, [r3, #8]
 800a178:	0e5b      	lsrs	r3, r3, #25
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	f003 0307 	and.w	r3, r3, #7
 800a180:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	689b      	ldr	r3, [r3, #8]
 800a188:	0f5b      	lsrs	r3, r3, #29
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	f003 0307 	and.w	r3, r3, #7
 800a190:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a192:	7bbb      	ldrb	r3, [r7, #14]
 800a194:	7b3a      	ldrb	r2, [r7, #12]
 800a196:	4910      	ldr	r1, [pc, #64]	@ (800a1d8 <UARTEx_SetNbDataToProcess+0x90>)
 800a198:	5c8a      	ldrb	r2, [r1, r2]
 800a19a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a19e:	7b3a      	ldrb	r2, [r7, #12]
 800a1a0:	490e      	ldr	r1, [pc, #56]	@ (800a1dc <UARTEx_SetNbDataToProcess+0x94>)
 800a1a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1a8:	b29a      	uxth	r2, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1b0:	7bfb      	ldrb	r3, [r7, #15]
 800a1b2:	7b7a      	ldrb	r2, [r7, #13]
 800a1b4:	4908      	ldr	r1, [pc, #32]	@ (800a1d8 <UARTEx_SetNbDataToProcess+0x90>)
 800a1b6:	5c8a      	ldrb	r2, [r1, r2]
 800a1b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1bc:	7b7a      	ldrb	r2, [r7, #13]
 800a1be:	4907      	ldr	r1, [pc, #28]	@ (800a1dc <UARTEx_SetNbDataToProcess+0x94>)
 800a1c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1c2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1c6:	b29a      	uxth	r2, r3
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1ce:	bf00      	nop
 800a1d0:	3714      	adds	r7, #20
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bc80      	pop	{r7}
 800a1d6:	4770      	bx	lr
 800a1d8:	0801fba0 	.word	0x0801fba0
 800a1dc:	0801fba8 	.word	0x0801fba8

0800a1e0 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a1e4:	f7f7 fe56 	bl	8001e94 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a1e8:	f000 f820 	bl	800a22c <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a1ec:	bf00      	nop
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f8:	f014 f828 	bl	801e24c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a1fc:	bf00      	nop
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a200:	b480      	push	{r7}
 800a202:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a204:	f3bf 8f4f 	dsb	sy
}
 800a208:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a20a:	4b06      	ldr	r3, [pc, #24]	@ (800a224 <__NVIC_SystemReset+0x24>)
 800a20c:	68db      	ldr	r3, [r3, #12]
 800a20e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a212:	4904      	ldr	r1, [pc, #16]	@ (800a224 <__NVIC_SystemReset+0x24>)
 800a214:	4b04      	ldr	r3, [pc, #16]	@ (800a228 <__NVIC_SystemReset+0x28>)
 800a216:	4313      	orrs	r3, r2
 800a218:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a21a:	f3bf 8f4f 	dsb	sy
}
 800a21e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a220:	bf00      	nop
 800a222:	e7fd      	b.n	800a220 <__NVIC_SystemReset+0x20>
 800a224:	e000ed00 	.word	0xe000ed00
 800a228:	05fa0004 	.word	0x05fa0004

0800a22c <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b086      	sub	sp, #24
 800a230:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a232:	2300      	movs	r3, #0
 800a234:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a236:	2300      	movs	r3, #0
 800a238:	9302      	str	r3, [sp, #8]
 800a23a:	2303      	movs	r3, #3
 800a23c:	9301      	str	r3, [sp, #4]
 800a23e:	2301      	movs	r3, #1
 800a240:	9300      	str	r3, [sp, #0]
 800a242:	4b59      	ldr	r3, [pc, #356]	@ (800a3a8 <LoRaWAN_Init+0x17c>)
 800a244:	2200      	movs	r2, #0
 800a246:	2100      	movs	r1, #0
 800a248:	2002      	movs	r0, #2
 800a24a:	f014 fc4b 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a24e:	2301      	movs	r3, #1
 800a250:	9302      	str	r3, [sp, #8]
 800a252:	2306      	movs	r3, #6
 800a254:	9301      	str	r3, [sp, #4]
 800a256:	2302      	movs	r3, #2
 800a258:	9300      	str	r3, [sp, #0]
 800a25a:	4b54      	ldr	r3, [pc, #336]	@ (800a3ac <LoRaWAN_Init+0x180>)
 800a25c:	2200      	movs	r2, #0
 800a25e:	2100      	movs	r1, #0
 800a260:	2002      	movs	r0, #2
 800a262:	f014 fc3f 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a266:	2301      	movs	r3, #1
 800a268:	9302      	str	r3, [sp, #8]
 800a26a:	2303      	movs	r3, #3
 800a26c:	9301      	str	r3, [sp, #4]
 800a26e:	2301      	movs	r3, #1
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	4b4f      	ldr	r3, [pc, #316]	@ (800a3b0 <LoRaWAN_Init+0x184>)
 800a274:	2200      	movs	r2, #0
 800a276:	2100      	movs	r1, #0
 800a278:	2002      	movs	r0, #2
 800a27a:	f014 fc33 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a27e:	1d3b      	adds	r3, r7, #4
 800a280:	4619      	mov	r1, r3
 800a282:	2000      	movs	r0, #0
 800a284:	f003 fa5a 	bl	800d73c <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	0e1b      	lsrs	r3, r3, #24
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	461a      	mov	r2, r3
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	0c1b      	lsrs	r3, r3, #16
 800a294:	b2db      	uxtb	r3, r3
 800a296:	4619      	mov	r1, r3
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	0a1b      	lsrs	r3, r3, #8
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	9302      	str	r3, [sp, #8]
 800a2a0:	9101      	str	r1, [sp, #4]
 800a2a2:	9200      	str	r2, [sp, #0]
 800a2a4:	4b43      	ldr	r3, [pc, #268]	@ (800a3b4 <LoRaWAN_Init+0x188>)
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	2100      	movs	r1, #0
 800a2aa:	2002      	movs	r0, #2
 800a2ac:	f014 fc1a 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a2b0:	1d3b      	adds	r3, r7, #4
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	2001      	movs	r0, #1
 800a2b6:	f003 fa41 	bl	800d73c <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	0e1b      	lsrs	r3, r3, #24
 800a2be:	b2db      	uxtb	r3, r3
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	0c1b      	lsrs	r3, r3, #16
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	0a1b      	lsrs	r3, r3, #8
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	b2c0      	uxtb	r0, r0
 800a2d4:	9003      	str	r0, [sp, #12]
 800a2d6:	9302      	str	r3, [sp, #8]
 800a2d8:	9101      	str	r1, [sp, #4]
 800a2da:	9200      	str	r2, [sp, #0]
 800a2dc:	4b36      	ldr	r3, [pc, #216]	@ (800a3b8 <LoRaWAN_Init+0x18c>)
 800a2de:	2200      	movs	r2, #0
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	2002      	movs	r0, #2
 800a2e4:	f014 fbfe 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	9300      	str	r3, [sp, #0]
 800a2ec:	4b33      	ldr	r3, [pc, #204]	@ (800a3bc <LoRaWAN_Init+0x190>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a2f4:	4832      	ldr	r0, [pc, #200]	@ (800a3c0 <LoRaWAN_Init+0x194>)
 800a2f6:	f014 f947 	bl	801e588 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	9300      	str	r3, [sp, #0]
 800a2fe:	4b31      	ldr	r3, [pc, #196]	@ (800a3c4 <LoRaWAN_Init+0x198>)
 800a300:	2200      	movs	r2, #0
 800a302:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a306:	4830      	ldr	r0, [pc, #192]	@ (800a3c8 <LoRaWAN_Init+0x19c>)
 800a308:	f014 f93e 	bl	801e588 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a30c:	2300      	movs	r3, #0
 800a30e:	9300      	str	r3, [sp, #0]
 800a310:	4b2e      	ldr	r3, [pc, #184]	@ (800a3cc <LoRaWAN_Init+0x1a0>)
 800a312:	2201      	movs	r2, #1
 800a314:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a318:	482d      	ldr	r0, [pc, #180]	@ (800a3d0 <LoRaWAN_Init+0x1a4>)
 800a31a:	f014 f935 	bl	801e588 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800a31e:	2300      	movs	r3, #0
 800a320:	9300      	str	r3, [sp, #0]
 800a322:	4b2c      	ldr	r3, [pc, #176]	@ (800a3d4 <LoRaWAN_Init+0x1a8>)
 800a324:	2200      	movs	r2, #0
 800a326:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a32a:	482b      	ldr	r0, [pc, #172]	@ (800a3d8 <LoRaWAN_Init+0x1ac>)
 800a32c:	f014 f92c 	bl	801e588 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a330:	4a2a      	ldr	r2, [pc, #168]	@ (800a3dc <LoRaWAN_Init+0x1b0>)
 800a332:	2100      	movs	r1, #0
 800a334:	2001      	movs	r0, #1
 800a336:	f014 f885 	bl	801e444 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a33a:	4a29      	ldr	r2, [pc, #164]	@ (800a3e0 <LoRaWAN_Init+0x1b4>)
 800a33c:	2100      	movs	r1, #0
 800a33e:	2002      	movs	r0, #2
 800a340:	f014 f880 	bl	801e444 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800a344:	4a27      	ldr	r2, [pc, #156]	@ (800a3e4 <LoRaWAN_Init+0x1b8>)
 800a346:	2100      	movs	r1, #0
 800a348:	2004      	movs	r0, #4
 800a34a:	f014 f87b 	bl	801e444 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800a34e:	4a26      	ldr	r2, [pc, #152]	@ (800a3e8 <LoRaWAN_Init+0x1bc>)
 800a350:	2100      	movs	r1, #0
 800a352:	2008      	movs	r0, #8
 800a354:	f014 f876 	bl	801e444 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a358:	f000 fd36 	bl	800adc8 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800a35c:	4923      	ldr	r1, [pc, #140]	@ (800a3ec <LoRaWAN_Init+0x1c0>)
 800a35e:	4824      	ldr	r0, [pc, #144]	@ (800a3f0 <LoRaWAN_Init+0x1c4>)
 800a360:	f002 fa52 	bl	800c808 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a364:	4823      	ldr	r0, [pc, #140]	@ (800a3f4 <LoRaWAN_Init+0x1c8>)
 800a366:	f002 fabd 	bl	800c8e4 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a36a:	4819      	ldr	r0, [pc, #100]	@ (800a3d0 <LoRaWAN_Init+0x1a4>)
 800a36c:	f014 f942 	bl	801e5f4 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800a370:	4b21      	ldr	r3, [pc, #132]	@ (800a3f8 <LoRaWAN_Init+0x1cc>)
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	4a21      	ldr	r2, [pc, #132]	@ (800a3fc <LoRaWAN_Init+0x1d0>)
 800a376:	7812      	ldrb	r2, [r2, #0]
 800a378:	4611      	mov	r1, r2
 800a37a:	4618      	mov	r0, r3
 800a37c:	f002 fc16 	bl	800cbac <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a380:	4b1f      	ldr	r3, [pc, #124]	@ (800a400 <LoRaWAN_Init+0x1d4>)
 800a382:	781b      	ldrb	r3, [r3, #0]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d10b      	bne.n	800a3a0 <LoRaWAN_Init+0x174>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a388:	4b1e      	ldr	r3, [pc, #120]	@ (800a404 <LoRaWAN_Init+0x1d8>)
 800a38a:	6819      	ldr	r1, [r3, #0]
 800a38c:	2300      	movs	r3, #0
 800a38e:	9300      	str	r3, [sp, #0]
 800a390:	4b1d      	ldr	r3, [pc, #116]	@ (800a408 <LoRaWAN_Init+0x1dc>)
 800a392:	2200      	movs	r2, #0
 800a394:	481d      	ldr	r0, [pc, #116]	@ (800a40c <LoRaWAN_Init+0x1e0>)
 800a396:	f014 f8f7 	bl	801e588 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800a39a:	481c      	ldr	r0, [pc, #112]	@ (800a40c <LoRaWAN_Init+0x1e0>)
 800a39c:	f014 f92a 	bl	801e5f4 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a3a0:	bf00      	nop
 800a3a2:	3708      	adds	r7, #8
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}
 800a3a8:	0801f224 	.word	0x0801f224
 800a3ac:	0801f248 	.word	0x0801f248
 800a3b0:	0801f26c 	.word	0x0801f26c
 800a3b4:	0801f290 	.word	0x0801f290
 800a3b8:	0801f2b4 	.word	0x0801f2b4
 800a3bc:	0800a8e9 	.word	0x0800a8e9
 800a3c0:	200007e4 	.word	0x200007e4
 800a3c4:	0800a8fb 	.word	0x0800a8fb
 800a3c8:	200007fc 	.word	0x200007fc
 800a3cc:	0800a90d 	.word	0x0800a90d
 800a3d0:	20000814 	.word	0x20000814
 800a3d4:	0800acc9 	.word	0x0800acc9
 800a3d8:	200006d8 	.word	0x200006d8
 800a3dc:	0800cb41 	.word	0x0800cb41
 800a3e0:	0800a5a9 	.word	0x0800a5a9
 800a3e4:	0800aced 	.word	0x0800aced
 800a3e8:	0800ac49 	.word	0x0800ac49
 800a3ec:	01030000 	.word	0x01030000
 800a3f0:	20000038 	.word	0x20000038
 800a3f4:	20000084 	.word	0x20000084
 800a3f8:	20000034 	.word	0x20000034
 800a3fc:	20000035 	.word	0x20000035
 800a400:	200006bc 	.word	0x200006bc
 800a404:	2000009c 	.word	0x2000009c
 800a408:	0800a8c5 	.word	0x0800a8c5
 800a40c:	200006c0 	.word	0x200006c0

0800a410 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
 800a416:	4603      	mov	r3, r0
 800a418:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800a41a:	88fb      	ldrh	r3, [r7, #6]
 800a41c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a420:	d003      	beq.n	800a42a <HAL_GPIO_EXTI_Callback+0x1a>
 800a422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a426:	d00e      	beq.n	800a446 <HAL_GPIO_EXTI_Callback+0x36>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800a428:	e012      	b.n	800a450 <HAL_GPIO_EXTI_Callback+0x40>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800a42a:	2201      	movs	r2, #1
 800a42c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a430:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a434:	f7fb f810 	bl	8005458 <HAL_GPIO_WritePin>
      UTIL_TIMER_Start(&LedTimer);
 800a438:	4807      	ldr	r0, [pc, #28]	@ (800a458 <HAL_GPIO_EXTI_Callback+0x48>)
 800a43a:	f014 f8db 	bl	801e5f4 <UTIL_TIMER_Start>
      button_pressed = 1;
 800a43e:	4b07      	ldr	r3, [pc, #28]	@ (800a45c <HAL_GPIO_EXTI_Callback+0x4c>)
 800a440:	2201      	movs	r2, #1
 800a442:	701a      	strb	r2, [r3, #0]
      break;
 800a444:	e004      	b.n	800a450 <HAL_GPIO_EXTI_Callback+0x40>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a446:	2100      	movs	r1, #0
 800a448:	2002      	movs	r0, #2
 800a44a:	f014 f81d 	bl	801e488 <UTIL_SEQ_SetTask>
      break;
 800a44e:	bf00      	nop
  }
}
 800a450:	bf00      	nop
 800a452:	3708      	adds	r7, #8
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}
 800a458:	200001e4 	.word	0x200001e4
 800a45c:	200001e1 	.word	0x200001e1

0800a460 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a460:	b5b0      	push	{r4, r5, r7, lr}
 800a462:	b08a      	sub	sp, #40	@ 0x28
 800a464:	af06      	add	r7, sp, #24
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800a46a:	2300      	movs	r3, #0
 800a46c:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	f000 8086 	beq.w	800a582 <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800a476:	4845      	ldr	r0, [pc, #276]	@ (800a58c <OnRxData+0x12c>)
 800a478:	f014 f8bc 	bl	801e5f4 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d05a      	beq.n	800a53a <OnRxData+0xda>
    {
      if (appData != NULL)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d057      	beq.n	800a53a <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	781b      	ldrb	r3, [r3, #0]
 800a48e:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d050      	beq.n	800a53a <OnRxData+0xda>
        {
          switch (appData->Port)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	2b02      	cmp	r3, #2
 800a49e:	d01f      	beq.n	800a4e0 <OnRxData+0x80>
 800a4a0:	2b03      	cmp	r3, #3
 800a4a2:	d145      	bne.n	800a530 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	785b      	ldrb	r3, [r3, #1]
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d143      	bne.n	800a534 <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	781b      	ldrb	r3, [r3, #0]
 800a4b2:	2b02      	cmp	r3, #2
 800a4b4:	d00e      	beq.n	800a4d4 <OnRxData+0x74>
 800a4b6:	2b02      	cmp	r3, #2
 800a4b8:	dc10      	bgt.n	800a4dc <OnRxData+0x7c>
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d002      	beq.n	800a4c4 <OnRxData+0x64>
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d004      	beq.n	800a4cc <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800a4c2:	e00b      	b.n	800a4dc <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800a4c4:	2000      	movs	r0, #0
 800a4c6:	f002 fd25 	bl	800cf14 <LmHandlerRequestClass>
                    break;
 800a4ca:	e008      	b.n	800a4de <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800a4cc:	2001      	movs	r0, #1
 800a4ce:	f002 fd21 	bl	800cf14 <LmHandlerRequestClass>
                    break;
 800a4d2:	e004      	b.n	800a4de <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800a4d4:	2002      	movs	r0, #2
 800a4d6:	f002 fd1d 	bl	800cf14 <LmHandlerRequestClass>
                    break;
 800a4da:	e000      	b.n	800a4de <OnRxData+0x7e>
                    break;
 800a4dc:	bf00      	nop
                }
              }
              break;
 800a4de:	e029      	b.n	800a534 <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	785b      	ldrb	r3, [r3, #1]
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d127      	bne.n	800a538 <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	b2da      	uxtb	r2, r3
 800a4f4:	4b26      	ldr	r3, [pc, #152]	@ (800a590 <OnRxData+0x130>)
 800a4f6:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800a4f8:	4b25      	ldr	r3, [pc, #148]	@ (800a590 <OnRxData+0x130>)
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d10b      	bne.n	800a518 <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800a500:	4b24      	ldr	r3, [pc, #144]	@ (800a594 <OnRxData+0x134>)
 800a502:	2200      	movs	r2, #0
 800a504:	2100      	movs	r1, #0
 800a506:	2003      	movs	r0, #3
 800a508:	f014 faec 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800a50c:	2201      	movs	r2, #1
 800a50e:	2120      	movs	r1, #32
 800a510:	4821      	ldr	r0, [pc, #132]	@ (800a598 <OnRxData+0x138>)
 800a512:	f7fa ffa1 	bl	8005458 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800a516:	e00f      	b.n	800a538 <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800a518:	4b20      	ldr	r3, [pc, #128]	@ (800a59c <OnRxData+0x13c>)
 800a51a:	2200      	movs	r2, #0
 800a51c:	2100      	movs	r1, #0
 800a51e:	2003      	movs	r0, #3
 800a520:	f014 fae0 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800a524:	2200      	movs	r2, #0
 800a526:	2120      	movs	r1, #32
 800a528:	481b      	ldr	r0, [pc, #108]	@ (800a598 <OnRxData+0x138>)
 800a52a:	f7fa ff95 	bl	8005458 <HAL_GPIO_WritePin>
              break;
 800a52e:	e003      	b.n	800a538 <OnRxData+0xd8>

            default:

              break;
 800a530:	bf00      	nop
 800a532:	e002      	b.n	800a53a <OnRxData+0xda>
              break;
 800a534:	bf00      	nop
 800a536:	e000      	b.n	800a53a <OnRxData+0xda>
              break;
 800a538:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	7c1b      	ldrb	r3, [r3, #16]
 800a53e:	2b05      	cmp	r3, #5
 800a540:	d81f      	bhi.n	800a582 <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	68db      	ldr	r3, [r3, #12]
 800a546:	7bfa      	ldrb	r2, [r7, #15]
 800a548:	6839      	ldr	r1, [r7, #0]
 800a54a:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800a54e:	460c      	mov	r4, r1
 800a550:	6839      	ldr	r1, [r7, #0]
 800a552:	7c09      	ldrb	r1, [r1, #16]
 800a554:	4608      	mov	r0, r1
 800a556:	4912      	ldr	r1, [pc, #72]	@ (800a5a0 <OnRxData+0x140>)
 800a558:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a55c:	6838      	ldr	r0, [r7, #0]
 800a55e:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800a562:	4605      	mov	r5, r0
 800a564:	6838      	ldr	r0, [r7, #0]
 800a566:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800a56a:	9005      	str	r0, [sp, #20]
 800a56c:	9504      	str	r5, [sp, #16]
 800a56e:	9103      	str	r1, [sp, #12]
 800a570:	9402      	str	r4, [sp, #8]
 800a572:	9201      	str	r2, [sp, #4]
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a4 <OnRxData+0x144>)
 800a578:	2200      	movs	r2, #0
 800a57a:	2100      	movs	r1, #0
 800a57c:	2003      	movs	r0, #3
 800a57e:	f014 fab1 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800a582:	bf00      	nop
 800a584:	3710      	adds	r7, #16
 800a586:	46bd      	mov	sp, r7
 800a588:	bdb0      	pop	{r4, r5, r7, pc}
 800a58a:	bf00      	nop
 800a58c:	200007fc 	.word	0x200007fc
 800a590:	200007e2 	.word	0x200007e2
 800a594:	0801f2d8 	.word	0x0801f2d8
 800a598:	48000400 	.word	0x48000400
 800a59c:	0801f2e4 	.word	0x0801f2e4
 800a5a0:	2000001c 	.word	0x2000001c
 800a5a4:	0801f2f0 	.word	0x0801f2f0

0800a5a8 <SendTxData>:

static void SendTxData(void)
{
 800a5a8:	b590      	push	{r4, r7, lr}
 800a5aa:	b091      	sub	sp, #68	@ 0x44
 800a5ac:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800a5ae:	23ff      	movs	r3, #255	@ 0xff
 800a5b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t batteryLevel = GetBatteryLevel();
 800a5b4:	f7f7 fca2 	bl	8001efc <GetBatteryLevel>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	637b      	str	r3, [r7, #52]	@ 0x34

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t pressure = 0;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  int16_t temperature = 0;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t humidity = 0;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint32_t i = 0;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	633b      	str	r3, [r7, #48]	@ 0x30
  int32_t latitude = 0;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	627b      	str	r3, [r7, #36]	@ 0x24
  int32_t longitude = 0;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	623b      	str	r3, [r7, #32]
  uint16_t altitudeGps = 0;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	83fb      	strh	r3, [r7, #30]
#endif /* CAYENNE_LPP */

  EnvSensors_Read(&sensor_data);
 800a5de:	1d3b      	adds	r3, r7, #4
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f7f7 fde5 	bl	80021b0 <EnvSensors_Read>

  APP_LOG(TS_ON, VLEVEL_M, "VDDA: %d\r\n", batteryLevel);
 800a5e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a5ea:	9300      	str	r3, [sp, #0]
 800a5ec:	4b8f      	ldr	r3, [pc, #572]	@ (800a82c <SendTxData+0x284>)
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	2002      	movs	r0, #2
 800a5f4:	f014 fa76 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "temp: %d\r\n", (int16_t)(sensor_data.temperature));
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f7f6 fa8e 	bl	8000b1c <__aeabi_f2iz>
 800a600:	4603      	mov	r3, r0
 800a602:	b21b      	sxth	r3, r3
 800a604:	9300      	str	r3, [sp, #0]
 800a606:	4b8a      	ldr	r3, [pc, #552]	@ (800a830 <SendTxData+0x288>)
 800a608:	2201      	movs	r2, #1
 800a60a:	2100      	movs	r1, #0
 800a60c:	2002      	movs	r0, #2
 800a60e:	f014 fa69 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>

  AppData.Port = LORAWAN_USER_APP_PORT;
 800a612:	4b88      	ldr	r3, [pc, #544]	@ (800a834 <SendTxData+0x28c>)
 800a614:	2202      	movs	r2, #2
 800a616:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	4987      	ldr	r1, [pc, #540]	@ (800a838 <SendTxData+0x290>)
 800a61c:	4618      	mov	r0, r3
 800a61e:	f7f6 f92d 	bl	800087c <__aeabi_fmul>
 800a622:	4603      	mov	r3, r0
 800a624:	4618      	mov	r0, r3
 800a626:	f7f6 fa9f 	bl	8000b68 <__aeabi_f2uiz>
 800a62a:	4603      	mov	r3, r0
 800a62c:	853b      	strh	r3, [r7, #40]	@ 0x28
  temperature = (int16_t)(sensor_data.temperature);
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	4618      	mov	r0, r3
 800a632:	f7f6 fa73 	bl	8000b1c <__aeabi_f2iz>
 800a636:	4603      	mov	r3, r0
 800a638:	857b      	strh	r3, [r7, #42]	@ 0x2a
  pressure = (uint16_t)(sensor_data.pressure * 100 / 10); /* in hPa / 10 */
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	497f      	ldr	r1, [pc, #508]	@ (800a83c <SendTxData+0x294>)
 800a63e:	4618      	mov	r0, r3
 800a640:	f7f6 f91c 	bl	800087c <__aeabi_fmul>
 800a644:	4603      	mov	r3, r0
 800a646:	497c      	ldr	r1, [pc, #496]	@ (800a838 <SendTxData+0x290>)
 800a648:	4618      	mov	r0, r3
 800a64a:	f7f6 f9cb 	bl	80009e4 <__aeabi_fdiv>
 800a64e:	4603      	mov	r3, r0
 800a650:	4618      	mov	r0, r3
 800a652:	f7f6 fa89 	bl	8000b68 <__aeabi_f2uiz>
 800a656:	4603      	mov	r3, r0
 800a658:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  AppData.Buffer[i++] = AppLedStateOn;
 800a65a:	4b76      	ldr	r3, [pc, #472]	@ (800a834 <SendTxData+0x28c>)
 800a65c:	685a      	ldr	r2, [r3, #4]
 800a65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a660:	1c59      	adds	r1, r3, #1
 800a662:	6339      	str	r1, [r7, #48]	@ 0x30
 800a664:	4413      	add	r3, r2
 800a666:	4a76      	ldr	r2, [pc, #472]	@ (800a840 <SendTxData+0x298>)
 800a668:	7812      	ldrb	r2, [r2, #0]
 800a66a:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800a66c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a66e:	0a1b      	lsrs	r3, r3, #8
 800a670:	b298      	uxth	r0, r3
 800a672:	4b70      	ldr	r3, [pc, #448]	@ (800a834 <SendTxData+0x28c>)
 800a674:	685a      	ldr	r2, [r3, #4]
 800a676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a678:	1c59      	adds	r1, r3, #1
 800a67a:	6339      	str	r1, [r7, #48]	@ 0x30
 800a67c:	4413      	add	r3, r2
 800a67e:	b2c2      	uxtb	r2, r0
 800a680:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800a682:	4b6c      	ldr	r3, [pc, #432]	@ (800a834 <SendTxData+0x28c>)
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a688:	1c59      	adds	r1, r3, #1
 800a68a:	6339      	str	r1, [r7, #48]	@ 0x30
 800a68c:	4413      	add	r3, r2
 800a68e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a690:	b2d2      	uxtb	r2, r2
 800a692:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800a694:	4b67      	ldr	r3, [pc, #412]	@ (800a834 <SendTxData+0x28c>)
 800a696:	685a      	ldr	r2, [r3, #4]
 800a698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a69a:	1c59      	adds	r1, r3, #1
 800a69c:	6339      	str	r1, [r7, #48]	@ 0x30
 800a69e:	4413      	add	r3, r2
 800a6a0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a6a2:	b2d2      	uxtb	r2, r2
 800a6a4:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800a6a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a6a8:	0a1b      	lsrs	r3, r3, #8
 800a6aa:	b298      	uxth	r0, r3
 800a6ac:	4b61      	ldr	r3, [pc, #388]	@ (800a834 <SendTxData+0x28c>)
 800a6ae:	685a      	ldr	r2, [r3, #4]
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b2:	1c59      	adds	r1, r3, #1
 800a6b4:	6339      	str	r1, [r7, #48]	@ 0x30
 800a6b6:	4413      	add	r3, r2
 800a6b8:	b2c2      	uxtb	r2, r0
 800a6ba:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800a6bc:	4b5d      	ldr	r3, [pc, #372]	@ (800a834 <SendTxData+0x28c>)
 800a6be:	685a      	ldr	r2, [r3, #4]
 800a6c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6c2:	1c59      	adds	r1, r3, #1
 800a6c4:	6339      	str	r1, [r7, #48]	@ 0x30
 800a6c6:	4413      	add	r3, r2
 800a6c8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a6ca:	b2d2      	uxtb	r2, r2
 800a6cc:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800a6ce:	4b5d      	ldr	r3, [pc, #372]	@ (800a844 <SendTxData+0x29c>)
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	2b08      	cmp	r3, #8
 800a6d4:	d007      	beq.n	800a6e6 <SendTxData+0x13e>
 800a6d6:	4b5b      	ldr	r3, [pc, #364]	@ (800a844 <SendTxData+0x29c>)
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d003      	beq.n	800a6e6 <SendTxData+0x13e>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800a6de:	4b59      	ldr	r3, [pc, #356]	@ (800a844 <SendTxData+0x29c>)
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d120      	bne.n	800a728 <SendTxData+0x180>
  {
    AppData.Buffer[i++] = 0;
 800a6e6:	4b53      	ldr	r3, [pc, #332]	@ (800a834 <SendTxData+0x28c>)
 800a6e8:	685a      	ldr	r2, [r3, #4]
 800a6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ec:	1c59      	adds	r1, r3, #1
 800a6ee:	6339      	str	r1, [r7, #48]	@ 0x30
 800a6f0:	4413      	add	r3, r2
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a6f6:	4b4f      	ldr	r3, [pc, #316]	@ (800a834 <SendTxData+0x28c>)
 800a6f8:	685a      	ldr	r2, [r3, #4]
 800a6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fc:	1c59      	adds	r1, r3, #1
 800a6fe:	6339      	str	r1, [r7, #48]	@ 0x30
 800a700:	4413      	add	r3, r2
 800a702:	2200      	movs	r2, #0
 800a704:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a706:	4b4b      	ldr	r3, [pc, #300]	@ (800a834 <SendTxData+0x28c>)
 800a708:	685a      	ldr	r2, [r3, #4]
 800a70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70c:	1c59      	adds	r1, r3, #1
 800a70e:	6339      	str	r1, [r7, #48]	@ 0x30
 800a710:	4413      	add	r3, r2
 800a712:	2200      	movs	r2, #0
 800a714:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a716:	4b47      	ldr	r3, [pc, #284]	@ (800a834 <SendTxData+0x28c>)
 800a718:	685a      	ldr	r2, [r3, #4]
 800a71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a71c:	1c59      	adds	r1, r3, #1
 800a71e:	6339      	str	r1, [r7, #48]	@ 0x30
 800a720:	4413      	add	r3, r2
 800a722:	2200      	movs	r2, #0
 800a724:	701a      	strb	r2, [r3, #0]
 800a726:	e05b      	b.n	800a7e0 <SendTxData+0x238>
  }
  else
  {
    latitude = sensor_data.latitude;
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	627b      	str	r3, [r7, #36]	@ 0x24
    longitude = sensor_data.longitude;
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	623b      	str	r3, [r7, #32]

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800a730:	4b40      	ldr	r3, [pc, #256]	@ (800a834 <SendTxData+0x28c>)
 800a732:	685a      	ldr	r2, [r3, #4]
 800a734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a736:	1c59      	adds	r1, r3, #1
 800a738:	6339      	str	r1, [r7, #48]	@ 0x30
 800a73a:	18d4      	adds	r4, r2, r3
 800a73c:	f7f7 fbde 	bl	8001efc <GetBatteryLevel>
 800a740:	4603      	mov	r3, r0
 800a742:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800a744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a746:	1418      	asrs	r0, r3, #16
 800a748:	4b3a      	ldr	r3, [pc, #232]	@ (800a834 <SendTxData+0x28c>)
 800a74a:	685a      	ldr	r2, [r3, #4]
 800a74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a74e:	1c59      	adds	r1, r3, #1
 800a750:	6339      	str	r1, [r7, #48]	@ 0x30
 800a752:	4413      	add	r3, r2
 800a754:	b2c2      	uxtb	r2, r0
 800a756:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800a758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a75a:	1218      	asrs	r0, r3, #8
 800a75c:	4b35      	ldr	r3, [pc, #212]	@ (800a834 <SendTxData+0x28c>)
 800a75e:	685a      	ldr	r2, [r3, #4]
 800a760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a762:	1c59      	adds	r1, r3, #1
 800a764:	6339      	str	r1, [r7, #48]	@ 0x30
 800a766:	4413      	add	r3, r2
 800a768:	b2c2      	uxtb	r2, r0
 800a76a:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800a76c:	4b31      	ldr	r3, [pc, #196]	@ (800a834 <SendTxData+0x28c>)
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a772:	1c59      	adds	r1, r3, #1
 800a774:	6339      	str	r1, [r7, #48]	@ 0x30
 800a776:	4413      	add	r3, r2
 800a778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a77a:	b2d2      	uxtb	r2, r2
 800a77c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800a77e:	6a3b      	ldr	r3, [r7, #32]
 800a780:	1418      	asrs	r0, r3, #16
 800a782:	4b2c      	ldr	r3, [pc, #176]	@ (800a834 <SendTxData+0x28c>)
 800a784:	685a      	ldr	r2, [r3, #4]
 800a786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a788:	1c59      	adds	r1, r3, #1
 800a78a:	6339      	str	r1, [r7, #48]	@ 0x30
 800a78c:	4413      	add	r3, r2
 800a78e:	b2c2      	uxtb	r2, r0
 800a790:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800a792:	6a3b      	ldr	r3, [r7, #32]
 800a794:	1218      	asrs	r0, r3, #8
 800a796:	4b27      	ldr	r3, [pc, #156]	@ (800a834 <SendTxData+0x28c>)
 800a798:	685a      	ldr	r2, [r3, #4]
 800a79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79c:	1c59      	adds	r1, r3, #1
 800a79e:	6339      	str	r1, [r7, #48]	@ 0x30
 800a7a0:	4413      	add	r3, r2
 800a7a2:	b2c2      	uxtb	r2, r0
 800a7a4:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800a7a6:	4b23      	ldr	r3, [pc, #140]	@ (800a834 <SendTxData+0x28c>)
 800a7a8:	685a      	ldr	r2, [r3, #4]
 800a7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ac:	1c59      	adds	r1, r3, #1
 800a7ae:	6339      	str	r1, [r7, #48]	@ 0x30
 800a7b0:	4413      	add	r3, r2
 800a7b2:	6a3a      	ldr	r2, [r7, #32]
 800a7b4:	b2d2      	uxtb	r2, r2
 800a7b6:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800a7b8:	8bfb      	ldrh	r3, [r7, #30]
 800a7ba:	0a1b      	lsrs	r3, r3, #8
 800a7bc:	b298      	uxth	r0, r3
 800a7be:	4b1d      	ldr	r3, [pc, #116]	@ (800a834 <SendTxData+0x28c>)
 800a7c0:	685a      	ldr	r2, [r3, #4]
 800a7c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c4:	1c59      	adds	r1, r3, #1
 800a7c6:	6339      	str	r1, [r7, #48]	@ 0x30
 800a7c8:	4413      	add	r3, r2
 800a7ca:	b2c2      	uxtb	r2, r0
 800a7cc:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800a7ce:	4b19      	ldr	r3, [pc, #100]	@ (800a834 <SendTxData+0x28c>)
 800a7d0:	685a      	ldr	r2, [r3, #4]
 800a7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d4:	1c59      	adds	r1, r3, #1
 800a7d6:	6339      	str	r1, [r7, #48]	@ 0x30
 800a7d8:	4413      	add	r3, r2
 800a7da:	8bfa      	ldrh	r2, [r7, #30]
 800a7dc:	b2d2      	uxtb	r2, r2
 800a7de:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800a7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e2:	b2da      	uxtb	r2, r3
 800a7e4:	4b13      	ldr	r3, [pc, #76]	@ (800a834 <SendTxData+0x28c>)
 800a7e6:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800a7e8:	4b17      	ldr	r3, [pc, #92]	@ (800a848 <SendTxData+0x2a0>)
 800a7ea:	7a5b      	ldrb	r3, [r3, #9]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d007      	beq.n	800a800 <SendTxData+0x258>
 800a7f0:	f002 fa7e 	bl	800ccf0 <LmHandlerJoinStatus>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	d102      	bne.n	800a800 <SendTxData+0x258>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800a7fa:	4813      	ldr	r0, [pc, #76]	@ (800a848 <SendTxData+0x2a0>)
 800a7fc:	f013 ff68 	bl	801e6d0 <UTIL_TIMER_Stop>
#if 0   // XXX:
    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800a800:	4b10      	ldr	r3, [pc, #64]	@ (800a844 <SendTxData+0x29c>)
 800a802:	78db      	ldrb	r3, [r3, #3]
 800a804:	2200      	movs	r2, #0
 800a806:	4619      	mov	r1, r3
 800a808:	480a      	ldr	r0, [pc, #40]	@ (800a834 <SendTxData+0x28c>)
 800a80a:	f002 fa8d 	bl	800cd28 <LmHandlerSend>
 800a80e:	4603      	mov	r3, r0
 800a810:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (LORAMAC_HANDLER_SUCCESS == status)
 800a814:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d119      	bne.n	800a850 <SendTxData+0x2a8>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800a81c:	4b0b      	ldr	r3, [pc, #44]	@ (800a84c <SendTxData+0x2a4>)
 800a81e:	2201      	movs	r2, #1
 800a820:	2100      	movs	r1, #0
 800a822:	2001      	movs	r0, #1
 800a824:	f014 f95e 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
 800a828:	e029      	b.n	800a87e <SendTxData+0x2d6>
 800a82a:	bf00      	nop
 800a82c:	0801f338 	.word	0x0801f338
 800a830:	0801f344 	.word	0x0801f344
 800a834:	200000a0 	.word	0x200000a0
 800a838:	41200000 	.word	0x41200000
 800a83c:	42c80000 	.word	0x42c80000
 800a840:	200007e2 	.word	0x200007e2
 800a844:	20000084 	.word	0x20000084
 800a848:	20000814 	.word	0x20000814
 800a84c:	0801f350 	.word	0x0801f350
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800a850:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a854:	f113 0f06 	cmn.w	r3, #6
 800a858:	d111      	bne.n	800a87e <SendTxData+0x2d6>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800a85a:	f002 f99d 	bl	800cb98 <LmHandlerGetDutyCycleWaitTime>
 800a85e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (nextTxIn > 0)
 800a860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a862:	2b00      	cmp	r3, #0
 800a864:	d00b      	beq.n	800a87e <SendTxData+0x2d6>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800a866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a868:	4a11      	ldr	r2, [pc, #68]	@ (800a8b0 <SendTxData+0x308>)
 800a86a:	fba2 2303 	umull	r2, r3, r2, r3
 800a86e:	099b      	lsrs	r3, r3, #6
 800a870:	9300      	str	r3, [sp, #0]
 800a872:	4b10      	ldr	r3, [pc, #64]	@ (800a8b4 <SendTxData+0x30c>)
 800a874:	2201      	movs	r2, #1
 800a876:	2100      	movs	r1, #0
 800a878:	2001      	movs	r0, #1
 800a87a:	f014 f933 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800a87e:	4b0e      	ldr	r3, [pc, #56]	@ (800a8b8 <SendTxData+0x310>)
 800a880:	781b      	ldrb	r3, [r3, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10f      	bne.n	800a8a6 <SendTxData+0x2fe>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800a886:	480d      	ldr	r0, [pc, #52]	@ (800a8bc <SendTxData+0x314>)
 800a888:	f013 ff22 	bl	801e6d0 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800a88c:	4b0c      	ldr	r3, [pc, #48]	@ (800a8c0 <SendTxData+0x318>)
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a892:	4293      	cmp	r3, r2
 800a894:	bf38      	it	cc
 800a896:	4613      	movcc	r3, r2
 800a898:	4619      	mov	r1, r3
 800a89a:	4808      	ldr	r0, [pc, #32]	@ (800a8bc <SendTxData+0x314>)
 800a89c:	f013 ff88 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800a8a0:	4806      	ldr	r0, [pc, #24]	@ (800a8bc <SendTxData+0x314>)
 800a8a2:	f013 fea7 	bl	801e5f4 <UTIL_TIMER_Start>
  }

  /* USER CODE END SendTxData_1 */
}
 800a8a6:	bf00      	nop
 800a8a8:	373c      	adds	r7, #60	@ 0x3c
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd90      	pop	{r4, r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	10624dd3 	.word	0x10624dd3
 800a8b4:	0801f360 	.word	0x0801f360
 800a8b8:	200006bc 	.word	0x200006bc
 800a8bc:	200006c0 	.word	0x200006c0
 800a8c0:	2000009c 	.word	0x2000009c

0800a8c4 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a8cc:	2100      	movs	r1, #0
 800a8ce:	2002      	movs	r0, #2
 800a8d0:	f013 fdda 	bl	801e488 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800a8d4:	4803      	ldr	r0, [pc, #12]	@ (800a8e4 <OnTxTimerEvent+0x20>)
 800a8d6:	f013 fe8d 	bl	801e5f4 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800a8da:	bf00      	nop
 800a8dc:	3708      	adds	r7, #8
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}
 800a8e2:	bf00      	nop
 800a8e4:	200006c0 	.word	0x200006c0

0800a8e8 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b083      	sub	sp, #12
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800a8f0:	bf00      	nop
 800a8f2:	370c      	adds	r7, #12
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bc80      	pop	{r7}
 800a8f8:	4770      	bx	lr

0800a8fa <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800a8fa:	b480      	push	{r7}
 800a8fc:	b083      	sub	sp, #12
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800a902:	bf00      	nop
 800a904:	370c      	adds	r7, #12
 800a906:	46bd      	mov	sp, r7
 800a908:	bc80      	pop	{r7}
 800a90a:	4770      	bx	lr

0800a90c <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800a914:	bf00      	nop
 800a916:	370c      	adds	r7, #12
 800a918:	46bd      	mov	sp, r7
 800a91a:	bc80      	pop	{r7}
 800a91c:	4770      	bx	lr
	...

0800a920 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b086      	sub	sp, #24
 800a924:	af04      	add	r7, sp, #16
 800a926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d041      	beq.n	800a9b2 <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d03d      	beq.n	800a9b2 <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800a936:	4821      	ldr	r0, [pc, #132]	@ (800a9bc <OnTxData+0x9c>)
 800a938:	f013 fe5c 	bl	801e5f4 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800a93c:	4b20      	ldr	r3, [pc, #128]	@ (800a9c0 <OnTxData+0xa0>)
 800a93e:	2200      	movs	r2, #0
 800a940:	2100      	movs	r1, #0
 800a942:	2002      	movs	r0, #2
 800a944:	f014 f8ce 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	68db      	ldr	r3, [r3, #12]
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	7c12      	ldrb	r2, [r2, #16]
 800a950:	4611      	mov	r1, r2
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800a958:	4610      	mov	r0, r2
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800a960:	9203      	str	r2, [sp, #12]
 800a962:	9002      	str	r0, [sp, #8]
 800a964:	9101      	str	r1, [sp, #4]
 800a966:	9300      	str	r3, [sp, #0]
 800a968:	4b16      	ldr	r3, [pc, #88]	@ (800a9c4 <OnTxData+0xa4>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	2100      	movs	r1, #0
 800a96e:	2003      	movs	r0, #3
 800a970:	f014 f8b8 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800a974:	4b14      	ldr	r3, [pc, #80]	@ (800a9c8 <OnTxData+0xa8>)
 800a976:	2200      	movs	r2, #0
 800a978:	2100      	movs	r1, #0
 800a97a:	2003      	movs	r0, #3
 800a97c:	f014 f8b2 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	7a1b      	ldrb	r3, [r3, #8]
 800a984:	2b01      	cmp	r3, #1
 800a986:	d10e      	bne.n	800a9a6 <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	7a5b      	ldrb	r3, [r3, #9]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d001      	beq.n	800a994 <OnTxData+0x74>
 800a990:	4b0e      	ldr	r3, [pc, #56]	@ (800a9cc <OnTxData+0xac>)
 800a992:	e000      	b.n	800a996 <OnTxData+0x76>
 800a994:	4b0e      	ldr	r3, [pc, #56]	@ (800a9d0 <OnTxData+0xb0>)
 800a996:	9300      	str	r3, [sp, #0]
 800a998:	4b0e      	ldr	r3, [pc, #56]	@ (800a9d4 <OnTxData+0xb4>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	2100      	movs	r1, #0
 800a99e:	2003      	movs	r0, #3
 800a9a0:	f014 f8a0 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800a9a4:	e005      	b.n	800a9b2 <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800a9a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d8 <OnTxData+0xb8>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	2100      	movs	r1, #0
 800a9ac:	2003      	movs	r0, #3
 800a9ae:	f014 f899 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800a9b2:	bf00      	nop
 800a9b4:	3708      	adds	r7, #8
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	200007e4 	.word	0x200007e4
 800a9c0:	0801f380 	.word	0x0801f380
 800a9c4:	0801f3b4 	.word	0x0801f3b4
 800a9c8:	0801f3e8 	.word	0x0801f3e8
 800a9cc:	0801f3f8 	.word	0x0801f3f8
 800a9d0:	0801f3fc 	.word	0x0801f3fc
 800a9d4:	0801f404 	.word	0x0801f404
 800a9d8:	0801f418 	.word	0x0801f418

0800a9dc <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d039      	beq.n	800aa5e <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d11e      	bne.n	800aa32 <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800a9f4:	2100      	movs	r1, #0
 800a9f6:	2004      	movs	r0, #4
 800a9f8:	f013 fd46 	bl	801e488 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800a9fc:	481a      	ldr	r0, [pc, #104]	@ (800aa68 <OnJoinRequest+0x8c>)
 800a9fe:	f013 fe67 	bl	801e6d0 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800aa02:	4b1a      	ldr	r3, [pc, #104]	@ (800aa6c <OnJoinRequest+0x90>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	2100      	movs	r1, #0
 800aa08:	2002      	movs	r0, #2
 800aa0a:	f014 f86b 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	79db      	ldrb	r3, [r3, #7]
 800aa12:	2b01      	cmp	r3, #1
 800aa14:	d106      	bne.n	800aa24 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800aa16:	4b16      	ldr	r3, [pc, #88]	@ (800aa70 <OnJoinRequest+0x94>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	2100      	movs	r1, #0
 800aa1c:	2002      	movs	r0, #2
 800aa1e:	f014 f861 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800aa22:	e01c      	b.n	800aa5e <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800aa24:	4b13      	ldr	r3, [pc, #76]	@ (800aa74 <OnJoinRequest+0x98>)
 800aa26:	2200      	movs	r2, #0
 800aa28:	2100      	movs	r1, #0
 800aa2a:	2002      	movs	r0, #2
 800aa2c:	f014 f85a 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800aa30:	e015      	b.n	800aa5e <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800aa32:	4b11      	ldr	r3, [pc, #68]	@ (800aa78 <OnJoinRequest+0x9c>)
 800aa34:	2200      	movs	r2, #0
 800aa36:	2100      	movs	r1, #0
 800aa38:	2002      	movs	r0, #2
 800aa3a:	f014 f853 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	79db      	ldrb	r3, [r3, #7]
 800aa42:	2b02      	cmp	r3, #2
 800aa44:	d10b      	bne.n	800aa5e <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800aa46:	4b0d      	ldr	r3, [pc, #52]	@ (800aa7c <OnJoinRequest+0xa0>)
 800aa48:	2200      	movs	r2, #0
 800aa4a:	2100      	movs	r1, #0
 800aa4c:	2002      	movs	r0, #2
 800aa4e:	f014 f849 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800aa52:	4b0b      	ldr	r3, [pc, #44]	@ (800aa80 <OnJoinRequest+0xa4>)
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	2101      	movs	r1, #1
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f002 f8a7 	bl	800cbac <LmHandlerJoin>
}
 800aa5e:	bf00      	nop
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	20000814 	.word	0x20000814
 800aa6c:	0801f428 	.word	0x0801f428
 800aa70:	0801f440 	.word	0x0801f440
 800aa74:	0801f460 	.word	0x0801f460
 800aa78:	0801f480 	.word	0x0801f480
 800aa7c:	0801f49c 	.word	0x0801f49c
 800aa80:	20000034 	.word	0x20000034

0800aa84 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800aa84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa86:	b093      	sub	sp, #76	@ 0x4c
 800aa88:	af0c      	add	r7, sp, #48	@ 0x30
 800aa8a:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d056      	beq.n	800ab40 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	785b      	ldrb	r3, [r3, #1]
 800aa96:	2b02      	cmp	r3, #2
 800aa98:	d008      	beq.n	800aaac <OnBeaconStatusChange+0x28>
 800aa9a:	2b03      	cmp	r3, #3
 800aa9c:	d049      	beq.n	800ab32 <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800aa9e:	4b2a      	ldr	r3, [pc, #168]	@ (800ab48 <OnBeaconStatusChange+0xc4>)
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	2002      	movs	r0, #2
 800aaa6:	f014 f81d 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800aaaa:	e049      	b.n	800ab40 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	7c1b      	ldrb	r3, [r3, #16]
 800aab0:	4618      	mov	r0, r3
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800aab8:	461c      	mov	r4, r3
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800aac0:	461d      	mov	r5, r3
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	697a      	ldr	r2, [r7, #20]
 800aac8:	6852      	ldr	r2, [r2, #4]
 800aaca:	6979      	ldr	r1, [r7, #20]
 800aacc:	7d89      	ldrb	r1, [r1, #22]
 800aace:	460e      	mov	r6, r1
 800aad0:	6979      	ldr	r1, [r7, #20]
 800aad2:	7dc9      	ldrb	r1, [r1, #23]
 800aad4:	6139      	str	r1, [r7, #16]
 800aad6:	6979      	ldr	r1, [r7, #20]
 800aad8:	7e09      	ldrb	r1, [r1, #24]
 800aada:	60f9      	str	r1, [r7, #12]
 800aadc:	6979      	ldr	r1, [r7, #20]
 800aade:	7e49      	ldrb	r1, [r1, #25]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	6979      	ldr	r1, [r7, #20]
 800aae4:	7e89      	ldrb	r1, [r1, #26]
 800aae6:	6079      	str	r1, [r7, #4]
 800aae8:	6979      	ldr	r1, [r7, #20]
 800aaea:	7ec9      	ldrb	r1, [r1, #27]
 800aaec:	6039      	str	r1, [r7, #0]
 800aaee:	6979      	ldr	r1, [r7, #20]
 800aaf0:	7f09      	ldrb	r1, [r1, #28]
 800aaf2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aaf4:	f8d7 c000 	ldr.w	ip, [r7]
 800aaf8:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800aafc:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800ab00:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800ab04:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800ab08:	f8cd c020 	str.w	ip, [sp, #32]
 800ab0c:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800ab10:	f8cd c01c 	str.w	ip, [sp, #28]
 800ab14:	6939      	ldr	r1, [r7, #16]
 800ab16:	9106      	str	r1, [sp, #24]
 800ab18:	9605      	str	r6, [sp, #20]
 800ab1a:	9204      	str	r2, [sp, #16]
 800ab1c:	9303      	str	r3, [sp, #12]
 800ab1e:	9502      	str	r5, [sp, #8]
 800ab20:	9401      	str	r4, [sp, #4]
 800ab22:	9000      	str	r0, [sp, #0]
 800ab24:	4b09      	ldr	r3, [pc, #36]	@ (800ab4c <OnBeaconStatusChange+0xc8>)
 800ab26:	2200      	movs	r2, #0
 800ab28:	2100      	movs	r1, #0
 800ab2a:	2002      	movs	r0, #2
 800ab2c:	f013 ffda 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800ab30:	e006      	b.n	800ab40 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800ab32:	4b07      	ldr	r3, [pc, #28]	@ (800ab50 <OnBeaconStatusChange+0xcc>)
 800ab34:	2200      	movs	r2, #0
 800ab36:	2100      	movs	r1, #0
 800ab38:	2002      	movs	r0, #2
 800ab3a:	f013 ffd3 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800ab3e:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800ab40:	bf00      	nop
 800ab42:	371c      	adds	r7, #28
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab48:	0801f4c0 	.word	0x0801f4c0
 800ab4c:	0801f4d8 	.word	0x0801f4d8
 800ab50:	0801f54c 	.word	0x0801f54c

0800ab54 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800ab54:	b480      	push	{r7}
 800ab56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800ab58:	bf00      	nop
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bc80      	pop	{r7}
 800ab5e:	4770      	bx	lr

0800ab60 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b084      	sub	sp, #16
 800ab64:	af02      	add	r7, sp, #8
 800ab66:	4603      	mov	r3, r0
 800ab68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800ab6a:	79fb      	ldrb	r3, [r7, #7]
 800ab6c:	4a06      	ldr	r2, [pc, #24]	@ (800ab88 <OnClassChange+0x28>)
 800ab6e:	5cd3      	ldrb	r3, [r2, r3]
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	4b06      	ldr	r3, [pc, #24]	@ (800ab8c <OnClassChange+0x2c>)
 800ab74:	2200      	movs	r2, #0
 800ab76:	2100      	movs	r1, #0
 800ab78:	2002      	movs	r0, #2
 800ab7a:	f013 ffb3 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800ab7e:	bf00      	nop
 800ab80:	3708      	adds	r7, #8
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
 800ab86:	bf00      	nop
 800ab88:	0801f588 	.word	0x0801f588
 800ab8c:	0801f56c 	.word	0x0801f56c

0800ab90 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800ab94:	2100      	movs	r1, #0
 800ab96:	2001      	movs	r0, #1
 800ab98:	f013 fc76 	bl	801e488 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800ab9c:	bf00      	nop
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b082      	sub	sp, #8
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800aba8:	4a0d      	ldr	r2, [pc, #52]	@ (800abe0 <OnTxPeriodicityChanged+0x40>)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800abae:	4b0c      	ldr	r3, [pc, #48]	@ (800abe0 <OnTxPeriodicityChanged+0x40>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d103      	bne.n	800abbe <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800abb6:	4b0a      	ldr	r3, [pc, #40]	@ (800abe0 <OnTxPeriodicityChanged+0x40>)
 800abb8:	f242 7210 	movw	r2, #10000	@ 0x2710
 800abbc:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800abbe:	4809      	ldr	r0, [pc, #36]	@ (800abe4 <OnTxPeriodicityChanged+0x44>)
 800abc0:	f013 fd86 	bl	801e6d0 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800abc4:	4b06      	ldr	r3, [pc, #24]	@ (800abe0 <OnTxPeriodicityChanged+0x40>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	4619      	mov	r1, r3
 800abca:	4806      	ldr	r0, [pc, #24]	@ (800abe4 <OnTxPeriodicityChanged+0x44>)
 800abcc:	f013 fdf0 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800abd0:	4804      	ldr	r0, [pc, #16]	@ (800abe4 <OnTxPeriodicityChanged+0x44>)
 800abd2:	f013 fd0f 	bl	801e5f4 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800abd6:	bf00      	nop
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	2000009c 	.word	0x2000009c
 800abe4:	200006c0 	.word	0x200006c0

0800abe8 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	4603      	mov	r3, r0
 800abf0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800abf2:	4a04      	ldr	r2, [pc, #16]	@ (800ac04 <OnTxFrameCtrlChanged+0x1c>)
 800abf4:	79fb      	ldrb	r3, [r7, #7]
 800abf6:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800abf8:	bf00      	nop
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bc80      	pop	{r7}
 800ac00:	4770      	bx	lr
 800ac02:	bf00      	nop
 800ac04:	20000084 	.word	0x20000084

0800ac08 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b083      	sub	sp, #12
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	4603      	mov	r3, r0
 800ac10:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800ac12:	4a04      	ldr	r2, [pc, #16]	@ (800ac24 <OnPingSlotPeriodicityChanged+0x1c>)
 800ac14:	79fb      	ldrb	r3, [r7, #7]
 800ac16:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800ac18:	bf00      	nop
 800ac1a:	370c      	adds	r7, #12
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bc80      	pop	{r7}
 800ac20:	4770      	bx	lr
 800ac22:	bf00      	nop
 800ac24:	20000084 	.word	0x20000084

0800ac28 <OnSystemReset>:

static void OnSystemReset(void)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800ac2c:	f002 fdb7 	bl	800d79e <LmHandlerHalt>
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d106      	bne.n	800ac44 <OnSystemReset+0x1c>
 800ac36:	f002 f85b 	bl	800ccf0 <LmHandlerJoinStatus>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d101      	bne.n	800ac44 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800ac40:	f7ff fade 	bl	800a200 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800ac44:	bf00      	nop
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <StopJoin>:

static void StopJoin(void)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800ac4c:	4817      	ldr	r0, [pc, #92]	@ (800acac <StopJoin+0x64>)
 800ac4e:	f013 fd3f 	bl	801e6d0 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800ac52:	f002 fd97 	bl	800d784 <LmHandlerStop>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d006      	beq.n	800ac6a <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800ac5c:	4b14      	ldr	r3, [pc, #80]	@ (800acb0 <StopJoin+0x68>)
 800ac5e:	2200      	movs	r2, #0
 800ac60:	2100      	movs	r1, #0
 800ac62:	2002      	movs	r0, #2
 800ac64:	f013 ff3e 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
 800ac68:	e01a      	b.n	800aca0 <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800ac6a:	4b12      	ldr	r3, [pc, #72]	@ (800acb4 <StopJoin+0x6c>)
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	2100      	movs	r1, #0
 800ac70:	2002      	movs	r0, #2
 800ac72:	f013 ff37 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800ac76:	4b10      	ldr	r3, [pc, #64]	@ (800acb8 <StopJoin+0x70>)
 800ac78:	2201      	movs	r2, #1
 800ac7a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800ac7c:	4b0f      	ldr	r3, [pc, #60]	@ (800acbc <StopJoin+0x74>)
 800ac7e:	2200      	movs	r2, #0
 800ac80:	2100      	movs	r1, #0
 800ac82:	2002      	movs	r0, #2
 800ac84:	f013 ff2e 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800ac88:	480d      	ldr	r0, [pc, #52]	@ (800acc0 <StopJoin+0x78>)
 800ac8a:	f001 fe2b 	bl	800c8e4 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800ac8e:	4b0a      	ldr	r3, [pc, #40]	@ (800acb8 <StopJoin+0x70>)
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	2101      	movs	r1, #1
 800ac94:	4618      	mov	r0, r3
 800ac96:	f001 ff89 	bl	800cbac <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800ac9a:	4804      	ldr	r0, [pc, #16]	@ (800acac <StopJoin+0x64>)
 800ac9c:	f013 fcaa 	bl	801e5f4 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800aca0:	4808      	ldr	r0, [pc, #32]	@ (800acc4 <StopJoin+0x7c>)
 800aca2:	f013 fca7 	bl	801e5f4 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800aca6:	bf00      	nop
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	200006c0 	.word	0x200006c0
 800acb0:	0801f58c 	.word	0x0801f58c
 800acb4:	0801f5ac 	.word	0x0801f5ac
 800acb8:	20000034 	.word	0x20000034
 800acbc:	0801f5c0 	.word	0x0801f5c0
 800acc0:	20000084 	.word	0x20000084
 800acc4:	200006d8 	.word	0x200006d8

0800acc8 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b082      	sub	sp, #8
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800acd0:	4b05      	ldr	r3, [pc, #20]	@ (800ace8 <OnStopJoinTimerEvent+0x20>)
 800acd2:	781b      	ldrb	r3, [r3, #0]
 800acd4:	2b02      	cmp	r3, #2
 800acd6:	d103      	bne.n	800ace0 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800acd8:	2100      	movs	r1, #0
 800acda:	2008      	movs	r0, #8
 800acdc:	f013 fbd4 	bl	801e488 <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800ace0:	bf00      	nop
 800ace2:	3708      	adds	r7, #8
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}
 800ace8:	20000034 	.word	0x20000034

0800acec <StoreContext>:

static void StoreContext(void)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b082      	sub	sp, #8
 800acf0:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800acf2:	23ff      	movs	r3, #255	@ 0xff
 800acf4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800acf6:	f002 fd87 	bl	800d808 <LmHandlerNvmDataStore>
 800acfa:	4603      	mov	r3, r0
 800acfc:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800acfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad02:	f113 0f08 	cmn.w	r3, #8
 800ad06:	d106      	bne.n	800ad16 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800ad08:	4b0a      	ldr	r3, [pc, #40]	@ (800ad34 <StoreContext+0x48>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	2100      	movs	r1, #0
 800ad0e:	2002      	movs	r0, #2
 800ad10:	f013 fee8 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800ad14:	e00a      	b.n	800ad2c <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800ad16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad1e:	d105      	bne.n	800ad2c <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800ad20:	4b05      	ldr	r3, [pc, #20]	@ (800ad38 <StoreContext+0x4c>)
 800ad22:	2200      	movs	r2, #0
 800ad24:	2100      	movs	r1, #0
 800ad26:	2002      	movs	r0, #2
 800ad28:	f013 fedc 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800ad2c:	bf00      	nop
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	0801f5e0 	.word	0x0801f5e0
 800ad38:	0801f5f8 	.word	0x0801f5f8

0800ad3c <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	4603      	mov	r3, r0
 800ad44:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800ad46:	79fb      	ldrb	r3, [r7, #7]
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d106      	bne.n	800ad5a <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800ad4c:	4b08      	ldr	r3, [pc, #32]	@ (800ad70 <OnNvmDataChange+0x34>)
 800ad4e:	2200      	movs	r2, #0
 800ad50:	2100      	movs	r1, #0
 800ad52:	2002      	movs	r0, #2
 800ad54:	f013 fec6 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800ad58:	e005      	b.n	800ad66 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800ad5a:	4b06      	ldr	r3, [pc, #24]	@ (800ad74 <OnNvmDataChange+0x38>)
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	2100      	movs	r1, #0
 800ad60:	2002      	movs	r0, #2
 800ad62:	f013 febf 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800ad66:	bf00      	nop
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	bf00      	nop
 800ad70:	0801f610 	.word	0x0801f610
 800ad74:	0801f624 	.word	0x0801f624

0800ad78 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800ad82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800ad86:	4807      	ldr	r0, [pc, #28]	@ (800ada4 <OnStoreContextRequest+0x2c>)
 800ad88:	f7f6 fa6e 	bl	8001268 <FLASH_IF_Erase>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d104      	bne.n	800ad9c <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800ad92:	683a      	ldr	r2, [r7, #0]
 800ad94:	6879      	ldr	r1, [r7, #4]
 800ad96:	4803      	ldr	r0, [pc, #12]	@ (800ada4 <OnStoreContextRequest+0x2c>)
 800ad98:	f7f6 fa16 	bl	80011c8 <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800ad9c:	bf00      	nop
 800ad9e:	3708      	adds	r7, #8
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}
 800ada4:	0803f000 	.word	0x0803f000

0800ada8 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b082      	sub	sp, #8
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
 800adb0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800adb2:	683a      	ldr	r2, [r7, #0]
 800adb4:	4903      	ldr	r1, [pc, #12]	@ (800adc4 <OnRestoreContextRequest+0x1c>)
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f7f6 fa2e 	bl	8001218 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800adbc:	bf00      	nop
 800adbe:	3708      	adds	r7, #8
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}
 800adc4:	0803f000 	.word	0x0803f000

0800adc8 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800adcc:	4b1b      	ldr	r3, [pc, #108]	@ (800ae3c <LoraInfo_Init+0x74>)
 800adce:	2200      	movs	r2, #0
 800add0:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800add2:	4b1a      	ldr	r3, [pc, #104]	@ (800ae3c <LoraInfo_Init+0x74>)
 800add4:	2200      	movs	r2, #0
 800add6:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800add8:	4b18      	ldr	r3, [pc, #96]	@ (800ae3c <LoraInfo_Init+0x74>)
 800adda:	2200      	movs	r2, #0
 800addc:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800adde:	4b17      	ldr	r3, [pc, #92]	@ (800ae3c <LoraInfo_Init+0x74>)
 800ade0:	2200      	movs	r2, #0
 800ade2:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800ade4:	4b15      	ldr	r3, [pc, #84]	@ (800ae3c <LoraInfo_Init+0x74>)
 800ade6:	685b      	ldr	r3, [r3, #4]
 800ade8:	f043 0302 	orr.w	r3, r3, #2
 800adec:	4a13      	ldr	r2, [pc, #76]	@ (800ae3c <LoraInfo_Init+0x74>)
 800adee:	6053      	str	r3, [r2, #4]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800adf0:	4b12      	ldr	r3, [pc, #72]	@ (800ae3c <LoraInfo_Init+0x74>)
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	f043 0320 	orr.w	r3, r3, #32
 800adf8:	4a10      	ldr	r2, [pc, #64]	@ (800ae3c <LoraInfo_Init+0x74>)
 800adfa:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800adfc:	4b0f      	ldr	r3, [pc, #60]	@ (800ae3c <LoraInfo_Init+0x74>)
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae04:	4a0d      	ldr	r2, [pc, #52]	@ (800ae3c <LoraInfo_Init+0x74>)
 800ae06:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800ae08:	4b0c      	ldr	r3, [pc, #48]	@ (800ae3c <LoraInfo_Init+0x74>)
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d10d      	bne.n	800ae2c <LoraInfo_Init+0x64>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800ae10:	4b0b      	ldr	r3, [pc, #44]	@ (800ae40 <LoraInfo_Init+0x78>)
 800ae12:	2200      	movs	r2, #0
 800ae14:	2100      	movs	r1, #0
 800ae16:	2000      	movs	r0, #0
 800ae18:	f013 fe64 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800ae1c:	bf00      	nop
 800ae1e:	f013 fe4f 	bl	801eac0 <UTIL_ADV_TRACE_IsBufferEmpty>
 800ae22:	4603      	mov	r3, r0
 800ae24:	2b01      	cmp	r3, #1
 800ae26:	d1fa      	bne.n	800ae1e <LoraInfo_Init+0x56>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800ae28:	bf00      	nop
 800ae2a:	e7fd      	b.n	800ae28 <LoraInfo_Init+0x60>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800ae2c:	4b03      	ldr	r3, [pc, #12]	@ (800ae3c <LoraInfo_Init+0x74>)
 800ae2e:	2200      	movs	r2, #0
 800ae30:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800ae32:	4b02      	ldr	r3, [pc, #8]	@ (800ae3c <LoraInfo_Init+0x74>)
 800ae34:	2201      	movs	r2, #1
 800ae36:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800ae38:	bf00      	nop
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	2000082c 	.word	0x2000082c
 800ae40:	0801f638 	.word	0x0801f638

0800ae44 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800ae44:	b480      	push	{r7}
 800ae46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800ae48:	4b02      	ldr	r3, [pc, #8]	@ (800ae54 <LoraInfo_GetPtr+0x10>)
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bc80      	pop	{r7}
 800ae50:	4770      	bx	lr
 800ae52:	bf00      	nop
 800ae54:	2000082c 	.word	0x2000082c

0800ae58 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800ae5c:	f7f8 f80f 	bl	8002e7e <BSP_RADIO_Init>
 800ae60:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b082      	sub	sp, #8
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800ae70:	79fb      	ldrb	r3, [r7, #7]
 800ae72:	4618      	mov	r0, r3
 800ae74:	f7f8 f834 	bl	8002ee0 <BSP_RADIO_ConfigRFSwitch>
 800ae78:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3708      	adds	r7, #8
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}

0800ae82 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800ae82:	b580      	push	{r7, lr}
 800ae84:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800ae86:	f7f8 f879 	bl	8002f7c <BSP_RADIO_GetTxConfig>
 800ae8a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800ae94:	f7f8 f879 	bl	8002f8a <BSP_RADIO_IsTCXO>
 800ae98:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	bd80      	pop	{r7, pc}

0800ae9e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800ae9e:	b580      	push	{r7, lr}
 800aea0:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800aea2:	f7f8 f879 	bl	8002f98 <BSP_RADIO_IsDCDC>
 800aea6:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b082      	sub	sp, #8
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800aeb6:	79fb      	ldrb	r3, [r7, #7]
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f7f8 f874 	bl	8002fa6 <BSP_RADIO_GetRFOMaxPowerConfig>
 800aebe:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	3708      	adds	r7, #8
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bd80      	pop	{r7, pc}

0800aec8 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	33f1      	adds	r3, #241	@ 0xf1
 800aed4:	2210      	movs	r2, #16
 800aed6:	2100      	movs	r1, #0
 800aed8:	4618      	mov	r0, r3
 800aeda:	f00f fae7 	bl	801a4ac <memset1>
    ctx->M_n = 0;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2200      	movs	r2, #0
 800aee2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	22f0      	movs	r2, #240	@ 0xf0
 800aeea:	2100      	movs	r1, #0
 800aeec:	4618      	mov	r0, r3
 800aeee:	f00f fadd 	bl	801a4ac <memset1>
}
 800aef2:	bf00      	nop
 800aef4:	3708      	adds	r7, #8
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b082      	sub	sp, #8
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
 800af02:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	461a      	mov	r2, r3
 800af08:	2110      	movs	r1, #16
 800af0a:	6838      	ldr	r0, [r7, #0]
 800af0c:	f000 fe5c 	bl	800bbc8 <lorawan_aes_set_key>
}
 800af10:	bf00      	nop
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b08c      	sub	sp, #48	@ 0x30
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f000 80a1 	beq.w	800b072 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800af36:	f1c3 0310 	rsb	r3, r3, #16
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	4293      	cmp	r3, r2
 800af3e:	bf28      	it	cs
 800af40:	4613      	movcs	r3, r2
 800af42:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800af50:	4413      	add	r3, r2
 800af52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af54:	b292      	uxth	r2, r2
 800af56:	68b9      	ldr	r1, [r7, #8]
 800af58:	4618      	mov	r0, r3
 800af5a:	f00f fa6c 	bl	801a436 <memcpy1>
        ctx->M_n += mlen;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800af64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af66:	441a      	add	r2, r3
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800af74:	2b0f      	cmp	r3, #15
 800af76:	f240 808d 	bls.w	800b094 <AES_CMAC_Update+0x17c>
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af7e:	429a      	cmp	r2, r3
 800af80:	f000 8088 	beq.w	800b094 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800af84:	2300      	movs	r3, #0
 800af86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af88:	e015      	b.n	800afb6 <AES_CMAC_Update+0x9e>
 800af8a:	68fa      	ldr	r2, [r7, #12]
 800af8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af8e:	4413      	add	r3, r2
 800af90:	33f1      	adds	r3, #241	@ 0xf1
 800af92:	781a      	ldrb	r2, [r3, #0]
 800af94:	68f9      	ldr	r1, [r7, #12]
 800af96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af98:	440b      	add	r3, r1
 800af9a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	4053      	eors	r3, r2
 800afa2:	b2d9      	uxtb	r1, r3
 800afa4:	68fa      	ldr	r2, [r7, #12]
 800afa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afa8:	4413      	add	r3, r2
 800afaa:	33f1      	adds	r3, #241	@ 0xf1
 800afac:	460a      	mov	r2, r1
 800afae:	701a      	strb	r2, [r3, #0]
 800afb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb2:	3301      	adds	r3, #1
 800afb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb8:	2b0f      	cmp	r3, #15
 800afba:	dde6      	ble.n	800af8a <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800afc2:	f107 0314 	add.w	r3, r7, #20
 800afc6:	2210      	movs	r2, #16
 800afc8:	4618      	mov	r0, r3
 800afca:	f00f fa34 	bl	801a436 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800afce:	68fa      	ldr	r2, [r7, #12]
 800afd0:	f107 0114 	add.w	r1, r7, #20
 800afd4:	f107 0314 	add.w	r3, r7, #20
 800afd8:	4618      	mov	r0, r3
 800afda:	f000 fed3 	bl	800bd84 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	33f1      	adds	r3, #241	@ 0xf1
 800afe2:	f107 0114 	add.w	r1, r7, #20
 800afe6:	2210      	movs	r2, #16
 800afe8:	4618      	mov	r0, r3
 800afea:	f00f fa24 	bl	801a436 <memcpy1>

        data += mlen;
 800afee:	68ba      	ldr	r2, [r7, #8]
 800aff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aff2:	4413      	add	r3, r2
 800aff4:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800affa:	1ad3      	subs	r3, r2, r3
 800affc:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800affe:	e038      	b.n	800b072 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800b000:	2300      	movs	r3, #0
 800b002:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b004:	e013      	b.n	800b02e <AES_CMAC_Update+0x116>
 800b006:	68fa      	ldr	r2, [r7, #12]
 800b008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b00a:	4413      	add	r3, r2
 800b00c:	33f1      	adds	r3, #241	@ 0xf1
 800b00e:	781a      	ldrb	r2, [r3, #0]
 800b010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b012:	68b9      	ldr	r1, [r7, #8]
 800b014:	440b      	add	r3, r1
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	4053      	eors	r3, r2
 800b01a:	b2d9      	uxtb	r1, r3
 800b01c:	68fa      	ldr	r2, [r7, #12]
 800b01e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b020:	4413      	add	r3, r2
 800b022:	33f1      	adds	r3, #241	@ 0xf1
 800b024:	460a      	mov	r2, r1
 800b026:	701a      	strb	r2, [r3, #0]
 800b028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b02a:	3301      	adds	r3, #1
 800b02c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b030:	2b0f      	cmp	r3, #15
 800b032:	dde8      	ble.n	800b006 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b03a:	f107 0314 	add.w	r3, r7, #20
 800b03e:	2210      	movs	r2, #16
 800b040:	4618      	mov	r0, r3
 800b042:	f00f f9f8 	bl	801a436 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b046:	68fa      	ldr	r2, [r7, #12]
 800b048:	f107 0114 	add.w	r1, r7, #20
 800b04c:	f107 0314 	add.w	r3, r7, #20
 800b050:	4618      	mov	r0, r3
 800b052:	f000 fe97 	bl	800bd84 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	33f1      	adds	r3, #241	@ 0xf1
 800b05a:	f107 0114 	add.w	r1, r7, #20
 800b05e:	2210      	movs	r2, #16
 800b060:	4618      	mov	r0, r3
 800b062:	f00f f9e8 	bl	801a436 <memcpy1>

        data += 16;
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	3310      	adds	r3, #16
 800b06a:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	3b10      	subs	r3, #16
 800b070:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2b10      	cmp	r3, #16
 800b076:	d8c3      	bhi.n	800b000 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	b292      	uxth	r2, r2
 800b082:	68b9      	ldr	r1, [r7, #8]
 800b084:	4618      	mov	r0, r3
 800b086:	f00f f9d6 	bl	801a436 <memcpy1>
    ctx->M_n = len;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800b092:	e000      	b.n	800b096 <AES_CMAC_Update+0x17e>
            return;
 800b094:	bf00      	nop
}
 800b096:	3730      	adds	r7, #48	@ 0x30
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}

0800b09c <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b092      	sub	sp, #72	@ 0x48
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800b0a6:	f107 031c 	add.w	r3, r7, #28
 800b0aa:	2210      	movs	r2, #16
 800b0ac:	2100      	movs	r1, #0
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f00f f9fc 	bl	801a4ac <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800b0b4:	683a      	ldr	r2, [r7, #0]
 800b0b6:	f107 011c 	add.w	r1, r7, #28
 800b0ba:	f107 031c 	add.w	r3, r7, #28
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f000 fe60 	bl	800bd84 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800b0c4:	7f3b      	ldrb	r3, [r7, #28]
 800b0c6:	b25b      	sxtb	r3, r3
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	da30      	bge.n	800b12e <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d0:	e01b      	b.n	800b10a <AES_CMAC_Final+0x6e>
 800b0d2:	f107 021c 	add.w	r2, r7, #28
 800b0d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0d8:	4413      	add	r3, r2
 800b0da:	781b      	ldrb	r3, [r3, #0]
 800b0dc:	005b      	lsls	r3, r3, #1
 800b0de:	b25a      	sxtb	r2, r3
 800b0e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	3348      	adds	r3, #72	@ 0x48
 800b0e6:	443b      	add	r3, r7
 800b0e8:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b0ec:	09db      	lsrs	r3, r3, #7
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	b25b      	sxtb	r3, r3
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	b25b      	sxtb	r3, r3
 800b0f6:	b2d9      	uxtb	r1, r3
 800b0f8:	f107 021c 	add.w	r2, r7, #28
 800b0fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0fe:	4413      	add	r3, r2
 800b100:	460a      	mov	r2, r1
 800b102:	701a      	strb	r2, [r3, #0]
 800b104:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b106:	3301      	adds	r3, #1
 800b108:	647b      	str	r3, [r7, #68]	@ 0x44
 800b10a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b10c:	2b0e      	cmp	r3, #14
 800b10e:	dde0      	ble.n	800b0d2 <AES_CMAC_Final+0x36>
 800b110:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b114:	005b      	lsls	r3, r3, #1
 800b116:	b2db      	uxtb	r3, r3
 800b118:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800b11c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b120:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800b124:	43db      	mvns	r3, r3
 800b126:	b2db      	uxtb	r3, r3
 800b128:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b12c:	e027      	b.n	800b17e <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800b12e:	2300      	movs	r3, #0
 800b130:	643b      	str	r3, [r7, #64]	@ 0x40
 800b132:	e01b      	b.n	800b16c <AES_CMAC_Final+0xd0>
 800b134:	f107 021c 	add.w	r2, r7, #28
 800b138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b13a:	4413      	add	r3, r2
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	005b      	lsls	r3, r3, #1
 800b140:	b25a      	sxtb	r2, r3
 800b142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b144:	3301      	adds	r3, #1
 800b146:	3348      	adds	r3, #72	@ 0x48
 800b148:	443b      	add	r3, r7
 800b14a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b14e:	09db      	lsrs	r3, r3, #7
 800b150:	b2db      	uxtb	r3, r3
 800b152:	b25b      	sxtb	r3, r3
 800b154:	4313      	orrs	r3, r2
 800b156:	b25b      	sxtb	r3, r3
 800b158:	b2d9      	uxtb	r1, r3
 800b15a:	f107 021c 	add.w	r2, r7, #28
 800b15e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b160:	4413      	add	r3, r2
 800b162:	460a      	mov	r2, r1
 800b164:	701a      	strb	r2, [r3, #0]
 800b166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b168:	3301      	adds	r3, #1
 800b16a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b16c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b16e:	2b0e      	cmp	r3, #14
 800b170:	dde0      	ble.n	800b134 <AES_CMAC_Final+0x98>
 800b172:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b176:	005b      	lsls	r3, r3, #1
 800b178:	b2db      	uxtb	r3, r3
 800b17a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b184:	2b10      	cmp	r3, #16
 800b186:	d11d      	bne.n	800b1c4 <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800b188:	2300      	movs	r3, #0
 800b18a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b18c:	e016      	b.n	800b1bc <AES_CMAC_Final+0x120>
 800b18e:	683a      	ldr	r2, [r7, #0]
 800b190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b192:	4413      	add	r3, r2
 800b194:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b198:	781a      	ldrb	r2, [r3, #0]
 800b19a:	f107 011c 	add.w	r1, r7, #28
 800b19e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1a0:	440b      	add	r3, r1
 800b1a2:	781b      	ldrb	r3, [r3, #0]
 800b1a4:	4053      	eors	r3, r2
 800b1a6:	b2d9      	uxtb	r1, r3
 800b1a8:	683a      	ldr	r2, [r7, #0]
 800b1aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1ac:	4413      	add	r3, r2
 800b1ae:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b1b2:	460a      	mov	r2, r1
 800b1b4:	701a      	strb	r2, [r3, #0]
 800b1b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1be:	2b0f      	cmp	r3, #15
 800b1c0:	dde5      	ble.n	800b18e <AES_CMAC_Final+0xf2>
 800b1c2:	e096      	b.n	800b2f2 <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800b1c4:	7f3b      	ldrb	r3, [r7, #28]
 800b1c6:	b25b      	sxtb	r3, r3
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	da30      	bge.n	800b22e <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b1d0:	e01b      	b.n	800b20a <AES_CMAC_Final+0x16e>
 800b1d2:	f107 021c 	add.w	r2, r7, #28
 800b1d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d8:	4413      	add	r3, r2
 800b1da:	781b      	ldrb	r3, [r3, #0]
 800b1dc:	005b      	lsls	r3, r3, #1
 800b1de:	b25a      	sxtb	r2, r3
 800b1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	3348      	adds	r3, #72	@ 0x48
 800b1e6:	443b      	add	r3, r7
 800b1e8:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b1ec:	09db      	lsrs	r3, r3, #7
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	b25b      	sxtb	r3, r3
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	b25b      	sxtb	r3, r3
 800b1f6:	b2d9      	uxtb	r1, r3
 800b1f8:	f107 021c 	add.w	r2, r7, #28
 800b1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1fe:	4413      	add	r3, r2
 800b200:	460a      	mov	r2, r1
 800b202:	701a      	strb	r2, [r3, #0]
 800b204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b206:	3301      	adds	r3, #1
 800b208:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b20c:	2b0e      	cmp	r3, #14
 800b20e:	dde0      	ble.n	800b1d2 <AES_CMAC_Final+0x136>
 800b210:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b214:	005b      	lsls	r3, r3, #1
 800b216:	b2db      	uxtb	r3, r3
 800b218:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800b21c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b220:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800b224:	43db      	mvns	r3, r3
 800b226:	b2db      	uxtb	r3, r3
 800b228:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b22c:	e027      	b.n	800b27e <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800b22e:	2300      	movs	r3, #0
 800b230:	637b      	str	r3, [r7, #52]	@ 0x34
 800b232:	e01b      	b.n	800b26c <AES_CMAC_Final+0x1d0>
 800b234:	f107 021c 	add.w	r2, r7, #28
 800b238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b23a:	4413      	add	r3, r2
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	005b      	lsls	r3, r3, #1
 800b240:	b25a      	sxtb	r2, r3
 800b242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b244:	3301      	adds	r3, #1
 800b246:	3348      	adds	r3, #72	@ 0x48
 800b248:	443b      	add	r3, r7
 800b24a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b24e:	09db      	lsrs	r3, r3, #7
 800b250:	b2db      	uxtb	r3, r3
 800b252:	b25b      	sxtb	r3, r3
 800b254:	4313      	orrs	r3, r2
 800b256:	b25b      	sxtb	r3, r3
 800b258:	b2d9      	uxtb	r1, r3
 800b25a:	f107 021c 	add.w	r2, r7, #28
 800b25e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b260:	4413      	add	r3, r2
 800b262:	460a      	mov	r2, r1
 800b264:	701a      	strb	r2, [r3, #0]
 800b266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b268:	3301      	adds	r3, #1
 800b26a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b26e:	2b0e      	cmp	r3, #14
 800b270:	dde0      	ble.n	800b234 <AES_CMAC_Final+0x198>
 800b272:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b276:	005b      	lsls	r3, r3, #1
 800b278:	b2db      	uxtb	r3, r3
 800b27a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b284:	683a      	ldr	r2, [r7, #0]
 800b286:	4413      	add	r3, r2
 800b288:	2280      	movs	r2, #128	@ 0x80
 800b28a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b28e:	e007      	b.n	800b2a0 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b296:	683a      	ldr	r2, [r7, #0]
 800b298:	4413      	add	r3, r2
 800b29a:	2200      	movs	r2, #0
 800b29c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b2a6:	1c5a      	adds	r2, r3, #1
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b2b4:	2b0f      	cmp	r3, #15
 800b2b6:	d9eb      	bls.n	800b290 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2bc:	e016      	b.n	800b2ec <AES_CMAC_Final+0x250>
 800b2be:	683a      	ldr	r2, [r7, #0]
 800b2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c2:	4413      	add	r3, r2
 800b2c4:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b2c8:	781a      	ldrb	r2, [r3, #0]
 800b2ca:	f107 011c 	add.w	r1, r7, #28
 800b2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d0:	440b      	add	r3, r1
 800b2d2:	781b      	ldrb	r3, [r3, #0]
 800b2d4:	4053      	eors	r3, r2
 800b2d6:	b2d9      	uxtb	r1, r3
 800b2d8:	683a      	ldr	r2, [r7, #0]
 800b2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2dc:	4413      	add	r3, r2
 800b2de:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b2e2:	460a      	mov	r2, r1
 800b2e4:	701a      	strb	r2, [r3, #0]
 800b2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ee:	2b0f      	cmp	r3, #15
 800b2f0:	dde5      	ble.n	800b2be <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2f6:	e015      	b.n	800b324 <AES_CMAC_Final+0x288>
 800b2f8:	683a      	ldr	r2, [r7, #0]
 800b2fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2fc:	4413      	add	r3, r2
 800b2fe:	33f1      	adds	r3, #241	@ 0xf1
 800b300:	781a      	ldrb	r2, [r3, #0]
 800b302:	6839      	ldr	r1, [r7, #0]
 800b304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b306:	440b      	add	r3, r1
 800b308:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	4053      	eors	r3, r2
 800b310:	b2d9      	uxtb	r1, r3
 800b312:	683a      	ldr	r2, [r7, #0]
 800b314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b316:	4413      	add	r3, r2
 800b318:	33f1      	adds	r3, #241	@ 0xf1
 800b31a:	460a      	mov	r2, r1
 800b31c:	701a      	strb	r2, [r3, #0]
 800b31e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b320:	3301      	adds	r3, #1
 800b322:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b326:	2b0f      	cmp	r3, #15
 800b328:	dde6      	ble.n	800b2f8 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b330:	f107 030c 	add.w	r3, r7, #12
 800b334:	2210      	movs	r2, #16
 800b336:	4618      	mov	r0, r3
 800b338:	f00f f87d 	bl	801a436 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800b33c:	683a      	ldr	r2, [r7, #0]
 800b33e:	f107 030c 	add.w	r3, r7, #12
 800b342:	6879      	ldr	r1, [r7, #4]
 800b344:	4618      	mov	r0, r3
 800b346:	f000 fd1d 	bl	800bd84 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800b34a:	f107 031c 	add.w	r3, r7, #28
 800b34e:	2210      	movs	r2, #16
 800b350:	2100      	movs	r1, #0
 800b352:	4618      	mov	r0, r3
 800b354:	f00f f8aa 	bl	801a4ac <memset1>
}
 800b358:	bf00      	nop
 800b35a:	3748      	adds	r7, #72	@ 0x48
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800b360:	b480      	push	{r7}
 800b362:	b083      	sub	sp, #12
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	781a      	ldrb	r2, [r3, #0]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	3301      	adds	r3, #1
 800b376:	683a      	ldr	r2, [r7, #0]
 800b378:	7852      	ldrb	r2, [r2, #1]
 800b37a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	3302      	adds	r3, #2
 800b380:	683a      	ldr	r2, [r7, #0]
 800b382:	7892      	ldrb	r2, [r2, #2]
 800b384:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	3303      	adds	r3, #3
 800b38a:	683a      	ldr	r2, [r7, #0]
 800b38c:	78d2      	ldrb	r2, [r2, #3]
 800b38e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	3304      	adds	r3, #4
 800b394:	683a      	ldr	r2, [r7, #0]
 800b396:	7912      	ldrb	r2, [r2, #4]
 800b398:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	3305      	adds	r3, #5
 800b39e:	683a      	ldr	r2, [r7, #0]
 800b3a0:	7952      	ldrb	r2, [r2, #5]
 800b3a2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	3306      	adds	r3, #6
 800b3a8:	683a      	ldr	r2, [r7, #0]
 800b3aa:	7992      	ldrb	r2, [r2, #6]
 800b3ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	3307      	adds	r3, #7
 800b3b2:	683a      	ldr	r2, [r7, #0]
 800b3b4:	79d2      	ldrb	r2, [r2, #7]
 800b3b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	3308      	adds	r3, #8
 800b3bc:	683a      	ldr	r2, [r7, #0]
 800b3be:	7a12      	ldrb	r2, [r2, #8]
 800b3c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	3309      	adds	r3, #9
 800b3c6:	683a      	ldr	r2, [r7, #0]
 800b3c8:	7a52      	ldrb	r2, [r2, #9]
 800b3ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	330a      	adds	r3, #10
 800b3d0:	683a      	ldr	r2, [r7, #0]
 800b3d2:	7a92      	ldrb	r2, [r2, #10]
 800b3d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	330b      	adds	r3, #11
 800b3da:	683a      	ldr	r2, [r7, #0]
 800b3dc:	7ad2      	ldrb	r2, [r2, #11]
 800b3de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	330c      	adds	r3, #12
 800b3e4:	683a      	ldr	r2, [r7, #0]
 800b3e6:	7b12      	ldrb	r2, [r2, #12]
 800b3e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	330d      	adds	r3, #13
 800b3ee:	683a      	ldr	r2, [r7, #0]
 800b3f0:	7b52      	ldrb	r2, [r2, #13]
 800b3f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	330e      	adds	r3, #14
 800b3f8:	683a      	ldr	r2, [r7, #0]
 800b3fa:	7b92      	ldrb	r2, [r2, #14]
 800b3fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	330f      	adds	r3, #15
 800b402:	683a      	ldr	r2, [r7, #0]
 800b404:	7bd2      	ldrb	r2, [r2, #15]
 800b406:	701a      	strb	r2, [r3, #0]
#endif
}
 800b408:	bf00      	nop
 800b40a:	370c      	adds	r7, #12
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bc80      	pop	{r7}
 800b410:	4770      	bx	lr

0800b412 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800b412:	b480      	push	{r7}
 800b414:	b085      	sub	sp, #20
 800b416:	af00      	add	r7, sp, #0
 800b418:	60f8      	str	r0, [r7, #12]
 800b41a:	60b9      	str	r1, [r7, #8]
 800b41c:	4613      	mov	r3, r2
 800b41e:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800b420:	e007      	b.n	800b432 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800b422:	68ba      	ldr	r2, [r7, #8]
 800b424:	1c53      	adds	r3, r2, #1
 800b426:	60bb      	str	r3, [r7, #8]
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	1c59      	adds	r1, r3, #1
 800b42c:	60f9      	str	r1, [r7, #12]
 800b42e:	7812      	ldrb	r2, [r2, #0]
 800b430:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800b432:	79fb      	ldrb	r3, [r7, #7]
 800b434:	1e5a      	subs	r2, r3, #1
 800b436:	71fa      	strb	r2, [r7, #7]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d1f2      	bne.n	800b422 <copy_block_nn+0x10>
}
 800b43c:	bf00      	nop
 800b43e:	bf00      	nop
 800b440:	3714      	adds	r7, #20
 800b442:	46bd      	mov	sp, r7
 800b444:	bc80      	pop	{r7}
 800b446:	4770      	bx	lr

0800b448 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800b448:	b480      	push	{r7}
 800b44a:	b083      	sub	sp, #12
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
 800b450:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	781a      	ldrb	r2, [r3, #0]
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	781b      	ldrb	r3, [r3, #0]
 800b45a:	4053      	eors	r3, r2
 800b45c:	b2da      	uxtb	r2, r3
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	3301      	adds	r3, #1
 800b466:	7819      	ldrb	r1, [r3, #0]
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	3301      	adds	r3, #1
 800b46c:	781a      	ldrb	r2, [r3, #0]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	3301      	adds	r3, #1
 800b472:	404a      	eors	r2, r1
 800b474:	b2d2      	uxtb	r2, r2
 800b476:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	3302      	adds	r3, #2
 800b47c:	7819      	ldrb	r1, [r3, #0]
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	3302      	adds	r3, #2
 800b482:	781a      	ldrb	r2, [r3, #0]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	3302      	adds	r3, #2
 800b488:	404a      	eors	r2, r1
 800b48a:	b2d2      	uxtb	r2, r2
 800b48c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	3303      	adds	r3, #3
 800b492:	7819      	ldrb	r1, [r3, #0]
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	3303      	adds	r3, #3
 800b498:	781a      	ldrb	r2, [r3, #0]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	3303      	adds	r3, #3
 800b49e:	404a      	eors	r2, r1
 800b4a0:	b2d2      	uxtb	r2, r2
 800b4a2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	3304      	adds	r3, #4
 800b4a8:	7819      	ldrb	r1, [r3, #0]
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	3304      	adds	r3, #4
 800b4ae:	781a      	ldrb	r2, [r3, #0]
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	3304      	adds	r3, #4
 800b4b4:	404a      	eors	r2, r1
 800b4b6:	b2d2      	uxtb	r2, r2
 800b4b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	3305      	adds	r3, #5
 800b4be:	7819      	ldrb	r1, [r3, #0]
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	3305      	adds	r3, #5
 800b4c4:	781a      	ldrb	r2, [r3, #0]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	3305      	adds	r3, #5
 800b4ca:	404a      	eors	r2, r1
 800b4cc:	b2d2      	uxtb	r2, r2
 800b4ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	3306      	adds	r3, #6
 800b4d4:	7819      	ldrb	r1, [r3, #0]
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	3306      	adds	r3, #6
 800b4da:	781a      	ldrb	r2, [r3, #0]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	3306      	adds	r3, #6
 800b4e0:	404a      	eors	r2, r1
 800b4e2:	b2d2      	uxtb	r2, r2
 800b4e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	3307      	adds	r3, #7
 800b4ea:	7819      	ldrb	r1, [r3, #0]
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	3307      	adds	r3, #7
 800b4f0:	781a      	ldrb	r2, [r3, #0]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	3307      	adds	r3, #7
 800b4f6:	404a      	eors	r2, r1
 800b4f8:	b2d2      	uxtb	r2, r2
 800b4fa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	3308      	adds	r3, #8
 800b500:	7819      	ldrb	r1, [r3, #0]
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	3308      	adds	r3, #8
 800b506:	781a      	ldrb	r2, [r3, #0]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	3308      	adds	r3, #8
 800b50c:	404a      	eors	r2, r1
 800b50e:	b2d2      	uxtb	r2, r2
 800b510:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	3309      	adds	r3, #9
 800b516:	7819      	ldrb	r1, [r3, #0]
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	3309      	adds	r3, #9
 800b51c:	781a      	ldrb	r2, [r3, #0]
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	3309      	adds	r3, #9
 800b522:	404a      	eors	r2, r1
 800b524:	b2d2      	uxtb	r2, r2
 800b526:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	330a      	adds	r3, #10
 800b52c:	7819      	ldrb	r1, [r3, #0]
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	330a      	adds	r3, #10
 800b532:	781a      	ldrb	r2, [r3, #0]
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	330a      	adds	r3, #10
 800b538:	404a      	eors	r2, r1
 800b53a:	b2d2      	uxtb	r2, r2
 800b53c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	330b      	adds	r3, #11
 800b542:	7819      	ldrb	r1, [r3, #0]
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	330b      	adds	r3, #11
 800b548:	781a      	ldrb	r2, [r3, #0]
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	330b      	adds	r3, #11
 800b54e:	404a      	eors	r2, r1
 800b550:	b2d2      	uxtb	r2, r2
 800b552:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	330c      	adds	r3, #12
 800b558:	7819      	ldrb	r1, [r3, #0]
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	330c      	adds	r3, #12
 800b55e:	781a      	ldrb	r2, [r3, #0]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	330c      	adds	r3, #12
 800b564:	404a      	eors	r2, r1
 800b566:	b2d2      	uxtb	r2, r2
 800b568:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	330d      	adds	r3, #13
 800b56e:	7819      	ldrb	r1, [r3, #0]
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	330d      	adds	r3, #13
 800b574:	781a      	ldrb	r2, [r3, #0]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	330d      	adds	r3, #13
 800b57a:	404a      	eors	r2, r1
 800b57c:	b2d2      	uxtb	r2, r2
 800b57e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	330e      	adds	r3, #14
 800b584:	7819      	ldrb	r1, [r3, #0]
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	330e      	adds	r3, #14
 800b58a:	781a      	ldrb	r2, [r3, #0]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	330e      	adds	r3, #14
 800b590:	404a      	eors	r2, r1
 800b592:	b2d2      	uxtb	r2, r2
 800b594:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	330f      	adds	r3, #15
 800b59a:	7819      	ldrb	r1, [r3, #0]
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	330f      	adds	r3, #15
 800b5a0:	781a      	ldrb	r2, [r3, #0]
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	330f      	adds	r3, #15
 800b5a6:	404a      	eors	r2, r1
 800b5a8:	b2d2      	uxtb	r2, r2
 800b5aa:	701a      	strb	r2, [r3, #0]
#endif
}
 800b5ac:	bf00      	nop
 800b5ae:	370c      	adds	r7, #12
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bc80      	pop	{r7}
 800b5b4:	4770      	bx	lr

0800b5b6 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800b5b6:	b480      	push	{r7}
 800b5b8:	b085      	sub	sp, #20
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	60f8      	str	r0, [r7, #12]
 800b5be:	60b9      	str	r1, [r7, #8]
 800b5c0:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	781a      	ldrb	r2, [r3, #0]
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	4053      	eors	r3, r2
 800b5cc:	b2da      	uxtb	r2, r3
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	7819      	ldrb	r1, [r3, #0]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	781a      	ldrb	r2, [r3, #0]
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	404a      	eors	r2, r1
 800b5e4:	b2d2      	uxtb	r2, r2
 800b5e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	3302      	adds	r3, #2
 800b5ec:	7819      	ldrb	r1, [r3, #0]
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	3302      	adds	r3, #2
 800b5f2:	781a      	ldrb	r2, [r3, #0]
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	3302      	adds	r3, #2
 800b5f8:	404a      	eors	r2, r1
 800b5fa:	b2d2      	uxtb	r2, r2
 800b5fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	3303      	adds	r3, #3
 800b602:	7819      	ldrb	r1, [r3, #0]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	3303      	adds	r3, #3
 800b608:	781a      	ldrb	r2, [r3, #0]
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	3303      	adds	r3, #3
 800b60e:	404a      	eors	r2, r1
 800b610:	b2d2      	uxtb	r2, r2
 800b612:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	3304      	adds	r3, #4
 800b618:	7819      	ldrb	r1, [r3, #0]
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	3304      	adds	r3, #4
 800b61e:	781a      	ldrb	r2, [r3, #0]
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	3304      	adds	r3, #4
 800b624:	404a      	eors	r2, r1
 800b626:	b2d2      	uxtb	r2, r2
 800b628:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	3305      	adds	r3, #5
 800b62e:	7819      	ldrb	r1, [r3, #0]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	3305      	adds	r3, #5
 800b634:	781a      	ldrb	r2, [r3, #0]
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	3305      	adds	r3, #5
 800b63a:	404a      	eors	r2, r1
 800b63c:	b2d2      	uxtb	r2, r2
 800b63e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800b640:	68bb      	ldr	r3, [r7, #8]
 800b642:	3306      	adds	r3, #6
 800b644:	7819      	ldrb	r1, [r3, #0]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	3306      	adds	r3, #6
 800b64a:	781a      	ldrb	r2, [r3, #0]
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	3306      	adds	r3, #6
 800b650:	404a      	eors	r2, r1
 800b652:	b2d2      	uxtb	r2, r2
 800b654:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	3307      	adds	r3, #7
 800b65a:	7819      	ldrb	r1, [r3, #0]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	3307      	adds	r3, #7
 800b660:	781a      	ldrb	r2, [r3, #0]
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	3307      	adds	r3, #7
 800b666:	404a      	eors	r2, r1
 800b668:	b2d2      	uxtb	r2, r2
 800b66a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800b66c:	68bb      	ldr	r3, [r7, #8]
 800b66e:	3308      	adds	r3, #8
 800b670:	7819      	ldrb	r1, [r3, #0]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	3308      	adds	r3, #8
 800b676:	781a      	ldrb	r2, [r3, #0]
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	3308      	adds	r3, #8
 800b67c:	404a      	eors	r2, r1
 800b67e:	b2d2      	uxtb	r2, r2
 800b680:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	3309      	adds	r3, #9
 800b686:	7819      	ldrb	r1, [r3, #0]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	3309      	adds	r3, #9
 800b68c:	781a      	ldrb	r2, [r3, #0]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	3309      	adds	r3, #9
 800b692:	404a      	eors	r2, r1
 800b694:	b2d2      	uxtb	r2, r2
 800b696:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	330a      	adds	r3, #10
 800b69c:	7819      	ldrb	r1, [r3, #0]
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	330a      	adds	r3, #10
 800b6a2:	781a      	ldrb	r2, [r3, #0]
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	330a      	adds	r3, #10
 800b6a8:	404a      	eors	r2, r1
 800b6aa:	b2d2      	uxtb	r2, r2
 800b6ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	330b      	adds	r3, #11
 800b6b2:	7819      	ldrb	r1, [r3, #0]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	330b      	adds	r3, #11
 800b6b8:	781a      	ldrb	r2, [r3, #0]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	330b      	adds	r3, #11
 800b6be:	404a      	eors	r2, r1
 800b6c0:	b2d2      	uxtb	r2, r2
 800b6c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	330c      	adds	r3, #12
 800b6c8:	7819      	ldrb	r1, [r3, #0]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	330c      	adds	r3, #12
 800b6ce:	781a      	ldrb	r2, [r3, #0]
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	330c      	adds	r3, #12
 800b6d4:	404a      	eors	r2, r1
 800b6d6:	b2d2      	uxtb	r2, r2
 800b6d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	330d      	adds	r3, #13
 800b6de:	7819      	ldrb	r1, [r3, #0]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	330d      	adds	r3, #13
 800b6e4:	781a      	ldrb	r2, [r3, #0]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	330d      	adds	r3, #13
 800b6ea:	404a      	eors	r2, r1
 800b6ec:	b2d2      	uxtb	r2, r2
 800b6ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	330e      	adds	r3, #14
 800b6f4:	7819      	ldrb	r1, [r3, #0]
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	330e      	adds	r3, #14
 800b6fa:	781a      	ldrb	r2, [r3, #0]
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	330e      	adds	r3, #14
 800b700:	404a      	eors	r2, r1
 800b702:	b2d2      	uxtb	r2, r2
 800b704:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	330f      	adds	r3, #15
 800b70a:	7819      	ldrb	r1, [r3, #0]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	330f      	adds	r3, #15
 800b710:	781a      	ldrb	r2, [r3, #0]
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	330f      	adds	r3, #15
 800b716:	404a      	eors	r2, r1
 800b718:	b2d2      	uxtb	r2, r2
 800b71a:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800b71c:	bf00      	nop
 800b71e:	3714      	adds	r7, #20
 800b720:	46bd      	mov	sp, r7
 800b722:	bc80      	pop	{r7}
 800b724:	4770      	bx	lr

0800b726 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800b726:	b580      	push	{r7, lr}
 800b728:	b082      	sub	sp, #8
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	6078      	str	r0, [r7, #4]
 800b72e:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800b730:	6839      	ldr	r1, [r7, #0]
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f7ff fe88 	bl	800b448 <xor_block>
}
 800b738:	bf00      	nop
 800b73a:	3708      	adds	r7, #8
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}

0800b740 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800b740:	b480      	push	{r7}
 800b742:	b085      	sub	sp, #20
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	461a      	mov	r2, r3
 800b74e:	4b48      	ldr	r3, [pc, #288]	@ (800b870 <shift_sub_rows+0x130>)
 800b750:	5c9a      	ldrb	r2, [r3, r2]
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	701a      	strb	r2, [r3, #0]
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	3304      	adds	r3, #4
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	4619      	mov	r1, r3
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	3304      	adds	r3, #4
 800b762:	4a43      	ldr	r2, [pc, #268]	@ (800b870 <shift_sub_rows+0x130>)
 800b764:	5c52      	ldrb	r2, [r2, r1]
 800b766:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	3308      	adds	r3, #8
 800b76c:	781b      	ldrb	r3, [r3, #0]
 800b76e:	4619      	mov	r1, r3
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	3308      	adds	r3, #8
 800b774:	4a3e      	ldr	r2, [pc, #248]	@ (800b870 <shift_sub_rows+0x130>)
 800b776:	5c52      	ldrb	r2, [r2, r1]
 800b778:	701a      	strb	r2, [r3, #0]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	330c      	adds	r3, #12
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	4619      	mov	r1, r3
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	330c      	adds	r3, #12
 800b786:	4a3a      	ldr	r2, [pc, #232]	@ (800b870 <shift_sub_rows+0x130>)
 800b788:	5c52      	ldrb	r2, [r2, r1]
 800b78a:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	785b      	ldrb	r3, [r3, #1]
 800b790:	73fb      	strb	r3, [r7, #15]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	3305      	adds	r3, #5
 800b796:	781b      	ldrb	r3, [r3, #0]
 800b798:	4619      	mov	r1, r3
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	3301      	adds	r3, #1
 800b79e:	4a34      	ldr	r2, [pc, #208]	@ (800b870 <shift_sub_rows+0x130>)
 800b7a0:	5c52      	ldrb	r2, [r2, r1]
 800b7a2:	701a      	strb	r2, [r3, #0]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	3309      	adds	r3, #9
 800b7a8:	781b      	ldrb	r3, [r3, #0]
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	3305      	adds	r3, #5
 800b7b0:	4a2f      	ldr	r2, [pc, #188]	@ (800b870 <shift_sub_rows+0x130>)
 800b7b2:	5c52      	ldrb	r2, [r2, r1]
 800b7b4:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	330d      	adds	r3, #13
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	4619      	mov	r1, r3
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	3309      	adds	r3, #9
 800b7c2:	4a2b      	ldr	r2, [pc, #172]	@ (800b870 <shift_sub_rows+0x130>)
 800b7c4:	5c52      	ldrb	r2, [r2, r1]
 800b7c6:	701a      	strb	r2, [r3, #0]
 800b7c8:	7bfa      	ldrb	r2, [r7, #15]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	330d      	adds	r3, #13
 800b7ce:	4928      	ldr	r1, [pc, #160]	@ (800b870 <shift_sub_rows+0x130>)
 800b7d0:	5c8a      	ldrb	r2, [r1, r2]
 800b7d2:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	789b      	ldrb	r3, [r3, #2]
 800b7d8:	73fb      	strb	r3, [r7, #15]
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	330a      	adds	r3, #10
 800b7de:	781b      	ldrb	r3, [r3, #0]
 800b7e0:	4619      	mov	r1, r3
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	3302      	adds	r3, #2
 800b7e6:	4a22      	ldr	r2, [pc, #136]	@ (800b870 <shift_sub_rows+0x130>)
 800b7e8:	5c52      	ldrb	r2, [r2, r1]
 800b7ea:	701a      	strb	r2, [r3, #0]
 800b7ec:	7bfa      	ldrb	r2, [r7, #15]
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	330a      	adds	r3, #10
 800b7f2:	491f      	ldr	r1, [pc, #124]	@ (800b870 <shift_sub_rows+0x130>)
 800b7f4:	5c8a      	ldrb	r2, [r1, r2]
 800b7f6:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	799b      	ldrb	r3, [r3, #6]
 800b7fc:	73fb      	strb	r3, [r7, #15]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	330e      	adds	r3, #14
 800b802:	781b      	ldrb	r3, [r3, #0]
 800b804:	4619      	mov	r1, r3
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	3306      	adds	r3, #6
 800b80a:	4a19      	ldr	r2, [pc, #100]	@ (800b870 <shift_sub_rows+0x130>)
 800b80c:	5c52      	ldrb	r2, [r2, r1]
 800b80e:	701a      	strb	r2, [r3, #0]
 800b810:	7bfa      	ldrb	r2, [r7, #15]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	330e      	adds	r3, #14
 800b816:	4916      	ldr	r1, [pc, #88]	@ (800b870 <shift_sub_rows+0x130>)
 800b818:	5c8a      	ldrb	r2, [r1, r2]
 800b81a:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	7bdb      	ldrb	r3, [r3, #15]
 800b820:	73fb      	strb	r3, [r7, #15]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	330b      	adds	r3, #11
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	4619      	mov	r1, r3
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	330f      	adds	r3, #15
 800b82e:	4a10      	ldr	r2, [pc, #64]	@ (800b870 <shift_sub_rows+0x130>)
 800b830:	5c52      	ldrb	r2, [r2, r1]
 800b832:	701a      	strb	r2, [r3, #0]
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	3307      	adds	r3, #7
 800b838:	781b      	ldrb	r3, [r3, #0]
 800b83a:	4619      	mov	r1, r3
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	330b      	adds	r3, #11
 800b840:	4a0b      	ldr	r2, [pc, #44]	@ (800b870 <shift_sub_rows+0x130>)
 800b842:	5c52      	ldrb	r2, [r2, r1]
 800b844:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	3303      	adds	r3, #3
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	4619      	mov	r1, r3
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	3307      	adds	r3, #7
 800b852:	4a07      	ldr	r2, [pc, #28]	@ (800b870 <shift_sub_rows+0x130>)
 800b854:	5c52      	ldrb	r2, [r2, r1]
 800b856:	701a      	strb	r2, [r3, #0]
 800b858:	7bfa      	ldrb	r2, [r7, #15]
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	3303      	adds	r3, #3
 800b85e:	4904      	ldr	r1, [pc, #16]	@ (800b870 <shift_sub_rows+0x130>)
 800b860:	5c8a      	ldrb	r2, [r1, r2]
 800b862:	701a      	strb	r2, [r3, #0]
}
 800b864:	bf00      	nop
 800b866:	3714      	adds	r7, #20
 800b868:	46bd      	mov	sp, r7
 800b86a:	bc80      	pop	{r7}
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	0801fbb0 	.word	0x0801fbb0

0800b874 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800b874:	b580      	push	{r7, lr}
 800b876:	b086      	sub	sp, #24
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800b87c:	f107 0308 	add.w	r3, r7, #8
 800b880:	6879      	ldr	r1, [r7, #4]
 800b882:	4618      	mov	r0, r3
 800b884:	f7ff fd6c 	bl	800b360 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800b888:	7a3b      	ldrb	r3, [r7, #8]
 800b88a:	461a      	mov	r2, r3
 800b88c:	4b9a      	ldr	r3, [pc, #616]	@ (800baf8 <mix_sub_columns+0x284>)
 800b88e:	5c9a      	ldrb	r2, [r3, r2]
 800b890:	7b7b      	ldrb	r3, [r7, #13]
 800b892:	4619      	mov	r1, r3
 800b894:	4b99      	ldr	r3, [pc, #612]	@ (800bafc <mix_sub_columns+0x288>)
 800b896:	5c5b      	ldrb	r3, [r3, r1]
 800b898:	4053      	eors	r3, r2
 800b89a:	b2da      	uxtb	r2, r3
 800b89c:	7cbb      	ldrb	r3, [r7, #18]
 800b89e:	4619      	mov	r1, r3
 800b8a0:	4b97      	ldr	r3, [pc, #604]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b8a2:	5c5b      	ldrb	r3, [r3, r1]
 800b8a4:	4053      	eors	r3, r2
 800b8a6:	b2da      	uxtb	r2, r3
 800b8a8:	7dfb      	ldrb	r3, [r7, #23]
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	4b94      	ldr	r3, [pc, #592]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b8ae:	5c5b      	ldrb	r3, [r3, r1]
 800b8b0:	4053      	eors	r3, r2
 800b8b2:	b2da      	uxtb	r2, r3
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800b8b8:	7a3b      	ldrb	r3, [r7, #8]
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	4b90      	ldr	r3, [pc, #576]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b8be:	5c9a      	ldrb	r2, [r3, r2]
 800b8c0:	7b7b      	ldrb	r3, [r7, #13]
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	4b8c      	ldr	r3, [pc, #560]	@ (800baf8 <mix_sub_columns+0x284>)
 800b8c6:	5c5b      	ldrb	r3, [r3, r1]
 800b8c8:	4053      	eors	r3, r2
 800b8ca:	b2da      	uxtb	r2, r3
 800b8cc:	7cbb      	ldrb	r3, [r7, #18]
 800b8ce:	4619      	mov	r1, r3
 800b8d0:	4b8a      	ldr	r3, [pc, #552]	@ (800bafc <mix_sub_columns+0x288>)
 800b8d2:	5c5b      	ldrb	r3, [r3, r1]
 800b8d4:	4053      	eors	r3, r2
 800b8d6:	b2d9      	uxtb	r1, r3
 800b8d8:	7dfb      	ldrb	r3, [r7, #23]
 800b8da:	461a      	mov	r2, r3
 800b8dc:	4b88      	ldr	r3, [pc, #544]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b8de:	5c9a      	ldrb	r2, [r3, r2]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	404a      	eors	r2, r1
 800b8e6:	b2d2      	uxtb	r2, r2
 800b8e8:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800b8ea:	7a3b      	ldrb	r3, [r7, #8]
 800b8ec:	461a      	mov	r2, r3
 800b8ee:	4b84      	ldr	r3, [pc, #528]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b8f0:	5c9a      	ldrb	r2, [r3, r2]
 800b8f2:	7b7b      	ldrb	r3, [r7, #13]
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	4b82      	ldr	r3, [pc, #520]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b8f8:	5c5b      	ldrb	r3, [r3, r1]
 800b8fa:	4053      	eors	r3, r2
 800b8fc:	b2da      	uxtb	r2, r3
 800b8fe:	7cbb      	ldrb	r3, [r7, #18]
 800b900:	4619      	mov	r1, r3
 800b902:	4b7d      	ldr	r3, [pc, #500]	@ (800baf8 <mix_sub_columns+0x284>)
 800b904:	5c5b      	ldrb	r3, [r3, r1]
 800b906:	4053      	eors	r3, r2
 800b908:	b2d9      	uxtb	r1, r3
 800b90a:	7dfb      	ldrb	r3, [r7, #23]
 800b90c:	461a      	mov	r2, r3
 800b90e:	4b7b      	ldr	r3, [pc, #492]	@ (800bafc <mix_sub_columns+0x288>)
 800b910:	5c9a      	ldrb	r2, [r3, r2]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	3302      	adds	r3, #2
 800b916:	404a      	eors	r2, r1
 800b918:	b2d2      	uxtb	r2, r2
 800b91a:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800b91c:	7a3b      	ldrb	r3, [r7, #8]
 800b91e:	461a      	mov	r2, r3
 800b920:	4b76      	ldr	r3, [pc, #472]	@ (800bafc <mix_sub_columns+0x288>)
 800b922:	5c9a      	ldrb	r2, [r3, r2]
 800b924:	7b7b      	ldrb	r3, [r7, #13]
 800b926:	4619      	mov	r1, r3
 800b928:	4b75      	ldr	r3, [pc, #468]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b92a:	5c5b      	ldrb	r3, [r3, r1]
 800b92c:	4053      	eors	r3, r2
 800b92e:	b2da      	uxtb	r2, r3
 800b930:	7cbb      	ldrb	r3, [r7, #18]
 800b932:	4619      	mov	r1, r3
 800b934:	4b72      	ldr	r3, [pc, #456]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b936:	5c5b      	ldrb	r3, [r3, r1]
 800b938:	4053      	eors	r3, r2
 800b93a:	b2d9      	uxtb	r1, r3
 800b93c:	7dfb      	ldrb	r3, [r7, #23]
 800b93e:	461a      	mov	r2, r3
 800b940:	4b6d      	ldr	r3, [pc, #436]	@ (800baf8 <mix_sub_columns+0x284>)
 800b942:	5c9a      	ldrb	r2, [r3, r2]
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	3303      	adds	r3, #3
 800b948:	404a      	eors	r2, r1
 800b94a:	b2d2      	uxtb	r2, r2
 800b94c:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800b94e:	7b3b      	ldrb	r3, [r7, #12]
 800b950:	461a      	mov	r2, r3
 800b952:	4b69      	ldr	r3, [pc, #420]	@ (800baf8 <mix_sub_columns+0x284>)
 800b954:	5c9a      	ldrb	r2, [r3, r2]
 800b956:	7c7b      	ldrb	r3, [r7, #17]
 800b958:	4619      	mov	r1, r3
 800b95a:	4b68      	ldr	r3, [pc, #416]	@ (800bafc <mix_sub_columns+0x288>)
 800b95c:	5c5b      	ldrb	r3, [r3, r1]
 800b95e:	4053      	eors	r3, r2
 800b960:	b2da      	uxtb	r2, r3
 800b962:	7dbb      	ldrb	r3, [r7, #22]
 800b964:	4619      	mov	r1, r3
 800b966:	4b66      	ldr	r3, [pc, #408]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b968:	5c5b      	ldrb	r3, [r3, r1]
 800b96a:	4053      	eors	r3, r2
 800b96c:	b2d9      	uxtb	r1, r3
 800b96e:	7afb      	ldrb	r3, [r7, #11]
 800b970:	461a      	mov	r2, r3
 800b972:	4b63      	ldr	r3, [pc, #396]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b974:	5c9a      	ldrb	r2, [r3, r2]
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	3304      	adds	r3, #4
 800b97a:	404a      	eors	r2, r1
 800b97c:	b2d2      	uxtb	r2, r2
 800b97e:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800b980:	7b3b      	ldrb	r3, [r7, #12]
 800b982:	461a      	mov	r2, r3
 800b984:	4b5e      	ldr	r3, [pc, #376]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b986:	5c9a      	ldrb	r2, [r3, r2]
 800b988:	7c7b      	ldrb	r3, [r7, #17]
 800b98a:	4619      	mov	r1, r3
 800b98c:	4b5a      	ldr	r3, [pc, #360]	@ (800baf8 <mix_sub_columns+0x284>)
 800b98e:	5c5b      	ldrb	r3, [r3, r1]
 800b990:	4053      	eors	r3, r2
 800b992:	b2da      	uxtb	r2, r3
 800b994:	7dbb      	ldrb	r3, [r7, #22]
 800b996:	4619      	mov	r1, r3
 800b998:	4b58      	ldr	r3, [pc, #352]	@ (800bafc <mix_sub_columns+0x288>)
 800b99a:	5c5b      	ldrb	r3, [r3, r1]
 800b99c:	4053      	eors	r3, r2
 800b99e:	b2d9      	uxtb	r1, r3
 800b9a0:	7afb      	ldrb	r3, [r7, #11]
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	4b56      	ldr	r3, [pc, #344]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b9a6:	5c9a      	ldrb	r2, [r3, r2]
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	3305      	adds	r3, #5
 800b9ac:	404a      	eors	r2, r1
 800b9ae:	b2d2      	uxtb	r2, r2
 800b9b0:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800b9b2:	7b3b      	ldrb	r3, [r7, #12]
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	4b52      	ldr	r3, [pc, #328]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b9b8:	5c9a      	ldrb	r2, [r3, r2]
 800b9ba:	7c7b      	ldrb	r3, [r7, #17]
 800b9bc:	4619      	mov	r1, r3
 800b9be:	4b50      	ldr	r3, [pc, #320]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b9c0:	5c5b      	ldrb	r3, [r3, r1]
 800b9c2:	4053      	eors	r3, r2
 800b9c4:	b2da      	uxtb	r2, r3
 800b9c6:	7dbb      	ldrb	r3, [r7, #22]
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	4b4b      	ldr	r3, [pc, #300]	@ (800baf8 <mix_sub_columns+0x284>)
 800b9cc:	5c5b      	ldrb	r3, [r3, r1]
 800b9ce:	4053      	eors	r3, r2
 800b9d0:	b2d9      	uxtb	r1, r3
 800b9d2:	7afb      	ldrb	r3, [r7, #11]
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	4b49      	ldr	r3, [pc, #292]	@ (800bafc <mix_sub_columns+0x288>)
 800b9d8:	5c9a      	ldrb	r2, [r3, r2]
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	3306      	adds	r3, #6
 800b9de:	404a      	eors	r2, r1
 800b9e0:	b2d2      	uxtb	r2, r2
 800b9e2:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800b9e4:	7b3b      	ldrb	r3, [r7, #12]
 800b9e6:	461a      	mov	r2, r3
 800b9e8:	4b44      	ldr	r3, [pc, #272]	@ (800bafc <mix_sub_columns+0x288>)
 800b9ea:	5c9a      	ldrb	r2, [r3, r2]
 800b9ec:	7c7b      	ldrb	r3, [r7, #17]
 800b9ee:	4619      	mov	r1, r3
 800b9f0:	4b43      	ldr	r3, [pc, #268]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b9f2:	5c5b      	ldrb	r3, [r3, r1]
 800b9f4:	4053      	eors	r3, r2
 800b9f6:	b2da      	uxtb	r2, r3
 800b9f8:	7dbb      	ldrb	r3, [r7, #22]
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	4b40      	ldr	r3, [pc, #256]	@ (800bb00 <mix_sub_columns+0x28c>)
 800b9fe:	5c5b      	ldrb	r3, [r3, r1]
 800ba00:	4053      	eors	r3, r2
 800ba02:	b2d9      	uxtb	r1, r3
 800ba04:	7afb      	ldrb	r3, [r7, #11]
 800ba06:	461a      	mov	r2, r3
 800ba08:	4b3b      	ldr	r3, [pc, #236]	@ (800baf8 <mix_sub_columns+0x284>)
 800ba0a:	5c9a      	ldrb	r2, [r3, r2]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	3307      	adds	r3, #7
 800ba10:	404a      	eors	r2, r1
 800ba12:	b2d2      	uxtb	r2, r2
 800ba14:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800ba16:	7c3b      	ldrb	r3, [r7, #16]
 800ba18:	461a      	mov	r2, r3
 800ba1a:	4b37      	ldr	r3, [pc, #220]	@ (800baf8 <mix_sub_columns+0x284>)
 800ba1c:	5c9a      	ldrb	r2, [r3, r2]
 800ba1e:	7d7b      	ldrb	r3, [r7, #21]
 800ba20:	4619      	mov	r1, r3
 800ba22:	4b36      	ldr	r3, [pc, #216]	@ (800bafc <mix_sub_columns+0x288>)
 800ba24:	5c5b      	ldrb	r3, [r3, r1]
 800ba26:	4053      	eors	r3, r2
 800ba28:	b2da      	uxtb	r2, r3
 800ba2a:	7abb      	ldrb	r3, [r7, #10]
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	4b34      	ldr	r3, [pc, #208]	@ (800bb00 <mix_sub_columns+0x28c>)
 800ba30:	5c5b      	ldrb	r3, [r3, r1]
 800ba32:	4053      	eors	r3, r2
 800ba34:	b2d9      	uxtb	r1, r3
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	461a      	mov	r2, r3
 800ba3a:	4b31      	ldr	r3, [pc, #196]	@ (800bb00 <mix_sub_columns+0x28c>)
 800ba3c:	5c9a      	ldrb	r2, [r3, r2]
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	3308      	adds	r3, #8
 800ba42:	404a      	eors	r2, r1
 800ba44:	b2d2      	uxtb	r2, r2
 800ba46:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800ba48:	7c3b      	ldrb	r3, [r7, #16]
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	4b2c      	ldr	r3, [pc, #176]	@ (800bb00 <mix_sub_columns+0x28c>)
 800ba4e:	5c9a      	ldrb	r2, [r3, r2]
 800ba50:	7d7b      	ldrb	r3, [r7, #21]
 800ba52:	4619      	mov	r1, r3
 800ba54:	4b28      	ldr	r3, [pc, #160]	@ (800baf8 <mix_sub_columns+0x284>)
 800ba56:	5c5b      	ldrb	r3, [r3, r1]
 800ba58:	4053      	eors	r3, r2
 800ba5a:	b2da      	uxtb	r2, r3
 800ba5c:	7abb      	ldrb	r3, [r7, #10]
 800ba5e:	4619      	mov	r1, r3
 800ba60:	4b26      	ldr	r3, [pc, #152]	@ (800bafc <mix_sub_columns+0x288>)
 800ba62:	5c5b      	ldrb	r3, [r3, r1]
 800ba64:	4053      	eors	r3, r2
 800ba66:	b2d9      	uxtb	r1, r3
 800ba68:	7bfb      	ldrb	r3, [r7, #15]
 800ba6a:	461a      	mov	r2, r3
 800ba6c:	4b24      	ldr	r3, [pc, #144]	@ (800bb00 <mix_sub_columns+0x28c>)
 800ba6e:	5c9a      	ldrb	r2, [r3, r2]
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	3309      	adds	r3, #9
 800ba74:	404a      	eors	r2, r1
 800ba76:	b2d2      	uxtb	r2, r2
 800ba78:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800ba7a:	7c3b      	ldrb	r3, [r7, #16]
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	4b20      	ldr	r3, [pc, #128]	@ (800bb00 <mix_sub_columns+0x28c>)
 800ba80:	5c9a      	ldrb	r2, [r3, r2]
 800ba82:	7d7b      	ldrb	r3, [r7, #21]
 800ba84:	4619      	mov	r1, r3
 800ba86:	4b1e      	ldr	r3, [pc, #120]	@ (800bb00 <mix_sub_columns+0x28c>)
 800ba88:	5c5b      	ldrb	r3, [r3, r1]
 800ba8a:	4053      	eors	r3, r2
 800ba8c:	b2da      	uxtb	r2, r3
 800ba8e:	7abb      	ldrb	r3, [r7, #10]
 800ba90:	4619      	mov	r1, r3
 800ba92:	4b19      	ldr	r3, [pc, #100]	@ (800baf8 <mix_sub_columns+0x284>)
 800ba94:	5c5b      	ldrb	r3, [r3, r1]
 800ba96:	4053      	eors	r3, r2
 800ba98:	b2d9      	uxtb	r1, r3
 800ba9a:	7bfb      	ldrb	r3, [r7, #15]
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	4b17      	ldr	r3, [pc, #92]	@ (800bafc <mix_sub_columns+0x288>)
 800baa0:	5c9a      	ldrb	r2, [r3, r2]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	330a      	adds	r3, #10
 800baa6:	404a      	eors	r2, r1
 800baa8:	b2d2      	uxtb	r2, r2
 800baaa:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800baac:	7c3b      	ldrb	r3, [r7, #16]
 800baae:	461a      	mov	r2, r3
 800bab0:	4b12      	ldr	r3, [pc, #72]	@ (800bafc <mix_sub_columns+0x288>)
 800bab2:	5c9a      	ldrb	r2, [r3, r2]
 800bab4:	7d7b      	ldrb	r3, [r7, #21]
 800bab6:	4619      	mov	r1, r3
 800bab8:	4b11      	ldr	r3, [pc, #68]	@ (800bb00 <mix_sub_columns+0x28c>)
 800baba:	5c5b      	ldrb	r3, [r3, r1]
 800babc:	4053      	eors	r3, r2
 800babe:	b2da      	uxtb	r2, r3
 800bac0:	7abb      	ldrb	r3, [r7, #10]
 800bac2:	4619      	mov	r1, r3
 800bac4:	4b0e      	ldr	r3, [pc, #56]	@ (800bb00 <mix_sub_columns+0x28c>)
 800bac6:	5c5b      	ldrb	r3, [r3, r1]
 800bac8:	4053      	eors	r3, r2
 800baca:	b2d9      	uxtb	r1, r3
 800bacc:	7bfb      	ldrb	r3, [r7, #15]
 800bace:	461a      	mov	r2, r3
 800bad0:	4b09      	ldr	r3, [pc, #36]	@ (800baf8 <mix_sub_columns+0x284>)
 800bad2:	5c9a      	ldrb	r2, [r3, r2]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	330b      	adds	r3, #11
 800bad8:	404a      	eors	r2, r1
 800bada:	b2d2      	uxtb	r2, r2
 800badc:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800bade:	7d3b      	ldrb	r3, [r7, #20]
 800bae0:	461a      	mov	r2, r3
 800bae2:	4b05      	ldr	r3, [pc, #20]	@ (800baf8 <mix_sub_columns+0x284>)
 800bae4:	5c9a      	ldrb	r2, [r3, r2]
 800bae6:	7a7b      	ldrb	r3, [r7, #9]
 800bae8:	4619      	mov	r1, r3
 800baea:	4b04      	ldr	r3, [pc, #16]	@ (800bafc <mix_sub_columns+0x288>)
 800baec:	5c5b      	ldrb	r3, [r3, r1]
 800baee:	4053      	eors	r3, r2
 800baf0:	b2da      	uxtb	r2, r3
 800baf2:	7bbb      	ldrb	r3, [r7, #14]
 800baf4:	4619      	mov	r1, r3
 800baf6:	e005      	b.n	800bb04 <mix_sub_columns+0x290>
 800baf8:	0801fcb0 	.word	0x0801fcb0
 800bafc:	0801fdb0 	.word	0x0801fdb0
 800bb00:	0801fbb0 	.word	0x0801fbb0
 800bb04:	4b2d      	ldr	r3, [pc, #180]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb06:	5c5b      	ldrb	r3, [r3, r1]
 800bb08:	4053      	eors	r3, r2
 800bb0a:	b2d9      	uxtb	r1, r3
 800bb0c:	7cfb      	ldrb	r3, [r7, #19]
 800bb0e:	461a      	mov	r2, r3
 800bb10:	4b2a      	ldr	r3, [pc, #168]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb12:	5c9a      	ldrb	r2, [r3, r2]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	330c      	adds	r3, #12
 800bb18:	404a      	eors	r2, r1
 800bb1a:	b2d2      	uxtb	r2, r2
 800bb1c:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800bb1e:	7d3b      	ldrb	r3, [r7, #20]
 800bb20:	461a      	mov	r2, r3
 800bb22:	4b26      	ldr	r3, [pc, #152]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb24:	5c9a      	ldrb	r2, [r3, r2]
 800bb26:	7a7b      	ldrb	r3, [r7, #9]
 800bb28:	4619      	mov	r1, r3
 800bb2a:	4b25      	ldr	r3, [pc, #148]	@ (800bbc0 <mix_sub_columns+0x34c>)
 800bb2c:	5c5b      	ldrb	r3, [r3, r1]
 800bb2e:	4053      	eors	r3, r2
 800bb30:	b2da      	uxtb	r2, r3
 800bb32:	7bbb      	ldrb	r3, [r7, #14]
 800bb34:	4619      	mov	r1, r3
 800bb36:	4b23      	ldr	r3, [pc, #140]	@ (800bbc4 <mix_sub_columns+0x350>)
 800bb38:	5c5b      	ldrb	r3, [r3, r1]
 800bb3a:	4053      	eors	r3, r2
 800bb3c:	b2d9      	uxtb	r1, r3
 800bb3e:	7cfb      	ldrb	r3, [r7, #19]
 800bb40:	461a      	mov	r2, r3
 800bb42:	4b1e      	ldr	r3, [pc, #120]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb44:	5c9a      	ldrb	r2, [r3, r2]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	330d      	adds	r3, #13
 800bb4a:	404a      	eors	r2, r1
 800bb4c:	b2d2      	uxtb	r2, r2
 800bb4e:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800bb50:	7d3b      	ldrb	r3, [r7, #20]
 800bb52:	461a      	mov	r2, r3
 800bb54:	4b19      	ldr	r3, [pc, #100]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb56:	5c9a      	ldrb	r2, [r3, r2]
 800bb58:	7a7b      	ldrb	r3, [r7, #9]
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	4b17      	ldr	r3, [pc, #92]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb5e:	5c5b      	ldrb	r3, [r3, r1]
 800bb60:	4053      	eors	r3, r2
 800bb62:	b2da      	uxtb	r2, r3
 800bb64:	7bbb      	ldrb	r3, [r7, #14]
 800bb66:	4619      	mov	r1, r3
 800bb68:	4b15      	ldr	r3, [pc, #84]	@ (800bbc0 <mix_sub_columns+0x34c>)
 800bb6a:	5c5b      	ldrb	r3, [r3, r1]
 800bb6c:	4053      	eors	r3, r2
 800bb6e:	b2d9      	uxtb	r1, r3
 800bb70:	7cfb      	ldrb	r3, [r7, #19]
 800bb72:	461a      	mov	r2, r3
 800bb74:	4b13      	ldr	r3, [pc, #76]	@ (800bbc4 <mix_sub_columns+0x350>)
 800bb76:	5c9a      	ldrb	r2, [r3, r2]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	330e      	adds	r3, #14
 800bb7c:	404a      	eors	r2, r1
 800bb7e:	b2d2      	uxtb	r2, r2
 800bb80:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800bb82:	7d3b      	ldrb	r3, [r7, #20]
 800bb84:	461a      	mov	r2, r3
 800bb86:	4b0f      	ldr	r3, [pc, #60]	@ (800bbc4 <mix_sub_columns+0x350>)
 800bb88:	5c9a      	ldrb	r2, [r3, r2]
 800bb8a:	7a7b      	ldrb	r3, [r7, #9]
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	4b0b      	ldr	r3, [pc, #44]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb90:	5c5b      	ldrb	r3, [r3, r1]
 800bb92:	4053      	eors	r3, r2
 800bb94:	b2da      	uxtb	r2, r3
 800bb96:	7bbb      	ldrb	r3, [r7, #14]
 800bb98:	4619      	mov	r1, r3
 800bb9a:	4b08      	ldr	r3, [pc, #32]	@ (800bbbc <mix_sub_columns+0x348>)
 800bb9c:	5c5b      	ldrb	r3, [r3, r1]
 800bb9e:	4053      	eors	r3, r2
 800bba0:	b2d9      	uxtb	r1, r3
 800bba2:	7cfb      	ldrb	r3, [r7, #19]
 800bba4:	461a      	mov	r2, r3
 800bba6:	4b06      	ldr	r3, [pc, #24]	@ (800bbc0 <mix_sub_columns+0x34c>)
 800bba8:	5c9a      	ldrb	r2, [r3, r2]
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	330f      	adds	r3, #15
 800bbae:	404a      	eors	r2, r1
 800bbb0:	b2d2      	uxtb	r2, r2
 800bbb2:	701a      	strb	r2, [r3, #0]
  }
 800bbb4:	bf00      	nop
 800bbb6:	3718      	adds	r7, #24
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}
 800bbbc:	0801fbb0 	.word	0x0801fbb0
 800bbc0:	0801fcb0 	.word	0x0801fcb0
 800bbc4:	0801fdb0 	.word	0x0801fdb0

0800bbc8 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b086      	sub	sp, #24
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	60f8      	str	r0, [r7, #12]
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	607a      	str	r2, [r7, #4]
 800bbd4:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800bbd6:	7afb      	ldrb	r3, [r7, #11]
 800bbd8:	3b10      	subs	r3, #16
 800bbda:	2b10      	cmp	r3, #16
 800bbdc:	bf8c      	ite	hi
 800bbde:	2201      	movhi	r2, #1
 800bbe0:	2200      	movls	r2, #0
 800bbe2:	b2d2      	uxtb	r2, r2
 800bbe4:	2a00      	cmp	r2, #0
 800bbe6:	d10b      	bne.n	800bc00 <lorawan_aes_set_key+0x38>
 800bbe8:	4a64      	ldr	r2, [pc, #400]	@ (800bd7c <lorawan_aes_set_key+0x1b4>)
 800bbea:	fa22 f303 	lsr.w	r3, r2, r3
 800bbee:	f003 0301 	and.w	r3, r3, #1
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	bf14      	ite	ne
 800bbf6:	2301      	movne	r3, #1
 800bbf8:	2300      	moveq	r3, #0
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d105      	bne.n	800bc0c <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800bc08:	23ff      	movs	r3, #255	@ 0xff
 800bc0a:	e0b2      	b.n	800bd72 <lorawan_aes_set_key+0x1aa>
        break;
 800bc0c:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	7afa      	ldrb	r2, [r7, #11]
 800bc12:	68f9      	ldr	r1, [r7, #12]
 800bc14:	4618      	mov	r0, r3
 800bc16:	f7ff fbfc 	bl	800b412 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800bc1a:	7afb      	ldrb	r3, [r7, #11]
 800bc1c:	331c      	adds	r3, #28
 800bc1e:	b2db      	uxtb	r3, r3
 800bc20:	009b      	lsls	r3, r3, #2
 800bc22:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800bc24:	7c7b      	ldrb	r3, [r7, #17]
 800bc26:	091b      	lsrs	r3, r3, #4
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	3b01      	subs	r3, #1
 800bc2c:	b2da      	uxtb	r2, r3
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800bc34:	7afb      	ldrb	r3, [r7, #11]
 800bc36:	75fb      	strb	r3, [r7, #23]
 800bc38:	2301      	movs	r3, #1
 800bc3a:	75bb      	strb	r3, [r7, #22]
 800bc3c:	e093      	b.n	800bd66 <lorawan_aes_set_key+0x19e>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800bc3e:	7dfb      	ldrb	r3, [r7, #23]
 800bc40:	3b04      	subs	r3, #4
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	5cd3      	ldrb	r3, [r2, r3]
 800bc46:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800bc48:	7dfb      	ldrb	r3, [r7, #23]
 800bc4a:	3b03      	subs	r3, #3
 800bc4c:	687a      	ldr	r2, [r7, #4]
 800bc4e:	5cd3      	ldrb	r3, [r2, r3]
 800bc50:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800bc52:	7dfb      	ldrb	r3, [r7, #23]
 800bc54:	3b02      	subs	r3, #2
 800bc56:	687a      	ldr	r2, [r7, #4]
 800bc58:	5cd3      	ldrb	r3, [r2, r3]
 800bc5a:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800bc5c:	7dfb      	ldrb	r3, [r7, #23]
 800bc5e:	3b01      	subs	r3, #1
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	5cd3      	ldrb	r3, [r2, r3]
 800bc64:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800bc66:	7dfb      	ldrb	r3, [r7, #23]
 800bc68:	7afa      	ldrb	r2, [r7, #11]
 800bc6a:	fbb3 f1f2 	udiv	r1, r3, r2
 800bc6e:	fb01 f202 	mul.w	r2, r1, r2
 800bc72:	1a9b      	subs	r3, r3, r2
 800bc74:	b2db      	uxtb	r3, r3
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d127      	bne.n	800bcca <lorawan_aes_set_key+0x102>
        {
            tt = t0;
 800bc7a:	7d7b      	ldrb	r3, [r7, #21]
 800bc7c:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800bc7e:	7d3b      	ldrb	r3, [r7, #20]
 800bc80:	4a3f      	ldr	r2, [pc, #252]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bc82:	5cd2      	ldrb	r2, [r2, r3]
 800bc84:	7dbb      	ldrb	r3, [r7, #22]
 800bc86:	4053      	eors	r3, r2
 800bc88:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800bc8a:	7cfb      	ldrb	r3, [r7, #19]
 800bc8c:	4a3c      	ldr	r2, [pc, #240]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bc8e:	5cd3      	ldrb	r3, [r2, r3]
 800bc90:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800bc92:	7cbb      	ldrb	r3, [r7, #18]
 800bc94:	4a3a      	ldr	r2, [pc, #232]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bc96:	5cd3      	ldrb	r3, [r2, r3]
 800bc98:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800bc9a:	7c3b      	ldrb	r3, [r7, #16]
 800bc9c:	4a38      	ldr	r2, [pc, #224]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bc9e:	5cd3      	ldrb	r3, [r2, r3]
 800bca0:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800bca2:	7dbb      	ldrb	r3, [r7, #22]
 800bca4:	005b      	lsls	r3, r3, #1
 800bca6:	b25a      	sxtb	r2, r3
 800bca8:	7dbb      	ldrb	r3, [r7, #22]
 800bcaa:	09db      	lsrs	r3, r3, #7
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	4619      	mov	r1, r3
 800bcb0:	0049      	lsls	r1, r1, #1
 800bcb2:	440b      	add	r3, r1
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	00c8      	lsls	r0, r1, #3
 800bcb8:	4619      	mov	r1, r3
 800bcba:	4603      	mov	r3, r0
 800bcbc:	440b      	add	r3, r1
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	b25b      	sxtb	r3, r3
 800bcc2:	4053      	eors	r3, r2
 800bcc4:	b25b      	sxtb	r3, r3
 800bcc6:	75bb      	strb	r3, [r7, #22]
 800bcc8:	e01c      	b.n	800bd04 <lorawan_aes_set_key+0x13c>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800bcca:	7afb      	ldrb	r3, [r7, #11]
 800bccc:	2b18      	cmp	r3, #24
 800bcce:	d919      	bls.n	800bd04 <lorawan_aes_set_key+0x13c>
 800bcd0:	7dfb      	ldrb	r3, [r7, #23]
 800bcd2:	7afa      	ldrb	r2, [r7, #11]
 800bcd4:	fbb3 f1f2 	udiv	r1, r3, r2
 800bcd8:	fb01 f202 	mul.w	r2, r1, r2
 800bcdc:	1a9b      	subs	r3, r3, r2
 800bcde:	b2db      	uxtb	r3, r3
 800bce0:	2b10      	cmp	r3, #16
 800bce2:	d10f      	bne.n	800bd04 <lorawan_aes_set_key+0x13c>
        {
            t0 = s_box(t0);
 800bce4:	7d7b      	ldrb	r3, [r7, #21]
 800bce6:	4a26      	ldr	r2, [pc, #152]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bce8:	5cd3      	ldrb	r3, [r2, r3]
 800bcea:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800bcec:	7d3b      	ldrb	r3, [r7, #20]
 800bcee:	4a24      	ldr	r2, [pc, #144]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bcf0:	5cd3      	ldrb	r3, [r2, r3]
 800bcf2:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800bcf4:	7cfb      	ldrb	r3, [r7, #19]
 800bcf6:	4a22      	ldr	r2, [pc, #136]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bcf8:	5cd3      	ldrb	r3, [r2, r3]
 800bcfa:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800bcfc:	7cbb      	ldrb	r3, [r7, #18]
 800bcfe:	4a20      	ldr	r2, [pc, #128]	@ (800bd80 <lorawan_aes_set_key+0x1b8>)
 800bd00:	5cd3      	ldrb	r3, [r2, r3]
 800bd02:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800bd04:	7dfa      	ldrb	r2, [r7, #23]
 800bd06:	7afb      	ldrb	r3, [r7, #11]
 800bd08:	1ad3      	subs	r3, r2, r3
 800bd0a:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800bd0c:	7c3b      	ldrb	r3, [r7, #16]
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	5cd1      	ldrb	r1, [r2, r3]
 800bd12:	7dfb      	ldrb	r3, [r7, #23]
 800bd14:	7d7a      	ldrb	r2, [r7, #21]
 800bd16:	404a      	eors	r2, r1
 800bd18:	b2d1      	uxtb	r1, r2
 800bd1a:	687a      	ldr	r2, [r7, #4]
 800bd1c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800bd1e:	7c3b      	ldrb	r3, [r7, #16]
 800bd20:	3301      	adds	r3, #1
 800bd22:	687a      	ldr	r2, [r7, #4]
 800bd24:	5cd1      	ldrb	r1, [r2, r3]
 800bd26:	7dfb      	ldrb	r3, [r7, #23]
 800bd28:	3301      	adds	r3, #1
 800bd2a:	7d3a      	ldrb	r2, [r7, #20]
 800bd2c:	404a      	eors	r2, r1
 800bd2e:	b2d1      	uxtb	r1, r2
 800bd30:	687a      	ldr	r2, [r7, #4]
 800bd32:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800bd34:	7c3b      	ldrb	r3, [r7, #16]
 800bd36:	3302      	adds	r3, #2
 800bd38:	687a      	ldr	r2, [r7, #4]
 800bd3a:	5cd1      	ldrb	r1, [r2, r3]
 800bd3c:	7dfb      	ldrb	r3, [r7, #23]
 800bd3e:	3302      	adds	r3, #2
 800bd40:	7cfa      	ldrb	r2, [r7, #19]
 800bd42:	404a      	eors	r2, r1
 800bd44:	b2d1      	uxtb	r1, r2
 800bd46:	687a      	ldr	r2, [r7, #4]
 800bd48:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800bd4a:	7c3b      	ldrb	r3, [r7, #16]
 800bd4c:	3303      	adds	r3, #3
 800bd4e:	687a      	ldr	r2, [r7, #4]
 800bd50:	5cd1      	ldrb	r1, [r2, r3]
 800bd52:	7dfb      	ldrb	r3, [r7, #23]
 800bd54:	3303      	adds	r3, #3
 800bd56:	7cba      	ldrb	r2, [r7, #18]
 800bd58:	404a      	eors	r2, r1
 800bd5a:	b2d1      	uxtb	r1, r2
 800bd5c:	687a      	ldr	r2, [r7, #4]
 800bd5e:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800bd60:	7dfb      	ldrb	r3, [r7, #23]
 800bd62:	3304      	adds	r3, #4
 800bd64:	75fb      	strb	r3, [r7, #23]
 800bd66:	7dfa      	ldrb	r2, [r7, #23]
 800bd68:	7c7b      	ldrb	r3, [r7, #17]
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	f4ff af67 	bcc.w	800bc3e <lorawan_aes_set_key+0x76>
    }
    return 0;
 800bd70:	2300      	movs	r3, #0
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3718      	adds	r7, #24
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	00010101 	.word	0x00010101
 800bd80:	0801fbb0 	.word	0x0801fbb0

0800bd84 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b08a      	sub	sp, #40	@ 0x28
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	60f8      	str	r0, [r7, #12]
 800bd8c:	60b9      	str	r1, [r7, #8]
 800bd8e:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d038      	beq.n	800be0c <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800bd9a:	687a      	ldr	r2, [r7, #4]
 800bd9c:	f107 0314 	add.w	r3, r7, #20
 800bda0:	68f9      	ldr	r1, [r7, #12]
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7ff fc07 	bl	800b5b6 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800bda8:	2301      	movs	r3, #1
 800bdaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bdae:	e014      	b.n	800bdda <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800bdb0:	f107 0314 	add.w	r3, r7, #20
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f7ff fd5d 	bl	800b874 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bdc0:	0112      	lsls	r2, r2, #4
 800bdc2:	441a      	add	r2, r3
 800bdc4:	f107 0314 	add.w	r3, r7, #20
 800bdc8:	4611      	mov	r1, r2
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f7ff fcab 	bl	800b726 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800bdd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdd4:	3301      	adds	r3, #1
 800bdd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800bde0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bde4:	429a      	cmp	r2, r3
 800bde6:	d3e3      	bcc.n	800bdb0 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800bde8:	f107 0314 	add.w	r3, r7, #20
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7ff fca7 	bl	800b740 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bdf8:	0112      	lsls	r2, r2, #4
 800bdfa:	441a      	add	r2, r3
 800bdfc:	f107 0314 	add.w	r3, r7, #20
 800be00:	4619      	mov	r1, r3
 800be02:	68b8      	ldr	r0, [r7, #8]
 800be04:	f7ff fbd7 	bl	800b5b6 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800be08:	2300      	movs	r3, #0
 800be0a:	e000      	b.n	800be0e <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800be0c:	23ff      	movs	r3, #255	@ 0xff
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3728      	adds	r7, #40	@ 0x28
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}
	...

0800be18 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800be18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be1a:	b0a1      	sub	sp, #132	@ 0x84
 800be1c:	af12      	add	r7, sp, #72	@ 0x48
 800be1e:	4603      	mov	r3, r0
 800be20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800be24:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800be28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be2c:	4611      	mov	r1, r2
 800be2e:	4618      	mov	r0, r3
 800be30:	f000 fa12 	bl	800c258 <SecureElementGetKeyByID>
 800be34:	4603      	mov	r3, r0
 800be36:	2b00      	cmp	r3, #0
 800be38:	d174      	bne.n	800bf24 <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800be3a:	2300      	movs	r3, #0
 800be3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800be40:	e06c      	b.n	800bf1c <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800be42:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800be46:	4939      	ldr	r1, [pc, #228]	@ (800bf2c <PrintKey+0x114>)
 800be48:	4613      	mov	r3, r2
 800be4a:	005b      	lsls	r3, r3, #1
 800be4c:	4413      	add	r3, r2
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	440b      	add	r3, r1
 800be52:	781b      	ldrb	r3, [r3, #0]
 800be54:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800be58:	429a      	cmp	r2, r3
 800be5a:	d15a      	bne.n	800bf12 <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800be5c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800be60:	4932      	ldr	r1, [pc, #200]	@ (800bf2c <PrintKey+0x114>)
 800be62:	4613      	mov	r3, r2
 800be64:	005b      	lsls	r3, r3, #1
 800be66:	4413      	add	r3, r2
 800be68:	009b      	lsls	r3, r3, #2
 800be6a:	440b      	add	r3, r1
 800be6c:	3308      	adds	r3, #8
 800be6e:	6819      	ldr	r1, [r3, #0]
 800be70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be72:	785b      	ldrb	r3, [r3, #1]
 800be74:	461d      	mov	r5, r3
 800be76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be78:	789b      	ldrb	r3, [r3, #2]
 800be7a:	461e      	mov	r6, r3
 800be7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be7e:	78db      	ldrb	r3, [r3, #3]
 800be80:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be84:	791b      	ldrb	r3, [r3, #4]
 800be86:	627b      	str	r3, [r7, #36]	@ 0x24
 800be88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be8a:	795b      	ldrb	r3, [r3, #5]
 800be8c:	623b      	str	r3, [r7, #32]
 800be8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be90:	799b      	ldrb	r3, [r3, #6]
 800be92:	61fb      	str	r3, [r7, #28]
 800be94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be96:	79db      	ldrb	r3, [r3, #7]
 800be98:	61bb      	str	r3, [r7, #24]
 800be9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9c:	7a1b      	ldrb	r3, [r3, #8]
 800be9e:	617b      	str	r3, [r7, #20]
 800bea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea2:	7a5b      	ldrb	r3, [r3, #9]
 800bea4:	613b      	str	r3, [r7, #16]
 800bea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea8:	7a9b      	ldrb	r3, [r3, #10]
 800beaa:	60fb      	str	r3, [r7, #12]
 800beac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beae:	7adb      	ldrb	r3, [r3, #11]
 800beb0:	60bb      	str	r3, [r7, #8]
 800beb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb4:	7b1b      	ldrb	r3, [r3, #12]
 800beb6:	607b      	str	r3, [r7, #4]
 800beb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beba:	7b5b      	ldrb	r3, [r3, #13]
 800bebc:	461c      	mov	r4, r3
 800bebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec0:	7b9b      	ldrb	r3, [r3, #14]
 800bec2:	4618      	mov	r0, r3
 800bec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec6:	7bdb      	ldrb	r3, [r3, #15]
 800bec8:	461a      	mov	r2, r3
 800beca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800becc:	7c1b      	ldrb	r3, [r3, #16]
 800bece:	9310      	str	r3, [sp, #64]	@ 0x40
 800bed0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bed2:	900e      	str	r0, [sp, #56]	@ 0x38
 800bed4:	940d      	str	r4, [sp, #52]	@ 0x34
 800bed6:	687a      	ldr	r2, [r7, #4]
 800bed8:	920c      	str	r2, [sp, #48]	@ 0x30
 800beda:	68ba      	ldr	r2, [r7, #8]
 800bedc:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bede:	68fa      	ldr	r2, [r7, #12]
 800bee0:	920a      	str	r2, [sp, #40]	@ 0x28
 800bee2:	693a      	ldr	r2, [r7, #16]
 800bee4:	9209      	str	r2, [sp, #36]	@ 0x24
 800bee6:	697a      	ldr	r2, [r7, #20]
 800bee8:	9208      	str	r2, [sp, #32]
 800beea:	69ba      	ldr	r2, [r7, #24]
 800beec:	9207      	str	r2, [sp, #28]
 800beee:	69fa      	ldr	r2, [r7, #28]
 800bef0:	9206      	str	r2, [sp, #24]
 800bef2:	6a3a      	ldr	r2, [r7, #32]
 800bef4:	9205      	str	r2, [sp, #20]
 800bef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bef8:	9204      	str	r2, [sp, #16]
 800befa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800befc:	9303      	str	r3, [sp, #12]
 800befe:	9602      	str	r6, [sp, #8]
 800bf00:	9501      	str	r5, [sp, #4]
 800bf02:	9100      	str	r1, [sp, #0]
 800bf04:	4b0a      	ldr	r3, [pc, #40]	@ (800bf30 <PrintKey+0x118>)
 800bf06:	2200      	movs	r2, #0
 800bf08:	2100      	movs	r1, #0
 800bf0a:	2002      	movs	r0, #2
 800bf0c:	f012 fdea 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
 800bf10:	e008      	b.n	800bf24 <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bf12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bf16:	3301      	adds	r3, #1
 800bf18:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800bf1c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bf20:	2b0a      	cmp	r3, #10
 800bf22:	d98e      	bls.n	800be42 <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800bf24:	373c      	adds	r7, #60	@ 0x3c
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf2a:	bf00      	nop
 800bf2c:	0801feb0 	.word	0x0801feb0
 800bf30:	0801f71c 	.word	0x0801f71c

0800bf34 <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800bf34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf36:	b091      	sub	sp, #68	@ 0x44
 800bf38:	af08      	add	r7, sp, #32
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800bf42:	f107 0310 	add.w	r3, r7, #16
 800bf46:	4618      	mov	r0, r3
 800bf48:	f000 fbda 	bl	800c700 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800bf4c:	7c3b      	ldrb	r3, [r7, #16]
 800bf4e:	7c7a      	ldrb	r2, [r7, #17]
 800bf50:	7cb9      	ldrb	r1, [r7, #18]
 800bf52:	7cf8      	ldrb	r0, [r7, #19]
 800bf54:	7d3c      	ldrb	r4, [r7, #20]
 800bf56:	7d7d      	ldrb	r5, [r7, #21]
 800bf58:	7dbe      	ldrb	r6, [r7, #22]
 800bf5a:	f897 c017 	ldrb.w	ip, [r7, #23]
 800bf5e:	f8cd c01c 	str.w	ip, [sp, #28]
 800bf62:	9606      	str	r6, [sp, #24]
 800bf64:	9505      	str	r5, [sp, #20]
 800bf66:	9404      	str	r4, [sp, #16]
 800bf68:	9003      	str	r0, [sp, #12]
 800bf6a:	9102      	str	r1, [sp, #8]
 800bf6c:	9201      	str	r2, [sp, #4]
 800bf6e:	9300      	str	r3, [sp, #0]
 800bf70:	4b24      	ldr	r3, [pc, #144]	@ (800c004 <PrintIds+0xd0>)
 800bf72:	2200      	movs	r2, #0
 800bf74:	2100      	movs	r1, #0
 800bf76:	2002      	movs	r0, #2
 800bf78:	f012 fdb4 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800bf7c:	f107 0318 	add.w	r3, r7, #24
 800bf80:	4618      	mov	r0, r3
 800bf82:	f000 fbed 	bl	800c760 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800bf86:	7e3b      	ldrb	r3, [r7, #24]
 800bf88:	7e7a      	ldrb	r2, [r7, #25]
 800bf8a:	7eb9      	ldrb	r1, [r7, #26]
 800bf8c:	7ef8      	ldrb	r0, [r7, #27]
 800bf8e:	7f3c      	ldrb	r4, [r7, #28]
 800bf90:	7f7d      	ldrb	r5, [r7, #29]
 800bf92:	7fbe      	ldrb	r6, [r7, #30]
 800bf94:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800bf98:	f8cd c01c 	str.w	ip, [sp, #28]
 800bf9c:	9606      	str	r6, [sp, #24]
 800bf9e:	9505      	str	r5, [sp, #20]
 800bfa0:	9404      	str	r4, [sp, #16]
 800bfa2:	9003      	str	r0, [sp, #12]
 800bfa4:	9102      	str	r1, [sp, #8]
 800bfa6:	9201      	str	r2, [sp, #4]
 800bfa8:	9300      	str	r3, [sp, #0]
 800bfaa:	4b17      	ldr	r3, [pc, #92]	@ (800c008 <PrintIds+0xd4>)
 800bfac:	2200      	movs	r2, #0
 800bfae:	2100      	movs	r1, #0
 800bfb0:	2002      	movs	r0, #2
 800bfb2:	f012 fd97 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800bfb6:	f107 020c 	add.w	r2, r7, #12
 800bfba:	79fb      	ldrb	r3, [r7, #7]
 800bfbc:	4611      	mov	r1, r2
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f000 fc00 	bl	800c7c4 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800bfc4:	f107 030c 	add.w	r3, r7, #12
 800bfc8:	3303      	adds	r3, #3
 800bfca:	781b      	ldrb	r3, [r3, #0]
 800bfcc:	461a      	mov	r2, r3
 800bfce:	f107 030c 	add.w	r3, r7, #12
 800bfd2:	3302      	adds	r3, #2
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	f107 030c 	add.w	r3, r7, #12
 800bfdc:	3301      	adds	r3, #1
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f107 030c 	add.w	r3, r7, #12
 800bfe6:	781b      	ldrb	r3, [r3, #0]
 800bfe8:	9303      	str	r3, [sp, #12]
 800bfea:	9002      	str	r0, [sp, #8]
 800bfec:	9101      	str	r1, [sp, #4]
 800bfee:	9200      	str	r2, [sp, #0]
 800bff0:	4b06      	ldr	r3, [pc, #24]	@ (800c00c <PrintIds+0xd8>)
 800bff2:	2200      	movs	r2, #0
 800bff4:	2100      	movs	r1, #0
 800bff6:	2002      	movs	r0, #2
 800bff8:	f012 fd74 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800bffc:	bf00      	nop
 800bffe:	3724      	adds	r7, #36	@ 0x24
 800c000:	46bd      	mov	sp, r7
 800c002:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c004:	0801f778 	.word	0x0801f778
 800c008:	0801f7b8 	.word	0x0801f7b8
 800c00c:	0801f7f8 	.word	0x0801f7f8

0800c010 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800c010:	b480      	push	{r7}
 800c012:	b085      	sub	sp, #20
 800c014:	af00      	add	r7, sp, #0
 800c016:	4603      	mov	r3, r0
 800c018:	6039      	str	r1, [r7, #0]
 800c01a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c01c:	2300      	movs	r3, #0
 800c01e:	73fb      	strb	r3, [r7, #15]
 800c020:	e01a      	b.n	800c058 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c022:	4b12      	ldr	r3, [pc, #72]	@ (800c06c <GetKeyByID+0x5c>)
 800c024:	6819      	ldr	r1, [r3, #0]
 800c026:	7bfa      	ldrb	r2, [r7, #15]
 800c028:	4613      	mov	r3, r2
 800c02a:	011b      	lsls	r3, r3, #4
 800c02c:	4413      	add	r3, r2
 800c02e:	440b      	add	r3, r1
 800c030:	3318      	adds	r3, #24
 800c032:	781b      	ldrb	r3, [r3, #0]
 800c034:	79fa      	ldrb	r2, [r7, #7]
 800c036:	429a      	cmp	r2, r3
 800c038:	d10b      	bne.n	800c052 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c03a:	4b0c      	ldr	r3, [pc, #48]	@ (800c06c <GetKeyByID+0x5c>)
 800c03c:	6819      	ldr	r1, [r3, #0]
 800c03e:	7bfa      	ldrb	r2, [r7, #15]
 800c040:	4613      	mov	r3, r2
 800c042:	011b      	lsls	r3, r3, #4
 800c044:	4413      	add	r3, r2
 800c046:	3318      	adds	r3, #24
 800c048:	18ca      	adds	r2, r1, r3
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c04e:	2300      	movs	r3, #0
 800c050:	e006      	b.n	800c060 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c052:	7bfb      	ldrb	r3, [r7, #15]
 800c054:	3301      	adds	r3, #1
 800c056:	73fb      	strb	r3, [r7, #15]
 800c058:	7bfb      	ldrb	r3, [r7, #15]
 800c05a:	2b0a      	cmp	r3, #10
 800c05c:	d9e1      	bls.n	800c022 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c05e:	2303      	movs	r3, #3
}
 800c060:	4618      	mov	r0, r3
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	bc80      	pop	{r7}
 800c068:	4770      	bx	lr
 800c06a:	bf00      	nop
 800c06c:	2000083c 	.word	0x2000083c

0800c070 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800c070:	b590      	push	{r4, r7, lr}
 800c072:	b0d1      	sub	sp, #324	@ 0x144
 800c074:	af00      	add	r7, sp, #0
 800c076:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800c07a:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800c07e:	6020      	str	r0, [r4, #0]
 800c080:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800c084:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800c088:	6001      	str	r1, [r0, #0]
 800c08a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800c08e:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800c092:	600a      	str	r2, [r1, #0]
 800c094:	461a      	mov	r2, r3
 800c096:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c09a:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800c09e:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800c0a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c0a4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d003      	beq.n	800c0b6 <ComputeCmac+0x46>
 800c0ae:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d101      	bne.n	800c0ba <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c0b6:	2302      	movs	r3, #2
 800c0b8:	e05d      	b.n	800c176 <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800c0ba:	f107 0314 	add.w	r3, r7, #20
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f7fe ff02 	bl	800aec8 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800c0c4:	f107 0210 	add.w	r2, r7, #16
 800c0c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c0cc:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	4611      	mov	r1, r2
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	f7ff ff9b 	bl	800c010 <GetKeyByID>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c0e0:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d144      	bne.n	800c172 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800c0e8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c0ec:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	1c5a      	adds	r2, r3, #1
 800c0f4:	f107 0314 	add.w	r3, r7, #20
 800c0f8:	4611      	mov	r1, r2
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f7fe fefd 	bl	800aefa <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800c100:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c104:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d009      	beq.n	800c122 <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800c10e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c112:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c116:	f107 0014 	add.w	r0, r7, #20
 800c11a:	2210      	movs	r2, #16
 800c11c:	6819      	ldr	r1, [r3, #0]
 800c11e:	f7fe fefb 	bl	800af18 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800c122:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c126:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800c12a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c12e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c132:	f107 0014 	add.w	r0, r7, #20
 800c136:	6812      	ldr	r2, [r2, #0]
 800c138:	6819      	ldr	r1, [r3, #0]
 800c13a:	f7fe feed 	bl	800af18 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800c13e:	f107 0214 	add.w	r2, r7, #20
 800c142:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800c146:	4611      	mov	r1, r2
 800c148:	4618      	mov	r0, r3
 800c14a:	f7fe ffa7 	bl	800b09c <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800c14e:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800c152:	461a      	mov	r2, r3
 800c154:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800c158:	021b      	lsls	r3, r3, #8
 800c15a:	431a      	orrs	r2, r3
 800c15c:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800c160:	041b      	lsls	r3, r3, #16
 800c162:	431a      	orrs	r2, r3
 800c164:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800c168:	061b      	lsls	r3, r3, #24
 800c16a:	431a      	orrs	r2, r3
 800c16c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800c170:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800c172:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800c176:	4618      	mov	r0, r3
 800c178:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd90      	pop	{r4, r7, pc}

0800c180 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d101      	bne.n	800c192 <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c18e:	2302      	movs	r3, #2
 800c190:	e00a      	b.n	800c1a8 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800c192:	4a07      	ldr	r2, [pc, #28]	@ (800c1b0 <SecureElementInit+0x30>)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800c198:	4b05      	ldr	r3, [pc, #20]	@ (800c1b0 <SecureElementInit+0x30>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	22d8      	movs	r2, #216	@ 0xd8
 800c19e:	4905      	ldr	r1, [pc, #20]	@ (800c1b4 <SecureElementInit+0x34>)
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f00e f948 	bl	801a436 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800c1a6:	2300      	movs	r3, #0
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	2000083c 	.word	0x2000083c
 800c1b4:	0802020c 	.word	0x0802020c

0800c1b8 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b086      	sub	sp, #24
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
 800c1c0:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800c1c6:	f107 030c 	add.w	r3, r7, #12
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f000 fa98 	bl	800c700 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800c1d0:	f107 0308 	add.w	r3, r7, #8
 800c1d4:	4619      	mov	r1, r3
 800c1d6:	2001      	movs	r0, #1
 800c1d8:	f000 faf4 	bl	800c7c4 <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d024      	beq.n	800c22c <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	75bb      	strb	r3, [r7, #22]
 800c1ea:	e00c      	b.n	800c206 <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800c1ec:	7dbb      	ldrb	r3, [r7, #22]
 800c1ee:	3318      	adds	r3, #24
 800c1f0:	443b      	add	r3, r7
 800c1f2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d002      	beq.n	800c200 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	75fb      	strb	r3, [r7, #23]
                break;
 800c1fe:	e005      	b.n	800c20c <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800c200:	7dbb      	ldrb	r3, [r7, #22]
 800c202:	3301      	adds	r3, #1
 800c204:	75bb      	strb	r3, [r7, #22]
 800c206:	7dbb      	ldrb	r3, [r7, #22]
 800c208:	2b07      	cmp	r3, #7
 800c20a:	d9ef      	bls.n	800c1ec <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800c20c:	7dfb      	ldrb	r3, [r7, #23]
 800c20e:	f083 0301 	eor.w	r3, r3, #1
 800c212:	b2db      	uxtb	r3, r3
 800c214:	2b00      	cmp	r3, #0
 800c216:	d009      	beq.n	800c22c <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800c218:	f107 020c 	add.w	r2, r7, #12
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	4610      	mov	r0, r2
 800c220:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800c222:	f107 030c 	add.w	r3, r7, #12
 800c226:	4618      	mov	r0, r3
 800c228:	f000 fa52 	bl	800c6d0 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d00c      	beq.n	800c24c <SecureElementInitMcuID+0x94>
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d109      	bne.n	800c24c <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800c238:	f107 0208 	add.w	r2, r7, #8
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	4610      	mov	r0, r2
 800c240:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	4619      	mov	r1, r3
 800c246:	2001      	movs	r0, #1
 800c248:	f000 faa2 	bl	800c790 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c24c:	2300      	movs	r3, #0
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3718      	adds	r7, #24
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}
	...

0800c258 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800c258:	b480      	push	{r7}
 800c25a:	b085      	sub	sp, #20
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	4603      	mov	r3, r0
 800c260:	6039      	str	r1, [r7, #0]
 800c262:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c264:	2300      	movs	r3, #0
 800c266:	73fb      	strb	r3, [r7, #15]
 800c268:	e01a      	b.n	800c2a0 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c26a:	4b12      	ldr	r3, [pc, #72]	@ (800c2b4 <SecureElementGetKeyByID+0x5c>)
 800c26c:	6819      	ldr	r1, [r3, #0]
 800c26e:	7bfa      	ldrb	r2, [r7, #15]
 800c270:	4613      	mov	r3, r2
 800c272:	011b      	lsls	r3, r3, #4
 800c274:	4413      	add	r3, r2
 800c276:	440b      	add	r3, r1
 800c278:	3318      	adds	r3, #24
 800c27a:	781b      	ldrb	r3, [r3, #0]
 800c27c:	79fa      	ldrb	r2, [r7, #7]
 800c27e:	429a      	cmp	r2, r3
 800c280:	d10b      	bne.n	800c29a <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c282:	4b0c      	ldr	r3, [pc, #48]	@ (800c2b4 <SecureElementGetKeyByID+0x5c>)
 800c284:	6819      	ldr	r1, [r3, #0]
 800c286:	7bfa      	ldrb	r2, [r7, #15]
 800c288:	4613      	mov	r3, r2
 800c28a:	011b      	lsls	r3, r3, #4
 800c28c:	4413      	add	r3, r2
 800c28e:	3318      	adds	r3, #24
 800c290:	18ca      	adds	r2, r1, r3
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c296:	2300      	movs	r3, #0
 800c298:	e006      	b.n	800c2a8 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c29a:	7bfb      	ldrb	r3, [r7, #15]
 800c29c:	3301      	adds	r3, #1
 800c29e:	73fb      	strb	r3, [r7, #15]
 800c2a0:	7bfb      	ldrb	r3, [r7, #15]
 800c2a2:	2b0a      	cmp	r3, #10
 800c2a4:	d9e1      	bls.n	800c26a <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c2a6:	2303      	movs	r3, #3
}
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	3714      	adds	r7, #20
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bc80      	pop	{r7}
 800c2b0:	4770      	bx	lr
 800c2b2:	bf00      	nop
 800c2b4:	2000083c 	.word	0x2000083c

0800c2b8 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800c2bc:	2000      	movs	r0, #0
 800c2be:	f7ff fdab 	bl	800be18 <PrintKey>
    PrintKey( NWK_KEY );
 800c2c2:	2001      	movs	r0, #1
 800c2c4:	f7ff fda8 	bl	800be18 <PrintKey>
    PrintKey( APP_S_KEY );
 800c2c8:	2009      	movs	r0, #9
 800c2ca:	f7ff fda5 	bl	800be18 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800c2ce:	2008      	movs	r0, #8
 800c2d0:	f7ff fda2 	bl	800be18 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	f7ff fe2d 	bl	800bf34 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800c2da:	2300      	movs	r3, #0
}
 800c2dc:	4618      	mov	r0, r3
 800c2de:	bd80      	pop	{r7, pc}

0800c2e0 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b082      	sub	sp, #8
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800c2ea:	200b      	movs	r0, #11
 800c2ec:	f7ff fd94 	bl	800be18 <PrintKey>
    PrintKey( MC_KE_KEY );
 800c2f0:	200c      	movs	r0, #12
 800c2f2:	f7ff fd91 	bl	800be18 <PrintKey>
    PrintKey( APP_S_KEY );
 800c2f6:	2009      	movs	r0, #9
 800c2f8:	f7ff fd8e 	bl	800be18 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800c2fc:	2008      	movs	r0, #8
 800c2fe:	f7ff fd8b 	bl	800be18 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800c302:	200a      	movs	r0, #10
 800c304:	f7ff fd88 	bl	800be18 <PrintKey>
    PrintIds( mode );
 800c308:	79fb      	ldrb	r3, [r7, #7]
 800c30a:	4618      	mov	r0, r3
 800c30c:	f7ff fe12 	bl	800bf34 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800c310:	2300      	movs	r3, #0
}
 800c312:	4618      	mov	r0, r3
 800c314:	3708      	adds	r7, #8
 800c316:	46bd      	mov	sp, r7
 800c318:	bd80      	pop	{r7, pc}
	...

0800c31c <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b088      	sub	sp, #32
 800c320:	af00      	add	r7, sp, #0
 800c322:	4603      	mov	r3, r0
 800c324:	6039      	str	r1, [r7, #0]
 800c326:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d101      	bne.n	800c332 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c32e:	2302      	movs	r3, #2
 800c330:	e04c      	b.n	800c3cc <SecureElementSetKey+0xb0>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c332:	2300      	movs	r3, #0
 800c334:	77fb      	strb	r3, [r7, #31]
 800c336:	e045      	b.n	800c3c4 <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c338:	4b26      	ldr	r3, [pc, #152]	@ (800c3d4 <SecureElementSetKey+0xb8>)
 800c33a:	6819      	ldr	r1, [r3, #0]
 800c33c:	7ffa      	ldrb	r2, [r7, #31]
 800c33e:	4613      	mov	r3, r2
 800c340:	011b      	lsls	r3, r3, #4
 800c342:	4413      	add	r3, r2
 800c344:	440b      	add	r3, r1
 800c346:	3318      	adds	r3, #24
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	79fa      	ldrb	r2, [r7, #7]
 800c34c:	429a      	cmp	r2, r3
 800c34e:	d136      	bne.n	800c3be <SecureElementSetKey+0xa2>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800c350:	79fb      	ldrb	r3, [r7, #7]
 800c352:	2b0d      	cmp	r3, #13
 800c354:	d123      	bne.n	800c39e <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800c356:	2306      	movs	r3, #6
 800c358:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800c35a:	2300      	movs	r3, #0
 800c35c:	60fb      	str	r3, [r7, #12]
 800c35e:	f107 0310 	add.w	r3, r7, #16
 800c362:	2200      	movs	r2, #0
 800c364:	601a      	str	r2, [r3, #0]
 800c366:	605a      	str	r2, [r3, #4]
 800c368:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800c36a:	f107 030c 	add.w	r3, r7, #12
 800c36e:	220c      	movs	r2, #12
 800c370:	2110      	movs	r1, #16
 800c372:	6838      	ldr	r0, [r7, #0]
 800c374:	f000 f876 	bl	800c464 <SecureElementAesEncrypt>
 800c378:	4603      	mov	r3, r0
 800c37a:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800c37c:	4b15      	ldr	r3, [pc, #84]	@ (800c3d4 <SecureElementSetKey+0xb8>)
 800c37e:	6819      	ldr	r1, [r3, #0]
 800c380:	7ffa      	ldrb	r2, [r7, #31]
 800c382:	4613      	mov	r3, r2
 800c384:	011b      	lsls	r3, r3, #4
 800c386:	4413      	add	r3, r2
 800c388:	3318      	adds	r3, #24
 800c38a:	440b      	add	r3, r1
 800c38c:	3301      	adds	r3, #1
 800c38e:	f107 010c 	add.w	r1, r7, #12
 800c392:	2210      	movs	r2, #16
 800c394:	4618      	mov	r0, r3
 800c396:	f00e f84e 	bl	801a436 <memcpy1>
                return retval;
 800c39a:	7fbb      	ldrb	r3, [r7, #30]
 800c39c:	e016      	b.n	800c3cc <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800c39e:	4b0d      	ldr	r3, [pc, #52]	@ (800c3d4 <SecureElementSetKey+0xb8>)
 800c3a0:	6819      	ldr	r1, [r3, #0]
 800c3a2:	7ffa      	ldrb	r2, [r7, #31]
 800c3a4:	4613      	mov	r3, r2
 800c3a6:	011b      	lsls	r3, r3, #4
 800c3a8:	4413      	add	r3, r2
 800c3aa:	3318      	adds	r3, #24
 800c3ac:	440b      	add	r3, r1
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	2210      	movs	r2, #16
 800c3b2:	6839      	ldr	r1, [r7, #0]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f00e f83e 	bl	801a436 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	e006      	b.n	800c3cc <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c3be:	7ffb      	ldrb	r3, [r7, #31]
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	77fb      	strb	r3, [r7, #31]
 800c3c4:	7ffb      	ldrb	r3, [r7, #31]
 800c3c6:	2b0a      	cmp	r3, #10
 800c3c8:	d9b6      	bls.n	800c338 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c3ca:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3720      	adds	r7, #32
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}
 800c3d4:	2000083c 	.word	0x2000083c

0800c3d8 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b086      	sub	sp, #24
 800c3dc:	af02      	add	r7, sp, #8
 800c3de:	60f8      	str	r0, [r7, #12]
 800c3e0:	60b9      	str	r1, [r7, #8]
 800c3e2:	607a      	str	r2, [r7, #4]
 800c3e4:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800c3e6:	78fb      	ldrb	r3, [r7, #3]
 800c3e8:	2b0b      	cmp	r3, #11
 800c3ea:	d901      	bls.n	800c3f0 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c3ec:	2303      	movs	r3, #3
 800c3ee:	e009      	b.n	800c404 <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800c3f0:	78fa      	ldrb	r2, [r7, #3]
 800c3f2:	69bb      	ldr	r3, [r7, #24]
 800c3f4:	9300      	str	r3, [sp, #0]
 800c3f6:	4613      	mov	r3, r2
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	68b9      	ldr	r1, [r7, #8]
 800c3fc:	68f8      	ldr	r0, [r7, #12]
 800c3fe:	f7ff fe37 	bl	800c070 <ComputeCmac>
 800c402:	4603      	mov	r3, r0
}
 800c404:	4618      	mov	r0, r3
 800c406:	3710      	adds	r7, #16
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}

0800c40c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b088      	sub	sp, #32
 800c410:	af02      	add	r7, sp, #8
 800c412:	60f8      	str	r0, [r7, #12]
 800c414:	60b9      	str	r1, [r7, #8]
 800c416:	607a      	str	r2, [r7, #4]
 800c418:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d101      	bne.n	800c424 <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c420:	2302      	movs	r3, #2
 800c422:	e01b      	b.n	800c45c <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800c424:	2306      	movs	r3, #6
 800c426:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800c428:	2300      	movs	r3, #0
 800c42a:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800c42c:	78fa      	ldrb	r2, [r7, #3]
 800c42e:	f107 0310 	add.w	r3, r7, #16
 800c432:	9300      	str	r3, [sp, #0]
 800c434:	4613      	mov	r3, r2
 800c436:	68ba      	ldr	r2, [r7, #8]
 800c438:	68f9      	ldr	r1, [r7, #12]
 800c43a:	2000      	movs	r0, #0
 800c43c:	f7ff fe18 	bl	800c070 <ComputeCmac>
 800c440:	4603      	mov	r3, r0
 800c442:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c444:	7dfb      	ldrb	r3, [r7, #23]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d001      	beq.n	800c44e <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800c44a:	7dfb      	ldrb	r3, [r7, #23]
 800c44c:	e006      	b.n	800c45c <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800c44e:	693b      	ldr	r3, [r7, #16]
 800c450:	687a      	ldr	r2, [r7, #4]
 800c452:	429a      	cmp	r2, r3
 800c454:	d001      	beq.n	800c45a <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800c456:	2301      	movs	r3, #1
 800c458:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800c45a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c45c:	4618      	mov	r0, r3
 800c45e:	3718      	adds	r7, #24
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}

0800c464 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b0c2      	sub	sp, #264	@ 0x108
 800c468:	af00      	add	r7, sp, #0
 800c46a:	60f8      	str	r0, [r7, #12]
 800c46c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800c470:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800c474:	6001      	str	r1, [r0, #0]
 800c476:	4611      	mov	r1, r2
 800c478:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c47c:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800c480:	6013      	str	r3, [r2, #0]
 800c482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c486:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800c48a:	460a      	mov	r2, r1
 800c48c:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d006      	beq.n	800c4a2 <SecureElementAesEncrypt+0x3e>
 800c494:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c498:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d101      	bne.n	800c4a6 <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c4a2:	2302      	movs	r3, #2
 800c4a4:	e059      	b.n	800c55a <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800c4a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c4aa:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f003 030f 	and.w	r3, r3, #15
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d001      	beq.n	800c4bc <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c4b8:	2305      	movs	r3, #5
 800c4ba:	e04e      	b.n	800c55a <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800c4bc:	f107 0314 	add.w	r3, r7, #20
 800c4c0:	22f0      	movs	r2, #240	@ 0xf0
 800c4c2:	2100      	movs	r1, #0
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f00d fff1 	bl	801a4ac <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800c4ca:	f107 0210 	add.w	r2, r7, #16
 800c4ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c4d2:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800c4d6:	781b      	ldrb	r3, [r3, #0]
 800c4d8:	4611      	mov	r1, r2
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7ff fd98 	bl	800c010 <GetKeyByID>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c4e6:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d133      	bne.n	800c556 <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800c4ee:	693b      	ldr	r3, [r7, #16]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	f107 0214 	add.w	r2, r7, #20
 800c4f6:	2110      	movs	r1, #16
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f7ff fb65 	bl	800bbc8 <lorawan_aes_set_key>

        uint8_t block = 0;
 800c4fe:	2300      	movs	r3, #0
 800c500:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800c504:	e020      	b.n	800c548 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800c506:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c50a:	68fa      	ldr	r2, [r7, #12]
 800c50c:	18d0      	adds	r0, r2, r3
 800c50e:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c512:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c516:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800c51a:	6812      	ldr	r2, [r2, #0]
 800c51c:	4413      	add	r3, r2
 800c51e:	f107 0214 	add.w	r2, r7, #20
 800c522:	4619      	mov	r1, r3
 800c524:	f7ff fc2e 	bl	800bd84 <lorawan_aes_encrypt>
            block = block + 16;
 800c528:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c52c:	3310      	adds	r3, #16
 800c52e:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800c532:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c536:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800c53a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c53e:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800c542:	6812      	ldr	r2, [r2, #0]
 800c544:	3a10      	subs	r2, #16
 800c546:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800c548:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c54c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1d7      	bne.n	800c506 <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800c556:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}

0800c564 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b088      	sub	sp, #32
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
 800c56c:	460b      	mov	r3, r1
 800c56e:	70fb      	strb	r3, [r7, #3]
 800c570:	4613      	mov	r3, r2
 800c572:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d101      	bne.n	800c57e <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c57a:	2302      	movs	r3, #2
 800c57c:	e02e      	b.n	800c5dc <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800c57e:	2306      	movs	r3, #6
 800c580:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800c582:	78bb      	ldrb	r3, [r7, #2]
 800c584:	2b0c      	cmp	r3, #12
 800c586:	d104      	bne.n	800c592 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800c588:	78fb      	ldrb	r3, [r7, #3]
 800c58a:	2b0b      	cmp	r3, #11
 800c58c:	d001      	beq.n	800c592 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c58e:	2303      	movs	r3, #3
 800c590:	e024      	b.n	800c5dc <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800c592:	2300      	movs	r3, #0
 800c594:	60fb      	str	r3, [r7, #12]
 800c596:	f107 0310 	add.w	r3, r7, #16
 800c59a:	2200      	movs	r2, #0
 800c59c:	601a      	str	r2, [r3, #0]
 800c59e:	605a      	str	r2, [r3, #4]
 800c5a0:	609a      	str	r2, [r3, #8]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800c5a2:	f107 030c 	add.w	r3, r7, #12
 800c5a6:	78fa      	ldrb	r2, [r7, #3]
 800c5a8:	2110      	movs	r1, #16
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f7ff ff5a 	bl	800c464 <SecureElementAesEncrypt>
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c5b4:	7ffb      	ldrb	r3, [r7, #31]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d001      	beq.n	800c5be <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800c5ba:	7ffb      	ldrb	r3, [r7, #31]
 800c5bc:	e00e      	b.n	800c5dc <SecureElementDeriveAndStoreKey+0x78>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800c5be:	f107 020c 	add.w	r2, r7, #12
 800c5c2:	78bb      	ldrb	r3, [r7, #2]
 800c5c4:	4611      	mov	r1, r2
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f7ff fea8 	bl	800c31c <SecureElementSetKey>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c5d0:	7ffb      	ldrb	r3, [r7, #31]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d001      	beq.n	800c5da <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800c5d6:	7ffb      	ldrb	r3, [r7, #31]
 800c5d8:	e000      	b.n	800c5dc <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c5da:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	3720      	adds	r7, #32
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}

0800c5e4 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b086      	sub	sp, #24
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	60b9      	str	r1, [r7, #8]
 800c5ec:	607b      	str	r3, [r7, #4]
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	73fb      	strb	r3, [r7, #15]
 800c5f2:	4613      	mov	r3, r2
 800c5f4:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d005      	beq.n	800c608 <SecureElementProcessJoinAccept+0x24>
 800c5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d002      	beq.n	800c608 <SecureElementProcessJoinAccept+0x24>
 800c602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c604:	2b00      	cmp	r3, #0
 800c606:	d101      	bne.n	800c60c <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c608:	2302      	movs	r3, #2
 800c60a:	e05c      	b.n	800c6c6 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800c60c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c610:	2b21      	cmp	r3, #33	@ 0x21
 800c612:	d901      	bls.n	800c618 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c614:	2305      	movs	r3, #5
 800c616:	e056      	b.n	800c6c6 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800c618:	2301      	movs	r3, #1
 800c61a:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800c61c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c620:	b29b      	uxth	r3, r3
 800c622:	461a      	mov	r2, r3
 800c624:	6879      	ldr	r1, [r7, #4]
 800c626:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c628:	f00d ff05 	bl	801a436 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	1c58      	adds	r0, r3, #1
 800c630:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c634:	3b01      	subs	r3, #1
 800c636:	4619      	mov	r1, r3
 800c638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c63a:	3301      	adds	r3, #1
 800c63c:	7dfa      	ldrb	r2, [r7, #23]
 800c63e:	f7ff ff11 	bl	800c464 <SecureElementAesEncrypt>
 800c642:	4603      	mov	r3, r0
 800c644:	2b00      	cmp	r3, #0
 800c646:	d001      	beq.n	800c64c <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800c648:	2307      	movs	r3, #7
 800c64a:	e03c      	b.n	800c6c6 <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800c64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64e:	330b      	adds	r3, #11
 800c650:	781b      	ldrb	r3, [r3, #0]
 800c652:	09db      	lsrs	r3, r3, #7
 800c654:	b2da      	uxtb	r2, r3
 800c656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c658:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800c65a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c65e:	3b04      	subs	r3, #4
 800c660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c662:	4413      	add	r3, r2
 800c664:	781b      	ldrb	r3, [r3, #0]
 800c666:	4619      	mov	r1, r3
 800c668:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c66c:	3b03      	subs	r3, #3
 800c66e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c670:	4413      	add	r3, r2
 800c672:	781b      	ldrb	r3, [r3, #0]
 800c674:	021b      	lsls	r3, r3, #8
 800c676:	ea41 0203 	orr.w	r2, r1, r3
 800c67a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c67e:	3b02      	subs	r3, #2
 800c680:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c682:	440b      	add	r3, r1
 800c684:	781b      	ldrb	r3, [r3, #0]
 800c686:	041b      	lsls	r3, r3, #16
 800c688:	431a      	orrs	r2, r3
 800c68a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c68e:	3b01      	subs	r3, #1
 800c690:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c692:	440b      	add	r3, r1
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	061b      	lsls	r3, r3, #24
 800c698:	4313      	orrs	r3, r2
 800c69a:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800c69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d10d      	bne.n	800c6c0 <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800c6a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c6a8:	3b04      	subs	r3, #4
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	693a      	ldr	r2, [r7, #16]
 800c6b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c6b2:	f7ff feab 	bl	800c40c <SecureElementVerifyAesCmac>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d003      	beq.n	800c6c4 <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e002      	b.n	800c6c6 <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800c6c0:	2304      	movs	r3, #4
 800c6c2:	e000      	b.n	800c6c6 <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c6c4:	2300      	movs	r3, #0
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3718      	adds	r7, #24
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}
	...

0800c6d0 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b082      	sub	sp, #8
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d101      	bne.n	800c6e2 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c6de:	2302      	movs	r3, #2
 800c6e0:	e007      	b.n	800c6f2 <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800c6e2:	4b06      	ldr	r3, [pc, #24]	@ (800c6fc <SecureElementSetDevEui+0x2c>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	2208      	movs	r2, #8
 800c6e8:	6879      	ldr	r1, [r7, #4]
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f00d fea3 	bl	801a436 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c6f0:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3708      	adds	r7, #8
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bd80      	pop	{r7, pc}
 800c6fa:	bf00      	nop
 800c6fc:	2000083c 	.word	0x2000083c

0800c700 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b082      	sub	sp, #8
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d101      	bne.n	800c712 <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c70e:	2302      	movs	r3, #2
 800c710:	e007      	b.n	800c722 <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800c712:	4b06      	ldr	r3, [pc, #24]	@ (800c72c <SecureElementGetDevEui+0x2c>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	2208      	movs	r2, #8
 800c718:	4619      	mov	r1, r3
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f00d fe8b 	bl	801a436 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c720:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c722:	4618      	mov	r0, r3
 800c724:	3708      	adds	r7, #8
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}
 800c72a:	bf00      	nop
 800c72c:	2000083c 	.word	0x2000083c

0800c730 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d101      	bne.n	800c742 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c73e:	2302      	movs	r3, #2
 800c740:	e008      	b.n	800c754 <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800c742:	4b06      	ldr	r3, [pc, #24]	@ (800c75c <SecureElementSetJoinEui+0x2c>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	3308      	adds	r3, #8
 800c748:	2208      	movs	r2, #8
 800c74a:	6879      	ldr	r1, [r7, #4]
 800c74c:	4618      	mov	r0, r3
 800c74e:	f00d fe72 	bl	801a436 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c752:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c754:	4618      	mov	r0, r3
 800c756:	3708      	adds	r7, #8
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}
 800c75c:	2000083c 	.word	0x2000083c

0800c760 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b082      	sub	sp, #8
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d101      	bne.n	800c772 <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c76e:	2302      	movs	r3, #2
 800c770:	e008      	b.n	800c784 <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800c772:	4b06      	ldr	r3, [pc, #24]	@ (800c78c <SecureElementGetJoinEui+0x2c>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	3308      	adds	r3, #8
 800c778:	2208      	movs	r2, #8
 800c77a:	4619      	mov	r1, r3
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f00d fe5a 	bl	801a436 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c782:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c784:	4618      	mov	r0, r3
 800c786:	3708      	adds	r7, #8
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd80      	pop	{r7, pc}
 800c78c:	2000083c 	.word	0x2000083c

0800c790 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800c790:	b480      	push	{r7}
 800c792:	b083      	sub	sp, #12
 800c794:	af00      	add	r7, sp, #0
 800c796:	4603      	mov	r3, r0
 800c798:	6039      	str	r1, [r7, #0]
 800c79a:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800c79c:	79fb      	ldrb	r3, [r7, #7]
 800c79e:	2b02      	cmp	r3, #2
 800c7a0:	d104      	bne.n	800c7ac <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800c7a2:	4b07      	ldr	r3, [pc, #28]	@ (800c7c0 <SecureElementSetDevAddr+0x30>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	683a      	ldr	r2, [r7, #0]
 800c7a8:	611a      	str	r2, [r3, #16]
 800c7aa:	e003      	b.n	800c7b4 <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800c7ac:	4b04      	ldr	r3, [pc, #16]	@ (800c7c0 <SecureElementSetDevAddr+0x30>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	683a      	ldr	r2, [r7, #0]
 800c7b2:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800c7b4:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	370c      	adds	r7, #12
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bc80      	pop	{r7}
 800c7be:	4770      	bx	lr
 800c7c0:	2000083c 	.word	0x2000083c

0800c7c4 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b083      	sub	sp, #12
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	6039      	str	r1, [r7, #0]
 800c7ce:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d101      	bne.n	800c7da <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c7d6:	2302      	movs	r3, #2
 800c7d8:	e00e      	b.n	800c7f8 <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800c7da:	79fb      	ldrb	r3, [r7, #7]
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d105      	bne.n	800c7ec <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800c7e0:	4b08      	ldr	r3, [pc, #32]	@ (800c804 <SecureElementGetDevAddr+0x40>)
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	691a      	ldr	r2, [r3, #16]
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	601a      	str	r2, [r3, #0]
 800c7ea:	e004      	b.n	800c7f6 <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800c7ec:	4b05      	ldr	r3, [pc, #20]	@ (800c804 <SecureElementGetDevAddr+0x40>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	695a      	ldr	r2, [r3, #20]
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800c7f6:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	370c      	adds	r7, #12
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bc80      	pop	{r7}
 800c800:	4770      	bx	lr
 800c802:	bf00      	nop
 800c804:	2000083c 	.word	0x2000083c

0800c808 <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b082      	sub	sp, #8
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
 800c810:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800c812:	4a29      	ldr	r2, [pc, #164]	@ (800c8b8 <LmHandlerInit+0xb0>)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800c818:	4b28      	ldr	r3, [pc, #160]	@ (800c8bc <LmHandlerInit+0xb4>)
 800c81a:	4a29      	ldr	r2, [pc, #164]	@ (800c8c0 <LmHandlerInit+0xb8>)
 800c81c:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800c81e:	4b27      	ldr	r3, [pc, #156]	@ (800c8bc <LmHandlerInit+0xb4>)
 800c820:	4a28      	ldr	r2, [pc, #160]	@ (800c8c4 <LmHandlerInit+0xbc>)
 800c822:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800c824:	4b25      	ldr	r3, [pc, #148]	@ (800c8bc <LmHandlerInit+0xb4>)
 800c826:	4a28      	ldr	r2, [pc, #160]	@ (800c8c8 <LmHandlerInit+0xc0>)
 800c828:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800c82a:	4b24      	ldr	r3, [pc, #144]	@ (800c8bc <LmHandlerInit+0xb4>)
 800c82c:	4a27      	ldr	r2, [pc, #156]	@ (800c8cc <LmHandlerInit+0xc4>)
 800c82e:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800c830:	4b21      	ldr	r3, [pc, #132]	@ (800c8b8 <LmHandlerInit+0xb0>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	4a26      	ldr	r2, [pc, #152]	@ (800c8d0 <LmHandlerInit+0xc8>)
 800c838:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800c83a:	4b1f      	ldr	r3, [pc, #124]	@ (800c8b8 <LmHandlerInit+0xb0>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	685b      	ldr	r3, [r3, #4]
 800c840:	4a23      	ldr	r2, [pc, #140]	@ (800c8d0 <LmHandlerInit+0xc8>)
 800c842:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800c844:	4b1c      	ldr	r3, [pc, #112]	@ (800c8b8 <LmHandlerInit+0xb0>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	689b      	ldr	r3, [r3, #8]
 800c84a:	4a21      	ldr	r2, [pc, #132]	@ (800c8d0 <LmHandlerInit+0xc8>)
 800c84c:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800c84e:	4b1a      	ldr	r3, [pc, #104]	@ (800c8b8 <LmHandlerInit+0xb0>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	68db      	ldr	r3, [r3, #12]
 800c854:	4a1e      	ldr	r2, [pc, #120]	@ (800c8d0 <LmHandlerInit+0xc8>)
 800c856:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800c858:	4b1d      	ldr	r3, [pc, #116]	@ (800c8d0 <LmHandlerInit+0xc8>)
 800c85a:	4a1e      	ldr	r2, [pc, #120]	@ (800c8d4 <LmHandlerInit+0xcc>)
 800c85c:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800c85e:	4b16      	ldr	r3, [pc, #88]	@ (800c8b8 <LmHandlerInit+0xb0>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	4a1a      	ldr	r2, [pc, #104]	@ (800c8d0 <LmHandlerInit+0xc8>)
 800c866:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	4a1b      	ldr	r2, [pc, #108]	@ (800c8d8 <LmHandlerInit+0xd0>)
 800c86c:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800c86e:	4b12      	ldr	r3, [pc, #72]	@ (800c8b8 <LmHandlerInit+0xb0>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c874:	4a18      	ldr	r2, [pc, #96]	@ (800c8d8 <LmHandlerInit+0xd0>)
 800c876:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800c878:	4b17      	ldr	r3, [pc, #92]	@ (800c8d8 <LmHandlerInit+0xd0>)
 800c87a:	4a18      	ldr	r2, [pc, #96]	@ (800c8dc <LmHandlerInit+0xd4>)
 800c87c:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800c87e:	4b16      	ldr	r3, [pc, #88]	@ (800c8d8 <LmHandlerInit+0xd0>)
 800c880:	4a17      	ldr	r2, [pc, #92]	@ (800c8e0 <LmHandlerInit+0xd8>)
 800c882:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800c884:	4914      	ldr	r1, [pc, #80]	@ (800c8d8 <LmHandlerInit+0xd0>)
 800c886:	2000      	movs	r0, #0
 800c888:	f000 fdc0 	bl	800d40c <LmHandlerPackageRegister>
 800c88c:	4603      	mov	r3, r0
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d002      	beq.n	800c898 <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800c892:	f04f 33ff 	mov.w	r3, #4294967295
 800c896:	e00a      	b.n	800c8ae <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800c898:	463b      	mov	r3, r7
 800c89a:	4618      	mov	r0, r3
 800c89c:	f001 fd36 	bl	800e30c <LmhpPackagesRegistrationInit>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d002      	beq.n	800c8ac <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800c8a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c8aa:	e000      	b.n	800c8ae <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800c8ac:	2300      	movs	r3, #0
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	20000894 	.word	0x20000894
 800c8bc:	20000898 	.word	0x20000898
 800c8c0:	0800d0e5 	.word	0x0800d0e5
 800c8c4:	0800d159 	.word	0x0800d159
 800c8c8:	0800d229 	.word	0x0800d229
 800c8cc:	0800d379 	.word	0x0800d379
 800c8d0:	200008a8 	.word	0x200008a8
 800c8d4:	0800d8b9 	.word	0x0800d8b9
 800c8d8:	20000858 	.word	0x20000858
 800c8dc:	0800d6cd 	.word	0x0800d6cd
 800c8e0:	0800d705 	.word	0x0800d705

0800c8e4 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b092      	sub	sp, #72	@ 0x48
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800c8ec:	2218      	movs	r2, #24
 800c8ee:	6879      	ldr	r1, [r7, #4]
 800c8f0:	488a      	ldr	r0, [pc, #552]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800c8f2:	f00d fda0 	bl	801a436 <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800c8f6:	4b8a      	ldr	r3, [pc, #552]	@ (800cb20 <LmHandlerConfigure+0x23c>)
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800c8fc:	f7fe faa2 	bl	800ae44 <LoraInfo_GetPtr>
 800c900:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800c902:	4b86      	ldr	r3, [pc, #536]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800c904:	781b      	ldrb	r3, [r3, #0]
 800c906:	461a      	mov	r2, r3
 800c908:	2301      	movs	r3, #1
 800c90a:	4093      	lsls	r3, r2
 800c90c:	461a      	mov	r2, r3
 800c90e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c910:	685b      	ldr	r3, [r3, #4]
 800c912:	4013      	ands	r3, r2
 800c914:	2b00      	cmp	r3, #0
 800c916:	d107      	bne.n	800c928 <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800c918:	4b82      	ldr	r3, [pc, #520]	@ (800cb24 <LmHandlerConfigure+0x240>)
 800c91a:	2201      	movs	r2, #1
 800c91c:	2100      	movs	r1, #0
 800c91e:	2000      	movs	r0, #0
 800c920:	f012 f8e0 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800c924:	bf00      	nop
 800c926:	e7fd      	b.n	800c924 <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800c928:	4b7c      	ldr	r3, [pc, #496]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800c92a:	781b      	ldrb	r3, [r3, #0]
 800c92c:	461a      	mov	r2, r3
 800c92e:	497e      	ldr	r1, [pc, #504]	@ (800cb28 <LmHandlerConfigure+0x244>)
 800c930:	487e      	ldr	r0, [pc, #504]	@ (800cb2c <LmHandlerConfigure+0x248>)
 800c932:	f005 f80d 	bl	8011950 <LoRaMacInitialization>
 800c936:	4603      	mov	r3, r0
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d002      	beq.n	800c942 <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800c93c:	f04f 33ff 	mov.w	r3, #4294967295
 800c940:	e0e8      	b.n	800cb14 <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800c942:	2327      	movs	r3, #39	@ 0x27
 800c944:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800c946:	f107 0318 	add.w	r3, r7, #24
 800c94a:	4618      	mov	r0, r3
 800c94c:	f005 fd8c 	bl	8012468 <LoRaMacMibSetRequestConfirm>
 800c950:	4603      	mov	r3, r0
 800c952:	2b00      	cmp	r3, #0
 800c954:	d103      	bne.n	800c95e <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800c956:	4b76      	ldr	r3, [pc, #472]	@ (800cb30 <LmHandlerConfigure+0x24c>)
 800c958:	2201      	movs	r2, #1
 800c95a:	701a      	strb	r2, [r3, #0]
 800c95c:	e02a      	b.n	800c9b4 <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800c95e:	2328      	movs	r3, #40	@ 0x28
 800c960:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800c962:	4b74      	ldr	r3, [pc, #464]	@ (800cb34 <LmHandlerConfigure+0x250>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	691b      	ldr	r3, [r3, #16]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d00c      	beq.n	800c986 <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800c96c:	f107 0318 	add.w	r3, r7, #24
 800c970:	4618      	mov	r0, r3
 800c972:	f005 fba1 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800c976:	4b6f      	ldr	r3, [pc, #444]	@ (800cb34 <LmHandlerConfigure+0x250>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	691b      	ldr	r3, [r3, #16]
 800c97c:	69fa      	ldr	r2, [r7, #28]
 800c97e:	f240 51cc 	movw	r1, #1484	@ 0x5cc
 800c982:	4610      	mov	r0, r2
 800c984:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800c986:	2327      	movs	r3, #39	@ 0x27
 800c988:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800c98a:	f107 0318 	add.w	r3, r7, #24
 800c98e:	4618      	mov	r0, r3
 800c990:	f005 fd6a 	bl	8012468 <LoRaMacMibSetRequestConfirm>
 800c994:	4603      	mov	r3, r0
 800c996:	2b00      	cmp	r3, #0
 800c998:	d10c      	bne.n	800c9b4 <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c99a:	2301      	movs	r3, #1
 800c99c:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800c99e:	f107 0318 	add.w	r3, r7, #24
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	f005 fb88 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800c9a8:	7f3b      	ldrb	r3, [r7, #28]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d002      	beq.n	800c9b4 <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800c9ae:	4b60      	ldr	r3, [pc, #384]	@ (800cb30 <LmHandlerConfigure+0x24c>)
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800c9b4:	4b5e      	ldr	r3, [pc, #376]	@ (800cb30 <LmHandlerConfigure+0x24c>)
 800c9b6:	781b      	ldrb	r3, [r3, #0]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d02e      	beq.n	800ca1a <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800c9bc:	4b5d      	ldr	r3, [pc, #372]	@ (800cb34 <LmHandlerConfigure+0x250>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	69db      	ldr	r3, [r3, #28]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d004      	beq.n	800c9d0 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800c9c6:	4b5b      	ldr	r3, [pc, #364]	@ (800cb34 <LmHandlerConfigure+0x250>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	69db      	ldr	r3, [r3, #28]
 800c9cc:	2000      	movs	r0, #0
 800c9ce:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800c9d0:	f000 f98e 	bl	800ccf0 <LmHandlerJoinStatus>
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	d106      	bne.n	800c9e8 <LmHandlerConfigure+0x104>
 800c9da:	f002 fc99 	bl	800f310 <LoRaMacIsStopped>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d001      	beq.n	800c9e8 <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800c9e4:	f005 fa6a 	bl	8011ebc <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800c9e8:	2327      	movs	r3, #39	@ 0x27
 800c9ea:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800c9ec:	f107 0318 	add.w	r3, r7, #24
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f005 fb61 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800c9f6:	69fb      	ldr	r3, [r7, #28]
 800c9f8:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800c9fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9fc:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800ca00:	4b46      	ldr	r3, [pc, #280]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800ca02:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800ca04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca06:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800ca0a:	4b44      	ldr	r3, [pc, #272]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800ca0c:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800ca0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca10:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800ca14:	4b41      	ldr	r3, [pc, #260]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800ca16:	709a      	strb	r2, [r3, #2]
 800ca18:	e008      	b.n	800ca2c <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800ca1a:	2305      	movs	r3, #5
 800ca1c:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800ca22:	f107 0318 	add.w	r3, r7, #24
 800ca26:	4618      	mov	r0, r3
 800ca28:	f005 fd1e 	bl	8012468 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800ca2c:	4b3e      	ldr	r3, [pc, #248]	@ (800cb28 <LmHandlerConfigure+0x244>)
 800ca2e:	689b      	ldr	r3, [r3, #8]
 800ca30:	4a3d      	ldr	r2, [pc, #244]	@ (800cb28 <LmHandlerConfigure+0x244>)
 800ca32:	68d2      	ldr	r2, [r2, #12]
 800ca34:	4611      	mov	r1, r2
 800ca36:	4618      	mov	r0, r3
 800ca38:	f7ff fbbe 	bl	800c1b8 <SecureElementInitMcuID>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d002      	beq.n	800ca48 <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800ca42:	f04f 33ff 	mov.w	r3, #4294967295
 800ca46:	e065      	b.n	800cb14 <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800ca48:	2306      	movs	r3, #6
 800ca4a:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800ca4c:	f107 0318 	add.w	r3, r7, #24
 800ca50:	4618      	mov	r0, r3
 800ca52:	f005 fb31 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800ca56:	69fb      	ldr	r3, [r7, #28]
 800ca58:	4a37      	ldr	r2, [pc, #220]	@ (800cb38 <LmHandlerConfigure+0x254>)
 800ca5a:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ca5c:	f107 0318 	add.w	r3, r7, #24
 800ca60:	4618      	mov	r0, r3
 800ca62:	f005 fd01 	bl	8012468 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800ca66:	2302      	movs	r3, #2
 800ca68:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800ca6a:	4b33      	ldr	r3, [pc, #204]	@ (800cb38 <LmHandlerConfigure+0x254>)
 800ca6c:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800ca6e:	f107 0318 	add.w	r3, r7, #24
 800ca72:	4618      	mov	r0, r3
 800ca74:	f005 fb20 	bl	80120b8 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800ca78:	2303      	movs	r3, #3
 800ca7a:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800ca7c:	4b2f      	ldr	r3, [pc, #188]	@ (800cb3c <LmHandlerConfigure+0x258>)
 800ca7e:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800ca80:	f107 0318 	add.w	r3, r7, #24
 800ca84:	4618      	mov	r0, r3
 800ca86:	f005 fb17 	bl	80120b8 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800ca8a:	f7ff fc15 	bl	800c2b8 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800ca8e:	230f      	movs	r3, #15
 800ca90:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800ca92:	2301      	movs	r3, #1
 800ca94:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ca96:	f107 0318 	add.w	r3, r7, #24
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f005 fce4 	bl	8012468 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800caa0:	2310      	movs	r3, #16
 800caa2:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800caa4:	2300      	movs	r3, #0
 800caa6:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800caa8:	f107 0318 	add.w	r3, r7, #24
 800caac:	4618      	mov	r0, r3
 800caae:	f005 fcdb 	bl	8012468 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800cab2:	2304      	movs	r3, #4
 800cab4:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800cab6:	4b19      	ldr	r3, [pc, #100]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800cab8:	789b      	ldrb	r3, [r3, #2]
 800caba:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cabc:	f107 0318 	add.w	r3, r7, #24
 800cac0:	4618      	mov	r0, r3
 800cac2:	f005 fcd1 	bl	8012468 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800cac6:	233a      	movs	r3, #58	@ 0x3a
 800cac8:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800caca:	4b14      	ldr	r3, [pc, #80]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800cacc:	695b      	ldr	r3, [r3, #20]
 800cace:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cad0:	f107 0318 	add.w	r3, r7, #24
 800cad4:	4618      	mov	r0, r3
 800cad6:	f005 fcc7 	bl	8012468 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800cada:	230f      	movs	r3, #15
 800cadc:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800cade:	4b0f      	ldr	r3, [pc, #60]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800cae0:	781b      	ldrb	r3, [r3, #0]
 800cae2:	f107 0210 	add.w	r2, r7, #16
 800cae6:	4611      	mov	r1, r2
 800cae8:	4618      	mov	r0, r3
 800caea:	f008 fc7b 	bl	80153e4 <RegionGetPhyParam>
 800caee:	4603      	mov	r3, r0
 800caf0:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	bf14      	ite	ne
 800caf8:	2301      	movne	r3, #1
 800cafa:	2300      	moveq	r3, #0
 800cafc:	b2da      	uxtb	r2, r3
 800cafe:	4b07      	ldr	r3, [pc, #28]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800cb00:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800cb02:	2014      	movs	r0, #20
 800cb04:	f000 fad6 	bl	800d0b4 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800cb08:	4b04      	ldr	r3, [pc, #16]	@ (800cb1c <LmHandlerConfigure+0x238>)
 800cb0a:	79db      	ldrb	r3, [r3, #7]
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	f006 fb89 	bl	8013224 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800cb12:	2300      	movs	r3, #0
}
 800cb14:	4618      	mov	r0, r3
 800cb16:	3748      	adds	r7, #72	@ 0x48
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}
 800cb1c:	2000087c 	.word	0x2000087c
 800cb20:	200008c4 	.word	0x200008c4
 800cb24:	0801f824 	.word	0x0801f824
 800cb28:	200008a8 	.word	0x200008a8
 800cb2c:	20000898 	.word	0x20000898
 800cb30:	200009ba 	.word	0x200009ba
 800cb34:	20000894 	.word	0x20000894
 800cb38:	20000840 	.word	0x20000840
 800cb3c:	20000848 	.word	0x20000848

0800cb40 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b082      	sub	sp, #8
 800cb44:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800cb46:	f002 fe61 	bl	800f80c <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800cb4a:	f000 fd8b 	bl	800d664 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800cb4e:	f000 fd5f 	bl	800d610 <LmHandlerPackageIsTxPending>
 800cb52:	4603      	mov	r3, r0
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d117      	bne.n	800cb88 <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800cb58:	4b0d      	ldr	r3, [pc, #52]	@ (800cb90 <LmHandlerProcess+0x50>)
 800cb5a:	781b      	ldrb	r3, [r3, #0]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d014      	beq.n	800cb8a <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800cb60:	2300      	movs	r3, #0
 800cb62:	703b      	strb	r3, [r7, #0]
 800cb64:	2300      	movs	r3, #0
 800cb66:	707b      	strb	r3, [r7, #1]
 800cb68:	2300      	movs	r3, #0
 800cb6a:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800cb6c:	4b09      	ldr	r3, [pc, #36]	@ (800cb94 <LmHandlerProcess+0x54>)
 800cb6e:	78d9      	ldrb	r1, [r3, #3]
 800cb70:	463b      	mov	r3, r7
 800cb72:	2200      	movs	r2, #0
 800cb74:	4618      	mov	r0, r3
 800cb76:	f000 f8d7 	bl	800cd28 <LmHandlerSend>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d104      	bne.n	800cb8a <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800cb80:	4b03      	ldr	r3, [pc, #12]	@ (800cb90 <LmHandlerProcess+0x50>)
 800cb82:	2200      	movs	r2, #0
 800cb84:	701a      	strb	r2, [r3, #0]
 800cb86:	e000      	b.n	800cb8a <LmHandlerProcess+0x4a>
        return;
 800cb88:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800cb8a:	3708      	adds	r7, #8
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}
 800cb90:	200008c4 	.word	0x200008c4
 800cb94:	2000087c 	.word	0x2000087c

0800cb98 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800cb98:	b480      	push	{r7}
 800cb9a:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800cb9c:	4b02      	ldr	r3, [pc, #8]	@ (800cba8 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
}
 800cba0:	4618      	mov	r0, r3
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bc80      	pop	{r7}
 800cba6:	4770      	bx	lr
 800cba8:	200008c0 	.word	0x200008c0

0800cbac <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b092      	sub	sp, #72	@ 0x48
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	460a      	mov	r2, r1
 800cbb6:	71fb      	strb	r3, [r7, #7]
 800cbb8:	4613      	mov	r3, r2
 800cbba:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800cbc2:	4b46      	ldr	r3, [pc, #280]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cbc4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cbc8:	b2db      	uxtb	r3, r3
 800cbca:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800cbce:	4b43      	ldr	r3, [pc, #268]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cbd0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800cbd4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800cbd8:	79fb      	ldrb	r3, [r7, #7]
 800cbda:	2b02      	cmp	r3, #2
 800cbdc:	d10b      	bne.n	800cbf6 <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800cbde:	2302      	movs	r3, #2
 800cbe0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800cbe4:	4b3e      	ldr	r3, [pc, #248]	@ (800cce0 <LmHandlerJoin+0x134>)
 800cbe6:	2202      	movs	r2, #2
 800cbe8:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800cbea:	4a3d      	ldr	r2, [pc, #244]	@ (800cce0 <LmHandlerJoin+0x134>)
 800cbec:	79bb      	ldrb	r3, [r7, #6]
 800cbee:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800cbf0:	f005 f964 	bl	8011ebc <LoRaMacStart>
 800cbf4:	e05c      	b.n	800ccb0 <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800cbfc:	4b38      	ldr	r3, [pc, #224]	@ (800cce0 <LmHandlerJoin+0x134>)
 800cbfe:	2201      	movs	r2, #1
 800cc00:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800cc02:	4b36      	ldr	r3, [pc, #216]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cc04:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800cc08:	4b35      	ldr	r3, [pc, #212]	@ (800cce0 <LmHandlerJoin+0x134>)
 800cc0a:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800cc0c:	4b33      	ldr	r3, [pc, #204]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cc0e:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800cc12:	4b33      	ldr	r3, [pc, #204]	@ (800cce0 <LmHandlerJoin+0x134>)
 800cc14:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800cc16:	4b32      	ldr	r3, [pc, #200]	@ (800cce0 <LmHandlerJoin+0x134>)
 800cc18:	2200      	movs	r2, #0
 800cc1a:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800cc1c:	4a30      	ldr	r2, [pc, #192]	@ (800cce0 <LmHandlerJoin+0x134>)
 800cc1e:	79bb      	ldrb	r3, [r7, #6]
 800cc20:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800cc22:	4b30      	ldr	r3, [pc, #192]	@ (800cce4 <LmHandlerJoin+0x138>)
 800cc24:	781b      	ldrb	r3, [r3, #0]
 800cc26:	f083 0301 	eor.w	r3, r3, #1
 800cc2a:	b2db      	uxtb	r3, r3
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d034      	beq.n	800cc9a <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800cc30:	231f      	movs	r3, #31
 800cc32:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800cc34:	4b29      	ldr	r3, [pc, #164]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cc36:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cc3a:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cc3c:	f107 030c 	add.w	r3, r7, #12
 800cc40:	4618      	mov	r0, r3
 800cc42:	f005 fc11 	bl	8012468 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800cc46:	2320      	movs	r3, #32
 800cc48:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800cc4a:	4b24      	ldr	r3, [pc, #144]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cc4c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cc50:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cc52:	f107 030c 	add.w	r3, r7, #12
 800cc56:	4618      	mov	r0, r3
 800cc58:	f005 fc06 	bl	8012468 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800cc5c:	2322      	movs	r3, #34	@ 0x22
 800cc5e:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800cc60:	4b1e      	ldr	r3, [pc, #120]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cc62:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800cc66:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cc68:	f107 030c 	add.w	r3, r7, #12
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f005 fbfb 	bl	8012468 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800cc72:	2321      	movs	r3, #33	@ 0x21
 800cc74:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800cc76:	4b19      	ldr	r3, [pc, #100]	@ (800ccdc <LmHandlerJoin+0x130>)
 800cc78:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800cc7c:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cc7e:	f107 030c 	add.w	r3, r7, #12
 800cc82:	4618      	mov	r0, r3
 800cc84:	f005 fbf0 	bl	8012468 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800cc88:	2329      	movs	r3, #41	@ 0x29
 800cc8a:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800cc8c:	4b16      	ldr	r3, [pc, #88]	@ (800cce8 <LmHandlerJoin+0x13c>)
 800cc8e:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cc90:	f107 030c 	add.w	r3, r7, #12
 800cc94:	4618      	mov	r0, r3
 800cc96:	f005 fbe7 	bl	8012468 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800cc9a:	f005 f90f 	bl	8011ebc <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cc9e:	2301      	movs	r3, #1
 800cca0:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800cca2:	2301      	movs	r3, #1
 800cca4:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800cca6:	f107 030c 	add.w	r3, r7, #12
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f005 fbdc 	bl	8012468 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800ccb0:	4b0c      	ldr	r3, [pc, #48]	@ (800cce4 <LmHandlerJoin+0x138>)
 800ccb2:	781b      	ldrb	r3, [r3, #0]
 800ccb4:	f083 0301 	eor.w	r3, r3, #1
 800ccb8:	b2db      	uxtb	r3, r3
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d102      	bne.n	800ccc4 <LmHandlerJoin+0x118>
 800ccbe:	79bb      	ldrb	r3, [r7, #6]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d004      	beq.n	800ccce <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800ccc4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f005 ffcf 	bl	8012c6c <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800ccce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccd0:	4a06      	ldr	r2, [pc, #24]	@ (800ccec <LmHandlerJoin+0x140>)
 800ccd2:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800ccd4:	bf00      	nop
 800ccd6:	3748      	adds	r7, #72	@ 0x48
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	2000087c 	.word	0x2000087c
 800cce0:	200000a8 	.word	0x200000a8
 800cce4:	200009ba 	.word	0x200009ba
 800cce8:	01000400 	.word	0x01000400
 800ccec:	200008c0 	.word	0x200008c0

0800ccf0 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b08c      	sub	sp, #48	@ 0x30
 800ccf4:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800ccfa:	1d3b      	adds	r3, r7, #4
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f005 f9db 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800cd02:	4603      	mov	r3, r0
 800cd04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800cd08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d106      	bne.n	800cd1e <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800cd10:	7a3b      	ldrb	r3, [r7, #8]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d101      	bne.n	800cd1a <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800cd16:	2300      	movs	r3, #0
 800cd18:	e002      	b.n	800cd20 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	e000      	b.n	800cd20 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800cd1e:	2300      	movs	r3, #0
    }
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3730      	adds	r7, #48	@ 0x30
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}

0800cd28 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b08a      	sub	sp, #40	@ 0x28
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
 800cd30:	460b      	mov	r3, r1
 800cd32:	70fb      	strb	r3, [r7, #3]
 800cd34:	4613      	mov	r3, r2
 800cd36:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800cd38:	23ff      	movs	r3, #255	@ 0xff
 800cd3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800cd3e:	f002 fabf 	bl	800f2c0 <LoRaMacIsBusy>
 800cd42:	4603      	mov	r3, r0
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d002      	beq.n	800cd4e <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800cd48:	f06f 0301 	mvn.w	r3, #1
 800cd4c:	e0ab      	b.n	800cea6 <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800cd4e:	f002 fadf 	bl	800f310 <LoRaMacIsStopped>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d002      	beq.n	800cd5e <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cd58:	f06f 0302 	mvn.w	r3, #2
 800cd5c:	e0a3      	b.n	800cea6 <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800cd5e:	f7ff ffc7 	bl	800ccf0 <LmHandlerJoinStatus>
 800cd62:	4603      	mov	r3, r0
 800cd64:	2b01      	cmp	r3, #1
 800cd66:	d00a      	beq.n	800cd7e <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800cd68:	4b51      	ldr	r3, [pc, #324]	@ (800ceb0 <LmHandlerSend+0x188>)
 800cd6a:	79db      	ldrb	r3, [r3, #7]
 800cd6c:	4a50      	ldr	r2, [pc, #320]	@ (800ceb0 <LmHandlerSend+0x188>)
 800cd6e:	7a12      	ldrb	r2, [r2, #8]
 800cd70:	4611      	mov	r1, r2
 800cd72:	4618      	mov	r0, r3
 800cd74:	f7ff ff1a 	bl	800cbac <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cd78:	f06f 0302 	mvn.w	r3, #2
 800cd7c:	e093      	b.n	800cea6 <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800cd7e:	4a4d      	ldr	r2, [pc, #308]	@ (800ceb4 <LmHandlerSend+0x18c>)
 800cd80:	78fb      	ldrb	r3, [r7, #3]
 800cd82:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800cd84:	78fb      	ldrb	r3, [r7, #3]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	bf14      	ite	ne
 800cd8a:	2301      	movne	r3, #1
 800cd8c:	2300      	moveq	r3, #0
 800cd8e:	b2db      	uxtb	r3, r3
 800cd90:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800cd92:	4b49      	ldr	r3, [pc, #292]	@ (800ceb8 <LmHandlerSend+0x190>)
 800cd94:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cd98:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	785b      	ldrb	r3, [r3, #1]
 800cd9e:	f107 020c 	add.w	r2, r7, #12
 800cda2:	4611      	mov	r1, r2
 800cda4:	4618      	mov	r0, r3
 800cda6:	f005 f8f7 	bl	8011f98 <LoRaMacQueryTxPossible>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d009      	beq.n	800cdc4 <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800cdb8:	2300      	movs	r3, #0
 800cdba:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800cdbc:	23f9      	movs	r3, #249	@ 0xf9
 800cdbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cdc2:	e008      	b.n	800cdd6 <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	781b      	ldrb	r3, [r3, #0]
 800cdc8:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	785b      	ldrb	r3, [r3, #1]
 800cdce:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	685b      	ldr	r3, [r3, #4]
 800cdd4:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800cdd6:	4b37      	ldr	r3, [pc, #220]	@ (800ceb4 <LmHandlerSend+0x18c>)
 800cdd8:	687a      	ldr	r2, [r7, #4]
 800cdda:	3310      	adds	r3, #16
 800cddc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cde0:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800cde4:	4b34      	ldr	r3, [pc, #208]	@ (800ceb8 <LmHandlerSend+0x190>)
 800cde6:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800cdea:	4b32      	ldr	r3, [pc, #200]	@ (800ceb4 <LmHandlerSend+0x18c>)
 800cdec:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800cdee:	78ba      	ldrb	r2, [r7, #2]
 800cdf0:	f107 0310 	add.w	r3, r7, #16
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f006 f8dc 	bl	8012fb4 <LoRaMacMcpsRequest>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800ce02:	6a3b      	ldr	r3, [r7, #32]
 800ce04:	4a2d      	ldr	r2, [pc, #180]	@ (800cebc <LmHandlerSend+0x194>)
 800ce06:	6013      	str	r3, [r2, #0]

    switch( status )
 800ce08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ce0c:	2b11      	cmp	r3, #17
 800ce0e:	d843      	bhi.n	800ce98 <LmHandlerSend+0x170>
 800ce10:	a201      	add	r2, pc, #4	@ (adr r2, 800ce18 <LmHandlerSend+0xf0>)
 800ce12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce16:	bf00      	nop
 800ce18:	0800ce61 	.word	0x0800ce61
 800ce1c:	0800ce79 	.word	0x0800ce79
 800ce20:	0800ce99 	.word	0x0800ce99
 800ce24:	0800ce99 	.word	0x0800ce99
 800ce28:	0800ce99 	.word	0x0800ce99
 800ce2c:	0800ce99 	.word	0x0800ce99
 800ce30:	0800ce99 	.word	0x0800ce99
 800ce34:	0800ce81 	.word	0x0800ce81
 800ce38:	0800ce99 	.word	0x0800ce99
 800ce3c:	0800ce99 	.word	0x0800ce99
 800ce40:	0800ce99 	.word	0x0800ce99
 800ce44:	0800ce91 	.word	0x0800ce91
 800ce48:	0800ce99 	.word	0x0800ce99
 800ce4c:	0800ce99 	.word	0x0800ce99
 800ce50:	0800ce79 	.word	0x0800ce79
 800ce54:	0800ce79 	.word	0x0800ce79
 800ce58:	0800ce79 	.word	0x0800ce79
 800ce5c:	0800ce89 	.word	0x0800ce89
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800ce60:	4b17      	ldr	r3, [pc, #92]	@ (800cec0 <LmHandlerSend+0x198>)
 800ce62:	2200      	movs	r2, #0
 800ce64:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800ce66:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ce6a:	f113 0f07 	cmn.w	r3, #7
 800ce6e:	d017      	beq.n	800cea0 <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800ce70:	2300      	movs	r3, #0
 800ce72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800ce76:	e013      	b.n	800cea0 <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800ce78:	23fe      	movs	r3, #254	@ 0xfe
 800ce7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ce7e:	e010      	b.n	800cea2 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ce80:	23fd      	movs	r3, #253	@ 0xfd
 800ce82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ce86:	e00c      	b.n	800cea2 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800ce88:	23fb      	movs	r3, #251	@ 0xfb
 800ce8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ce8e:	e008      	b.n	800cea2 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800ce90:	23fa      	movs	r3, #250	@ 0xfa
 800ce92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ce96:	e004      	b.n	800cea2 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800ce98:	23ff      	movs	r3, #255	@ 0xff
 800ce9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ce9e:	e000      	b.n	800cea2 <LmHandlerSend+0x17a>
            break;
 800cea0:	bf00      	nop
    }

    return lmhStatus;
 800cea2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3728      	adds	r7, #40	@ 0x28
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	200000a8 	.word	0x200000a8
 800ceb4:	200000b4 	.word	0x200000b4
 800ceb8:	2000087c 	.word	0x2000087c
 800cebc:	200008c0 	.word	0x200008c0
 800cec0:	200008c4 	.word	0x200008c4

0800cec4 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b086      	sub	sp, #24
 800cec8:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800ceca:	2309      	movs	r3, #9
 800cecc:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800cece:	463b      	mov	r3, r7
 800ced0:	4618      	mov	r0, r3
 800ced2:	f005 fecb 	bl	8012c6c <LoRaMacMlmeRequest>
 800ced6:	4603      	mov	r3, r0
 800ced8:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	4a06      	ldr	r2, [pc, #24]	@ (800cef8 <LmHandlerDeviceTimeReq+0x34>)
 800cede:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800cee0:	7dfb      	ldrb	r3, [r7, #23]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d101      	bne.n	800ceea <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800cee6:	2300      	movs	r3, #0
 800cee8:	e001      	b.n	800ceee <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800ceea:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3718      	adds	r7, #24
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}
 800cef6:	bf00      	nop
 800cef8:	200008c0 	.word	0x200008c0

0800cefc <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800cefc:	b480      	push	{r7}
 800cefe:	b083      	sub	sp, #12
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	4603      	mov	r3, r0
 800cf04:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800cf06:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	370c      	adds	r7, #12
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bc80      	pop	{r7}
 800cf12:	4770      	bx	lr

0800cf14 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b08e      	sub	sp, #56	@ 0x38
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	4603      	mov	r3, r0
 800cf1c:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800cf24:	f002 f9cc 	bl	800f2c0 <LoRaMacIsBusy>
 800cf28:	4603      	mov	r3, r0
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d002      	beq.n	800cf34 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800cf2e:	f06f 0301 	mvn.w	r3, #1
 800cf32:	e071      	b.n	800d018 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800cf34:	f7ff fedc 	bl	800ccf0 <LmHandlerJoinStatus>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	2b01      	cmp	r3, #1
 800cf3c:	d002      	beq.n	800cf44 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cf3e:	f06f 0302 	mvn.w	r3, #2
 800cf42:	e069      	b.n	800d018 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800cf44:	2300      	movs	r3, #0
 800cf46:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800cf48:	f107 030c 	add.w	r3, r7, #12
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f005 f8b3 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d002      	beq.n	800cf5e <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800cf58:	f04f 33ff 	mov.w	r3, #4294967295
 800cf5c:	e05c      	b.n	800d018 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800cf5e:	7c3b      	ldrb	r3, [r7, #16]
 800cf60:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800cf64:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800cf68:	79fb      	ldrb	r3, [r7, #7]
 800cf6a:	429a      	cmp	r2, r3
 800cf6c:	d052      	beq.n	800d014 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800cf6e:	79fb      	ldrb	r3, [r7, #7]
 800cf70:	2b02      	cmp	r3, #2
 800cf72:	d028      	beq.n	800cfc6 <LmHandlerRequestClass+0xb2>
 800cf74:	2b02      	cmp	r3, #2
 800cf76:	dc48      	bgt.n	800d00a <LmHandlerRequestClass+0xf6>
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d002      	beq.n	800cf82 <LmHandlerRequestClass+0x6e>
 800cf7c:	2b01      	cmp	r3, #1
 800cf7e:	d01e      	beq.n	800cfbe <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800cf80:	e043      	b.n	800d00a <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800cf82:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d041      	beq.n	800d00e <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800cf8a:	79fb      	ldrb	r3, [r7, #7]
 800cf8c:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800cf8e:	f107 030c 	add.w	r3, r7, #12
 800cf92:	4618      	mov	r0, r3
 800cf94:	f005 fa68 	bl	8012468 <LoRaMacMibSetRequestConfirm>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d10b      	bne.n	800cfb6 <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800cf9e:	4b20      	ldr	r3, [pc, #128]	@ (800d020 <LmHandlerRequestClass+0x10c>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d032      	beq.n	800d00e <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800cfa8:	4b1d      	ldr	r3, [pc, #116]	@ (800d020 <LmHandlerRequestClass+0x10c>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfae:	79fa      	ldrb	r2, [r7, #7]
 800cfb0:	4610      	mov	r0, r2
 800cfb2:	4798      	blx	r3
                break;
 800cfb4:	e02b      	b.n	800d00e <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800cfb6:	23ff      	movs	r3, #255	@ 0xff
 800cfb8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800cfbc:	e027      	b.n	800d00e <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800cfbe:	23ff      	movs	r3, #255	@ 0xff
 800cfc0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800cfc4:	e026      	b.n	800d014 <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800cfc6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d003      	beq.n	800cfd6 <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800cfce:	23ff      	movs	r3, #255	@ 0xff
 800cfd0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800cfd4:	e01d      	b.n	800d012 <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800cfd6:	79fb      	ldrb	r3, [r7, #7]
 800cfd8:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800cfda:	f107 030c 	add.w	r3, r7, #12
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f005 fa42 	bl	8012468 <LoRaMacMibSetRequestConfirm>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d10b      	bne.n	800d002 <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800cfea:	4b0d      	ldr	r3, [pc, #52]	@ (800d020 <LmHandlerRequestClass+0x10c>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d00e      	beq.n	800d012 <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800cff4:	4b0a      	ldr	r3, [pc, #40]	@ (800d020 <LmHandlerRequestClass+0x10c>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cffa:	79fa      	ldrb	r2, [r7, #7]
 800cffc:	4610      	mov	r0, r2
 800cffe:	4798      	blx	r3
                break;
 800d000:	e007      	b.n	800d012 <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800d002:	23ff      	movs	r3, #255	@ 0xff
 800d004:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d008:	e003      	b.n	800d012 <LmHandlerRequestClass+0xfe>
                break;
 800d00a:	bf00      	nop
 800d00c:	e002      	b.n	800d014 <LmHandlerRequestClass+0x100>
                break;
 800d00e:	bf00      	nop
 800d010:	e000      	b.n	800d014 <LmHandlerRequestClass+0x100>
                break;
 800d012:	bf00      	nop
        }
    }
    return errorStatus;
 800d014:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d018:	4618      	mov	r0, r3
 800d01a:	3738      	adds	r7, #56	@ 0x38
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bd80      	pop	{r7, pc}
 800d020:	20000894 	.word	0x20000894

0800d024 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b08c      	sub	sp, #48	@ 0x30
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d102      	bne.n	800d038 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d032:	f04f 33ff 	mov.w	r3, #4294967295
 800d036:	e010      	b.n	800d05a <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d038:	2300      	movs	r3, #0
 800d03a:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d03c:	f107 0308 	add.w	r3, r7, #8
 800d040:	4618      	mov	r0, r3
 800d042:	f005 f839 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800d046:	4603      	mov	r3, r0
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d002      	beq.n	800d052 <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d04c:	f04f 33ff 	mov.w	r3, #4294967295
 800d050:	e003      	b.n	800d05a <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800d052:	7b3a      	ldrb	r2, [r7, #12]
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800d058:	2300      	movs	r3, #0
}
 800d05a:	4618      	mov	r0, r3
 800d05c:	3730      	adds	r7, #48	@ 0x30
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
	...

0800d064 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b08c      	sub	sp, #48	@ 0x30
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d102      	bne.n	800d078 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d072:	f04f 33ff 	mov.w	r3, #4294967295
 800d076:	e016      	b.n	800d0a6 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800d078:	2320      	movs	r3, #32
 800d07a:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800d07c:	f107 0308 	add.w	r3, r7, #8
 800d080:	4618      	mov	r0, r3
 800d082:	f005 f819 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800d086:	4603      	mov	r3, r0
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d002      	beq.n	800d092 <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d08c:	f04f 33ff 	mov.w	r3, #4294967295
 800d090:	e009      	b.n	800d0a6 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800d092:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f993 2000 	ldrsb.w	r2, [r3]
 800d0a0:	4b03      	ldr	r3, [pc, #12]	@ (800d0b0 <LmHandlerGetTxDatarate+0x4c>)
 800d0a2:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800d0a4:	2300      	movs	r3, #0
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3730      	adds	r7, #48	@ 0x30
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}
 800d0ae:	bf00      	nop
 800d0b0:	2000087c 	.word	0x2000087c

0800d0b4 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b08c      	sub	sp, #48	@ 0x30
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800d0bc:	2323      	movs	r3, #35	@ 0x23
 800d0be:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d0c4:	f107 0308 	add.w	r3, r7, #8
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	f005 f9cd 	bl	8012468 <LoRaMacMibSetRequestConfirm>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d002      	beq.n	800d0da <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800d0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800d0d8:	e000      	b.n	800d0dc <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800d0da:	2300      	movs	r3, #0
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	3730      	adds	r7, #48	@ 0x30
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800d0ec:	4b18      	ldr	r3, [pc, #96]	@ (800d150 <McpsConfirm+0x6c>)
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	785a      	ldrb	r2, [r3, #1]
 800d0f6:	4b16      	ldr	r3, [pc, #88]	@ (800d150 <McpsConfirm+0x6c>)
 800d0f8:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	789b      	ldrb	r3, [r3, #2]
 800d0fe:	b25a      	sxtb	r2, r3
 800d100:	4b13      	ldr	r3, [pc, #76]	@ (800d150 <McpsConfirm+0x6c>)
 800d102:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	68db      	ldr	r3, [r3, #12]
 800d108:	4a11      	ldr	r2, [pc, #68]	@ (800d150 <McpsConfirm+0x6c>)
 800d10a:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800d112:	4b0f      	ldr	r3, [pc, #60]	@ (800d150 <McpsConfirm+0x6c>)
 800d114:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	691b      	ldr	r3, [r3, #16]
 800d11a:	b2da      	uxtb	r2, r3
 800d11c:	4b0c      	ldr	r3, [pc, #48]	@ (800d150 <McpsConfirm+0x6c>)
 800d11e:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	791b      	ldrb	r3, [r3, #4]
 800d124:	461a      	mov	r2, r3
 800d126:	4b0a      	ldr	r3, [pc, #40]	@ (800d150 <McpsConfirm+0x6c>)
 800d128:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800d12a:	4b0a      	ldr	r3, [pc, #40]	@ (800d154 <McpsConfirm+0x70>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d130:	2b00      	cmp	r3, #0
 800d132:	d004      	beq.n	800d13e <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800d134:	4b07      	ldr	r3, [pc, #28]	@ (800d154 <McpsConfirm+0x70>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d13a:	4805      	ldr	r0, [pc, #20]	@ (800d150 <McpsConfirm+0x6c>)
 800d13c:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800d13e:	6879      	ldr	r1, [r7, #4]
 800d140:	2000      	movs	r0, #0
 800d142:	f000 f9e9 	bl	800d518 <LmHandlerPackagesNotify>
}
 800d146:	bf00      	nop
 800d148:	3708      	adds	r7, #8
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}
 800d14e:	bf00      	nop
 800d150:	200000b4 	.word	0x200000b4
 800d154:	20000894 	.word	0x20000894

0800d158 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b086      	sub	sp, #24
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
 800d160:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800d162:	2300      	movs	r3, #0
 800d164:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800d166:	4b2d      	ldr	r3, [pc, #180]	@ (800d21c <McpsIndication+0xc4>)
 800d168:	2201      	movs	r2, #1
 800d16a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	785a      	ldrb	r2, [r3, #1]
 800d170:	4b2a      	ldr	r3, [pc, #168]	@ (800d21c <McpsIndication+0xc4>)
 800d172:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800d174:	4b29      	ldr	r3, [pc, #164]	@ (800d21c <McpsIndication+0xc4>)
 800d176:	785b      	ldrb	r3, [r3, #1]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d14b      	bne.n	800d214 <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	791b      	ldrb	r3, [r3, #4]
 800d180:	b25a      	sxtb	r2, r3
 800d182:	4b26      	ldr	r3, [pc, #152]	@ (800d21c <McpsIndication+0xc4>)
 800d184:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d18c:	b25a      	sxtb	r2, r3
 800d18e:	4b23      	ldr	r3, [pc, #140]	@ (800d21c <McpsIndication+0xc4>)
 800d190:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d198:	4b20      	ldr	r3, [pc, #128]	@ (800d21c <McpsIndication+0xc4>)
 800d19a:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	78da      	ldrb	r2, [r3, #3]
 800d1a0:	4b1e      	ldr	r3, [pc, #120]	@ (800d21c <McpsIndication+0xc4>)
 800d1a2:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	691b      	ldr	r3, [r3, #16]
 800d1a8:	4a1c      	ldr	r2, [pc, #112]	@ (800d21c <McpsIndication+0xc4>)
 800d1aa:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	78db      	ldrb	r3, [r3, #3]
 800d1b0:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	7b1b      	ldrb	r3, [r3, #12]
 800d1b6:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	689b      	ldr	r3, [r3, #8]
 800d1bc:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800d1be:	4b18      	ldr	r3, [pc, #96]	@ (800d220 <McpsIndication+0xc8>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d007      	beq.n	800d1d8 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800d1c8:	4b15      	ldr	r3, [pc, #84]	@ (800d220 <McpsIndication+0xc8>)
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1ce:	f107 0210 	add.w	r2, r7, #16
 800d1d2:	4912      	ldr	r1, [pc, #72]	@ (800d21c <McpsIndication+0xc4>)
 800d1d4:	4610      	mov	r0, r2
 800d1d6:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800d1d8:	4b11      	ldr	r3, [pc, #68]	@ (800d220 <McpsIndication+0xc8>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d007      	beq.n	800d1f2 <McpsIndication+0x9a>
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	7e1b      	ldrb	r3, [r3, #24]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d003      	beq.n	800d1f2 <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800d1ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d220 <McpsIndication+0xc8>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1f0:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800d1f2:	6879      	ldr	r1, [r7, #4]
 800d1f4:	2001      	movs	r0, #1
 800d1f6:	f000 f98f 	bl	800d518 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800d1fa:	f107 030f 	add.w	r3, r7, #15
 800d1fe:	4618      	mov	r0, r3
 800d200:	f7ff ff10 	bl	800d024 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	795b      	ldrb	r3, [r3, #5]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d004      	beq.n	800d216 <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800d20c:	4b05      	ldr	r3, [pc, #20]	@ (800d224 <McpsIndication+0xcc>)
 800d20e:	2201      	movs	r2, #1
 800d210:	701a      	strb	r2, [r3, #0]
 800d212:	e000      	b.n	800d216 <McpsIndication+0xbe>
        return;
 800d214:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800d216:	3718      	adds	r7, #24
 800d218:	46bd      	mov	sp, r7
 800d21a:	bd80      	pop	{r7, pc}
 800d21c:	200000d0 	.word	0x200000d0
 800d220:	20000894 	.word	0x20000894
 800d224:	200008c4 	.word	0x200008c4

0800d228 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b08c      	sub	sp, #48	@ 0x30
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800d230:	4b49      	ldr	r3, [pc, #292]	@ (800d358 <MlmeConfirm+0x130>)
 800d232:	2200      	movs	r2, #0
 800d234:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	785a      	ldrb	r2, [r3, #1]
 800d23a:	4b47      	ldr	r3, [pc, #284]	@ (800d358 <MlmeConfirm+0x130>)
 800d23c:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800d23e:	4b47      	ldr	r3, [pc, #284]	@ (800d35c <MlmeConfirm+0x134>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d244:	2b00      	cmp	r3, #0
 800d246:	d004      	beq.n	800d252 <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800d248:	4b44      	ldr	r3, [pc, #272]	@ (800d35c <MlmeConfirm+0x134>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d24e:	4842      	ldr	r0, [pc, #264]	@ (800d358 <MlmeConfirm+0x130>)
 800d250:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800d252:	6879      	ldr	r1, [r7, #4]
 800d254:	2002      	movs	r0, #2
 800d256:	f000 f95f 	bl	800d518 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	3b01      	subs	r3, #1
 800d260:	2b0b      	cmp	r3, #11
 800d262:	d872      	bhi.n	800d34a <MlmeConfirm+0x122>
 800d264:	a201      	add	r2, pc, #4	@ (adr r2, 800d26c <MlmeConfirm+0x44>)
 800d266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d26a:	bf00      	nop
 800d26c:	0800d29d 	.word	0x0800d29d
 800d270:	0800d34b 	.word	0x0800d34b
 800d274:	0800d34b 	.word	0x0800d34b
 800d278:	0800d34b 	.word	0x0800d34b
 800d27c:	0800d319 	.word	0x0800d319
 800d280:	0800d34b 	.word	0x0800d34b
 800d284:	0800d34b 	.word	0x0800d34b
 800d288:	0800d34b 	.word	0x0800d34b
 800d28c:	0800d34b 	.word	0x0800d34b
 800d290:	0800d34b 	.word	0x0800d34b
 800d294:	0800d331 	.word	0x0800d331
 800d298:	0800d34b 	.word	0x0800d34b
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800d29c:	2306      	movs	r3, #6
 800d29e:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800d2a0:	f107 0308 	add.w	r3, r7, #8
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f004 ff07 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800d2aa:	4b2d      	ldr	r3, [pc, #180]	@ (800d360 <MlmeConfirm+0x138>)
 800d2ac:	79db      	ldrb	r3, [r3, #7]
 800d2ae:	68fa      	ldr	r2, [r7, #12]
 800d2b0:	4611      	mov	r1, r2
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f7ff fa6c 	bl	800c790 <SecureElementSetDevAddr>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d102      	bne.n	800d2c4 <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	4a28      	ldr	r2, [pc, #160]	@ (800d364 <MlmeConfirm+0x13c>)
 800d2c2:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800d2c4:	4828      	ldr	r0, [pc, #160]	@ (800d368 <MlmeConfirm+0x140>)
 800d2c6:	f7ff fecd 	bl	800d064 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800d2ca:	4828      	ldr	r0, [pc, #160]	@ (800d36c <MlmeConfirm+0x144>)
 800d2cc:	f000 fa74 	bl	800d7b8 <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d2d0:	4b21      	ldr	r3, [pc, #132]	@ (800d358 <MlmeConfirm+0x130>)
 800d2d2:	785b      	ldrb	r3, [r3, #1]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d108      	bne.n	800d2ea <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d2d8:	4b21      	ldr	r3, [pc, #132]	@ (800d360 <MlmeConfirm+0x138>)
 800d2da:	2200      	movs	r2, #0
 800d2dc:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800d2de:	4b24      	ldr	r3, [pc, #144]	@ (800d370 <MlmeConfirm+0x148>)
 800d2e0:	785b      	ldrb	r3, [r3, #1]
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f7ff fe16 	bl	800cf14 <LmHandlerRequestClass>
 800d2e8:	e002      	b.n	800d2f0 <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800d2ea:	4b1d      	ldr	r3, [pc, #116]	@ (800d360 <MlmeConfirm+0x138>)
 800d2ec:	22ff      	movs	r2, #255	@ 0xff
 800d2ee:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800d2f0:	4b1a      	ldr	r3, [pc, #104]	@ (800d35c <MlmeConfirm+0x134>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d004      	beq.n	800d304 <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800d2fa:	4b18      	ldr	r3, [pc, #96]	@ (800d35c <MlmeConfirm+0x134>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d300:	4817      	ldr	r0, [pc, #92]	@ (800d360 <MlmeConfirm+0x138>)
 800d302:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d304:	4b14      	ldr	r3, [pc, #80]	@ (800d358 <MlmeConfirm+0x130>)
 800d306:	785b      	ldrb	r3, [r3, #1]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d120      	bne.n	800d34e <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800d30c:	4b14      	ldr	r3, [pc, #80]	@ (800d360 <MlmeConfirm+0x138>)
 800d30e:	79db      	ldrb	r3, [r3, #7]
 800d310:	4618      	mov	r0, r3
 800d312:	f7fe ffe5 	bl	800c2e0 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800d316:	e01a      	b.n	800d34e <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800d318:	4b16      	ldr	r3, [pc, #88]	@ (800d374 <MlmeConfirm+0x14c>)
 800d31a:	2201      	movs	r2, #1
 800d31c:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	7a1a      	ldrb	r2, [r3, #8]
 800d322:	4b14      	ldr	r3, [pc, #80]	@ (800d374 <MlmeConfirm+0x14c>)
 800d324:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	7a5a      	ldrb	r2, [r3, #9]
 800d32a:	4b12      	ldr	r3, [pc, #72]	@ (800d374 <MlmeConfirm+0x14c>)
 800d32c:	74da      	strb	r2, [r3, #19]
            }
            break;
 800d32e:	e00f      	b.n	800d350 <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	785b      	ldrb	r3, [r3, #1]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d105      	bne.n	800d344 <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800d338:	4b0d      	ldr	r3, [pc, #52]	@ (800d370 <MlmeConfirm+0x148>)
 800d33a:	7c1b      	ldrb	r3, [r3, #16]
 800d33c:	4618      	mov	r0, r3
 800d33e:	f7ff fddd 	bl	800cefc <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800d342:	e005      	b.n	800d350 <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800d344:	f7ff fdbe 	bl	800cec4 <LmHandlerDeviceTimeReq>
            break;
 800d348:	e002      	b.n	800d350 <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800d34a:	bf00      	nop
 800d34c:	e000      	b.n	800d350 <MlmeConfirm+0x128>
            break;
 800d34e:	bf00      	nop
    }
}
 800d350:	bf00      	nop
 800d352:	3730      	adds	r7, #48	@ 0x30
 800d354:	46bd      	mov	sp, r7
 800d356:	bd80      	pop	{r7, pc}
 800d358:	200000b4 	.word	0x200000b4
 800d35c:	20000894 	.word	0x20000894
 800d360:	200000a8 	.word	0x200000a8
 800d364:	20000840 	.word	0x20000840
 800d368:	200000ac 	.word	0x200000ac
 800d36c:	200000ad 	.word	0x200000ad
 800d370:	2000087c 	.word	0x2000087c
 800d374:	200000d0 	.word	0x200000d0

0800d378 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b082      	sub	sp, #8
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800d382:	4b20      	ldr	r3, [pc, #128]	@ (800d404 <MlmeIndication+0x8c>)
 800d384:	2200      	movs	r2, #0
 800d386:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	785a      	ldrb	r2, [r3, #1]
 800d38c:	4b1d      	ldr	r3, [pc, #116]	@ (800d404 <MlmeIndication+0x8c>)
 800d38e:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	789b      	ldrb	r3, [r3, #2]
 800d394:	b25a      	sxtb	r2, r3
 800d396:	4b1b      	ldr	r3, [pc, #108]	@ (800d404 <MlmeIndication+0x8c>)
 800d398:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d39a:	683b      	ldr	r3, [r7, #0]
 800d39c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d3a0:	b25a      	sxtb	r2, r3
 800d3a2:	4b18      	ldr	r3, [pc, #96]	@ (800d404 <MlmeIndication+0x8c>)
 800d3a4:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d3ac:	4b15      	ldr	r3, [pc, #84]	@ (800d404 <MlmeIndication+0x8c>)
 800d3ae:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	78da      	ldrb	r2, [r3, #3]
 800d3b4:	4b13      	ldr	r3, [pc, #76]	@ (800d404 <MlmeIndication+0x8c>)
 800d3b6:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	685b      	ldr	r3, [r3, #4]
 800d3bc:	4a11      	ldr	r2, [pc, #68]	@ (800d404 <MlmeIndication+0x8c>)
 800d3be:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800d3c0:	4b11      	ldr	r3, [pc, #68]	@ (800d408 <MlmeIndication+0x90>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d00d      	beq.n	800d3e6 <MlmeIndication+0x6e>
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	781b      	ldrb	r3, [r3, #0]
 800d3ce:	2b0a      	cmp	r3, #10
 800d3d0:	d009      	beq.n	800d3e6 <MlmeIndication+0x6e>
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	2b0e      	cmp	r3, #14
 800d3d8:	d005      	beq.n	800d3e6 <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800d3da:	4b0b      	ldr	r3, [pc, #44]	@ (800d408 <MlmeIndication+0x90>)
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3e0:	4908      	ldr	r1, [pc, #32]	@ (800d404 <MlmeIndication+0x8c>)
 800d3e2:	2000      	movs	r0, #0
 800d3e4:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800d3e6:	6879      	ldr	r1, [r7, #4]
 800d3e8:	2003      	movs	r0, #3
 800d3ea:	f000 f895 	bl	800d518 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	781b      	ldrb	r3, [r3, #0]
 800d3f2:	2b0a      	cmp	r3, #10
 800d3f4:	d001      	beq.n	800d3fa <MlmeIndication+0x82>
 800d3f6:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800d3f8:	e000      	b.n	800d3fc <MlmeIndication+0x84>
            break;
 800d3fa:	bf00      	nop
    }
}
 800d3fc:	bf00      	nop
 800d3fe:	3708      	adds	r7, #8
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}
 800d404:	200000d0 	.word	0x200000d0
 800d408:	20000894 	.word	0x20000894

0800d40c <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b084      	sub	sp, #16
 800d410:	af00      	add	r7, sp, #0
 800d412:	4603      	mov	r3, r0
 800d414:	6039      	str	r1, [r7, #0]
 800d416:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800d418:	2300      	movs	r3, #0
 800d41a:	60fb      	str	r3, [r7, #12]
    switch( id )
 800d41c:	79fb      	ldrb	r3, [r7, #7]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d104      	bne.n	800d42c <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800d422:	f000 fa8b 	bl	800d93c <LmhpCompliancePackageFactory>
 800d426:	4603      	mov	r3, r0
 800d428:	60fb      	str	r3, [r7, #12]
                break;
 800d42a:	e00d      	b.n	800d448 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800d42c:	f107 020c 	add.w	r2, r7, #12
 800d430:	79fb      	ldrb	r3, [r7, #7]
 800d432:	4611      	mov	r1, r2
 800d434:	4618      	mov	r0, r3
 800d436:	f000 ff73 	bl	800e320 <LmhpPackagesRegister>
 800d43a:	4603      	mov	r3, r0
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d002      	beq.n	800d446 <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800d440:	f04f 33ff 	mov.w	r3, #4294967295
 800d444:	e03b      	b.n	800d4be <LmHandlerPackageRegister+0xb2>
                }
                break;
 800d446:	bf00      	nop
            }
    }
    if( package != NULL )
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d035      	beq.n	800d4ba <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800d44e:	79fb      	ldrb	r3, [r7, #7]
 800d450:	68fa      	ldr	r2, [r7, #12]
 800d452:	491d      	ldr	r1, [pc, #116]	@ (800d4c8 <LmHandlerPackageRegister+0xbc>)
 800d454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800d458:	79fb      	ldrb	r3, [r7, #7]
 800d45a:	4a1b      	ldr	r2, [pc, #108]	@ (800d4c8 <LmHandlerPackageRegister+0xbc>)
 800d45c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d460:	4a1a      	ldr	r2, [pc, #104]	@ (800d4cc <LmHandlerPackageRegister+0xc0>)
 800d462:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800d464:	4b1a      	ldr	r3, [pc, #104]	@ (800d4d0 <LmHandlerPackageRegister+0xc4>)
 800d466:	681a      	ldr	r2, [r3, #0]
 800d468:	79fb      	ldrb	r3, [r7, #7]
 800d46a:	4917      	ldr	r1, [pc, #92]	@ (800d4c8 <LmHandlerPackageRegister+0xbc>)
 800d46c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d470:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800d472:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800d474:	4b16      	ldr	r3, [pc, #88]	@ (800d4d0 <LmHandlerPackageRegister+0xc4>)
 800d476:	681a      	ldr	r2, [r3, #0]
 800d478:	79fb      	ldrb	r3, [r7, #7]
 800d47a:	4913      	ldr	r1, [pc, #76]	@ (800d4c8 <LmHandlerPackageRegister+0xbc>)
 800d47c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d480:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d482:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800d484:	79fb      	ldrb	r3, [r7, #7]
 800d486:	4a10      	ldr	r2, [pc, #64]	@ (800d4c8 <LmHandlerPackageRegister+0xbc>)
 800d488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d48c:	4a11      	ldr	r2, [pc, #68]	@ (800d4d4 <LmHandlerPackageRegister+0xc8>)
 800d48e:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800d490:	4b0f      	ldr	r3, [pc, #60]	@ (800d4d0 <LmHandlerPackageRegister+0xc4>)
 800d492:	681a      	ldr	r2, [r3, #0]
 800d494:	79fb      	ldrb	r3, [r7, #7]
 800d496:	490c      	ldr	r1, [pc, #48]	@ (800d4c8 <LmHandlerPackageRegister+0xbc>)
 800d498:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d49c:	6992      	ldr	r2, [r2, #24]
 800d49e:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800d4a0:	79fb      	ldrb	r3, [r7, #7]
 800d4a2:	4a09      	ldr	r2, [pc, #36]	@ (800d4c8 <LmHandlerPackageRegister+0xbc>)
 800d4a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d4a8:	685b      	ldr	r3, [r3, #4]
 800d4aa:	4a0b      	ldr	r2, [pc, #44]	@ (800d4d8 <LmHandlerPackageRegister+0xcc>)
 800d4ac:	6851      	ldr	r1, [r2, #4]
 800d4ae:	4a0a      	ldr	r2, [pc, #40]	@ (800d4d8 <LmHandlerPackageRegister+0xcc>)
 800d4b0:	7852      	ldrb	r2, [r2, #1]
 800d4b2:	6838      	ldr	r0, [r7, #0]
 800d4b4:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	e001      	b.n	800d4be <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d4ba:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	3710      	adds	r7, #16
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
 800d4c6:	bf00      	nop
 800d4c8:	20000868 	.word	0x20000868
 800d4cc:	0800cbad 	.word	0x0800cbad
 800d4d0:	20000894 	.word	0x20000894
 800d4d4:	0800cec5 	.word	0x0800cec5
 800d4d8:	200000e4 	.word	0x200000e4

0800d4dc <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b082      	sub	sp, #8
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800d4e6:	79fb      	ldrb	r3, [r7, #7]
 800d4e8:	2b04      	cmp	r3, #4
 800d4ea:	d80e      	bhi.n	800d50a <LmHandlerPackageIsInitialized+0x2e>
 800d4ec:	79fb      	ldrb	r3, [r7, #7]
 800d4ee:	4a09      	ldr	r2, [pc, #36]	@ (800d514 <LmHandlerPackageIsInitialized+0x38>)
 800d4f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d4f4:	689b      	ldr	r3, [r3, #8]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d007      	beq.n	800d50a <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800d4fa:	79fb      	ldrb	r3, [r7, #7]
 800d4fc:	4a05      	ldr	r2, [pc, #20]	@ (800d514 <LmHandlerPackageIsInitialized+0x38>)
 800d4fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d502:	689b      	ldr	r3, [r3, #8]
 800d504:	4798      	blx	r3
 800d506:	4603      	mov	r3, r0
 800d508:	e000      	b.n	800d50c <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800d50a:	2300      	movs	r3, #0
    }
}
 800d50c:	4618      	mov	r0, r3
 800d50e:	3708      	adds	r7, #8
 800d510:	46bd      	mov	sp, r7
 800d512:	bd80      	pop	{r7, pc}
 800d514:	20000868 	.word	0x20000868

0800d518 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	4603      	mov	r3, r0
 800d520:	6039      	str	r1, [r7, #0]
 800d522:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d524:	2300      	movs	r3, #0
 800d526:	73fb      	strb	r3, [r7, #15]
 800d528:	e067      	b.n	800d5fa <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800d52a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d52e:	4a37      	ldr	r2, [pc, #220]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d05a      	beq.n	800d5ee <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800d538:	79fb      	ldrb	r3, [r7, #7]
 800d53a:	2b03      	cmp	r3, #3
 800d53c:	d84e      	bhi.n	800d5dc <LmHandlerPackagesNotify+0xc4>
 800d53e:	a201      	add	r2, pc, #4	@ (adr r2, 800d544 <LmHandlerPackagesNotify+0x2c>)
 800d540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d544:	0800d555 	.word	0x0800d555
 800d548:	0800d577 	.word	0x0800d577
 800d54c:	0800d599 	.word	0x0800d599
 800d550:	0800d5bb 	.word	0x0800d5bb
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800d554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d558:	4a2c      	ldr	r2, [pc, #176]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d55a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d55e:	699b      	ldr	r3, [r3, #24]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d03d      	beq.n	800d5e0 <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800d564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d568:	4a28      	ldr	r2, [pc, #160]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d56a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d56e:	699b      	ldr	r3, [r3, #24]
 800d570:	6838      	ldr	r0, [r7, #0]
 800d572:	4798      	blx	r3
                        }
                        break;
 800d574:	e034      	b.n	800d5e0 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800d576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d57a:	4a24      	ldr	r2, [pc, #144]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d57c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d580:	69db      	ldr	r3, [r3, #28]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d02e      	beq.n	800d5e4 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800d586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d58a:	4a20      	ldr	r2, [pc, #128]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d58c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d590:	69db      	ldr	r3, [r3, #28]
 800d592:	6838      	ldr	r0, [r7, #0]
 800d594:	4798      	blx	r3
                        }
                        break;
 800d596:	e025      	b.n	800d5e4 <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800d598:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d59c:	4a1b      	ldr	r2, [pc, #108]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d59e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5a2:	6a1b      	ldr	r3, [r3, #32]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d01f      	beq.n	800d5e8 <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800d5a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5ac:	4a17      	ldr	r2, [pc, #92]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d5ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5b2:	6a1b      	ldr	r3, [r3, #32]
 800d5b4:	6838      	ldr	r0, [r7, #0]
 800d5b6:	4798      	blx	r3
                        }
                        break;
 800d5b8:	e016      	b.n	800d5e8 <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800d5ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5be:	4a13      	ldr	r2, [pc, #76]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d5c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d010      	beq.n	800d5ec <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800d5ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5ce:	4a0f      	ldr	r2, [pc, #60]	@ (800d60c <LmHandlerPackagesNotify+0xf4>)
 800d5d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5d6:	6838      	ldr	r0, [r7, #0]
 800d5d8:	4798      	blx	r3
                        }
                        break;
 800d5da:	e007      	b.n	800d5ec <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800d5dc:	bf00      	nop
 800d5de:	e006      	b.n	800d5ee <LmHandlerPackagesNotify+0xd6>
                        break;
 800d5e0:	bf00      	nop
 800d5e2:	e004      	b.n	800d5ee <LmHandlerPackagesNotify+0xd6>
                        break;
 800d5e4:	bf00      	nop
 800d5e6:	e002      	b.n	800d5ee <LmHandlerPackagesNotify+0xd6>
                        break;
 800d5e8:	bf00      	nop
 800d5ea:	e000      	b.n	800d5ee <LmHandlerPackagesNotify+0xd6>
                        break;
 800d5ec:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d5ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5f2:	b2db      	uxtb	r3, r3
 800d5f4:	3301      	adds	r3, #1
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	73fb      	strb	r3, [r7, #15]
 800d5fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5fe:	2b04      	cmp	r3, #4
 800d600:	dd93      	ble.n	800d52a <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800d602:	bf00      	nop
 800d604:	bf00      	nop
 800d606:	3710      	adds	r7, #16
 800d608:	46bd      	mov	sp, r7
 800d60a:	bd80      	pop	{r7, pc}
 800d60c:	20000868 	.word	0x20000868

0800d610 <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b082      	sub	sp, #8
 800d614:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d616:	2300      	movs	r3, #0
 800d618:	71fb      	strb	r3, [r7, #7]
 800d61a:	e018      	b.n	800d64e <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800d61c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d620:	4a0f      	ldr	r2, [pc, #60]	@ (800d660 <LmHandlerPackageIsTxPending+0x50>)
 800d622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d00b      	beq.n	800d642 <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800d62a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d62e:	4a0c      	ldr	r2, [pc, #48]	@ (800d660 <LmHandlerPackageIsTxPending+0x50>)
 800d630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d634:	68db      	ldr	r3, [r3, #12]
 800d636:	4798      	blx	r3
 800d638:	4603      	mov	r3, r0
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d001      	beq.n	800d642 <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800d63e:	2301      	movs	r3, #1
 800d640:	e00a      	b.n	800d658 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d646:	b2db      	uxtb	r3, r3
 800d648:	3301      	adds	r3, #1
 800d64a:	b2db      	uxtb	r3, r3
 800d64c:	71fb      	strb	r3, [r7, #7]
 800d64e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d652:	2b04      	cmp	r3, #4
 800d654:	dde2      	ble.n	800d61c <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800d656:	2300      	movs	r3, #0
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3708      	adds	r7, #8
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}
 800d660:	20000868 	.word	0x20000868

0800d664 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b082      	sub	sp, #8
 800d668:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d66a:	2300      	movs	r3, #0
 800d66c:	71fb      	strb	r3, [r7, #7]
 800d66e:	e022      	b.n	800d6b6 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d674:	4a14      	ldr	r2, [pc, #80]	@ (800d6c8 <LmHandlerPackagesProcess+0x64>)
 800d676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d015      	beq.n	800d6aa <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d67e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d682:	4a11      	ldr	r2, [pc, #68]	@ (800d6c8 <LmHandlerPackagesProcess+0x64>)
 800d684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d688:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d00d      	beq.n	800d6aa <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800d68e:	79fb      	ldrb	r3, [r7, #7]
 800d690:	4618      	mov	r0, r3
 800d692:	f7ff ff23 	bl	800d4dc <LmHandlerPackageIsInitialized>
 800d696:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d006      	beq.n	800d6aa <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800d69c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d6a0:	4a09      	ldr	r2, [pc, #36]	@ (800d6c8 <LmHandlerPackagesProcess+0x64>)
 800d6a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6a6:	691b      	ldr	r3, [r3, #16]
 800d6a8:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d6aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d6ae:	b2db      	uxtb	r3, r3
 800d6b0:	3301      	adds	r3, #1
 800d6b2:	b2db      	uxtb	r3, r3
 800d6b4:	71fb      	strb	r3, [r7, #7]
 800d6b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d6ba:	2b04      	cmp	r3, #4
 800d6bc:	ddd8      	ble.n	800d670 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800d6be:	bf00      	nop
 800d6c0:	bf00      	nop
 800d6c2:	3708      	adds	r7, #8
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}
 800d6c8:	20000868 	.word	0x20000868

0800d6cc <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b082      	sub	sp, #8
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800d6d6:	4a09      	ldr	r2, [pc, #36]	@ (800d6fc <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800d6d8:	79fb      	ldrb	r3, [r7, #7]
 800d6da:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800d6dc:	4b08      	ldr	r3, [pc, #32]	@ (800d700 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d005      	beq.n	800d6f2 <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800d6e6:	4b06      	ldr	r3, [pc, #24]	@ (800d700 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6ec:	79fa      	ldrb	r2, [r7, #7]
 800d6ee:	4610      	mov	r0, r2
 800d6f0:	4798      	blx	r3
    }
}
 800d6f2:	bf00      	nop
 800d6f4:	3708      	adds	r7, #8
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	bd80      	pop	{r7, pc}
 800d6fa:	bf00      	nop
 800d6fc:	2000087c 	.word	0x2000087c
 800d700:	20000894 	.word	0x20000894

0800d704 <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b082      	sub	sp, #8
 800d708:	af00      	add	r7, sp, #0
 800d70a:	4603      	mov	r3, r0
 800d70c:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800d70e:	4a09      	ldr	r2, [pc, #36]	@ (800d734 <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800d710:	79fb      	ldrb	r3, [r7, #7]
 800d712:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800d714:	4b08      	ldr	r3, [pc, #32]	@ (800d738 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d005      	beq.n	800d72a <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800d71e:	4b06      	ldr	r3, [pc, #24]	@ (800d738 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d724:	79fa      	ldrb	r2, [r7, #7]
 800d726:	4610      	mov	r0, r2
 800d728:	4798      	blx	r3
    }
}
 800d72a:	bf00      	nop
 800d72c:	3708      	adds	r7, #8
 800d72e:	46bd      	mov	sp, r7
 800d730:	bd80      	pop	{r7, pc}
 800d732:	bf00      	nop
 800d734:	2000087c 	.word	0x2000087c
 800d738:	20000894 	.word	0x20000894

0800d73c <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800d73c:	b480      	push	{r7}
 800d73e:	b083      	sub	sp, #12
 800d740:	af00      	add	r7, sp, #0
 800d742:	4603      	mov	r3, r0
 800d744:	6039      	str	r1, [r7, #0]
 800d746:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d102      	bne.n	800d754 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800d74e:	f04f 33ff 	mov.w	r3, #4294967295
 800d752:	e00e      	b.n	800d772 <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800d754:	79fb      	ldrb	r3, [r7, #7]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d002      	beq.n	800d760 <LmHandlerGetVersion+0x24>
 800d75a:	2b01      	cmp	r3, #1
 800d75c:	d004      	beq.n	800d768 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800d75e:	e007      	b.n	800d770 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	4a06      	ldr	r2, [pc, #24]	@ (800d77c <LmHandlerGetVersion+0x40>)
 800d764:	601a      	str	r2, [r3, #0]
            break;
 800d766:	e003      	b.n	800d770 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	4a05      	ldr	r2, [pc, #20]	@ (800d780 <LmHandlerGetVersion+0x44>)
 800d76c:	601a      	str	r2, [r3, #0]
            break;
 800d76e:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d770:	2300      	movs	r3, #0
}
 800d772:	4618      	mov	r0, r3
 800d774:	370c      	adds	r7, #12
 800d776:	46bd      	mov	sp, r7
 800d778:	bc80      	pop	{r7}
 800d77a:	4770      	bx	lr
 800d77c:	01000400 	.word	0x01000400
 800d780:	02010003 	.word	0x02010003

0800d784 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800d784:	b580      	push	{r7, lr}
 800d786:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800d788:	f005 fd72 	bl	8013270 <LoRaMacDeInitialization>
 800d78c:	4603      	mov	r3, r0
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d101      	bne.n	800d796 <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d792:	2300      	movs	r3, #0
 800d794:	e001      	b.n	800d79a <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d796:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	bd80      	pop	{r7, pc}

0800d79e <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800d79e:	b580      	push	{r7, lr}
 800d7a0:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800d7a2:	f004 fbc1 	bl	8011f28 <LoRaMacHalt>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d101      	bne.n	800d7b0 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	e001      	b.n	800d7b4 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d7b0:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	bd80      	pop	{r7, pc}

0800d7b8 <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b08c      	sub	sp, #48	@ 0x30
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d102      	bne.n	800d7cc <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d7c6:	f04f 33ff 	mov.w	r3, #4294967295
 800d7ca:	e016      	b.n	800d7fa <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800d7cc:	2321      	movs	r3, #33	@ 0x21
 800d7ce:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d7d0:	f107 0308 	add.w	r3, r7, #8
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	f004 fc6f 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
 800d7da:	4603      	mov	r3, r0
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d002      	beq.n	800d7e6 <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d7e0:	f04f 33ff 	mov.w	r3, #4294967295
 800d7e4:	e009      	b.n	800d7fa <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800d7e6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	f993 2000 	ldrsb.w	r2, [r3]
 800d7f4:	4b03      	ldr	r3, [pc, #12]	@ (800d804 <LmHandlerGetTxPower+0x4c>)
 800d7f6:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800d7f8:	2300      	movs	r3, #0
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3730      	adds	r7, #48	@ 0x30
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
 800d802:	bf00      	nop
 800d804:	2000087c 	.word	0x2000087c

0800d808 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b08e      	sub	sp, #56	@ 0x38
 800d80c:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d80e:	2300      	movs	r3, #0
 800d810:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800d814:	2300      	movs	r3, #0
 800d816:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800d818:	f7ff ffc1 	bl	800d79e <LmHandlerHalt>
 800d81c:	4603      	mov	r3, r0
 800d81e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800d822:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d826:	2b00      	cmp	r3, #0
 800d828:	d12f      	bne.n	800d88a <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800d82a:	f000 f859 	bl	800d8e0 <NvmDataMgmtStoreBegin>
 800d82e:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800d830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d832:	f113 0f02 	cmn.w	r3, #2
 800d836:	d103      	bne.n	800d840 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800d838:	23f8      	movs	r3, #248	@ 0xf8
 800d83a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d83e:	e01c      	b.n	800d87a <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800d840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d842:	2b00      	cmp	r3, #0
 800d844:	d104      	bne.n	800d850 <LmHandlerNvmDataStore+0x48>
 800d846:	4b1b      	ldr	r3, [pc, #108]	@ (800d8b4 <LmHandlerNvmDataStore+0xac>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	695b      	ldr	r3, [r3, #20]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d103      	bne.n	800d858 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d850:	23ff      	movs	r3, #255	@ 0xff
 800d852:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d856:	e010      	b.n	800d87a <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800d858:	2327      	movs	r3, #39	@ 0x27
 800d85a:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d85c:	463b      	mov	r3, r7
 800d85e:	4618      	mov	r0, r3
 800d860:	f004 fc2a 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800d868:	f44f 63ba 	mov.w	r3, #1488	@ 0x5d0
 800d86c:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800d86e:	4b11      	ldr	r3, [pc, #68]	@ (800d8b4 <LmHandlerNvmDataStore+0xac>)
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	695b      	ldr	r3, [r3, #20]
 800d874:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d876:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d878:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800d87a:	f000 f847 	bl	800d90c <NvmDataMgmtStoreEnd>
 800d87e:	4603      	mov	r3, r0
 800d880:	2b00      	cmp	r3, #0
 800d882:	d002      	beq.n	800d88a <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d884:	23ff      	movs	r3, #255	@ 0xff
 800d886:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800d88a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d109      	bne.n	800d8a6 <LmHandlerNvmDataStore+0x9e>
 800d892:	4b08      	ldr	r3, [pc, #32]	@ (800d8b4 <LmHandlerNvmDataStore+0xac>)
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	69db      	ldr	r3, [r3, #28]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d004      	beq.n	800d8a6 <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800d89c:	4b05      	ldr	r3, [pc, #20]	@ (800d8b4 <LmHandlerNvmDataStore+0xac>)
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	69db      	ldr	r3, [r3, #28]
 800d8a2:	2001      	movs	r0, #1
 800d8a4:	4798      	blx	r3
    }

    return lmhStatus;
 800d8a6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	3738      	adds	r7, #56	@ 0x38
 800d8ae:	46bd      	mov	sp, r7
 800d8b0:	bd80      	pop	{r7, pc}
 800d8b2:	bf00      	nop
 800d8b4:	20000894 	.word	0x20000894

0800d8b8 <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b083      	sub	sp, #12
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	4603      	mov	r3, r0
 800d8c0:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800d8c2:	4b06      	ldr	r3, [pc, #24]	@ (800d8dc <NvmDataMgmtEvent+0x24>)
 800d8c4:	881a      	ldrh	r2, [r3, #0]
 800d8c6:	88fb      	ldrh	r3, [r7, #6]
 800d8c8:	4313      	orrs	r3, r2
 800d8ca:	b29a      	uxth	r2, r3
 800d8cc:	4b03      	ldr	r3, [pc, #12]	@ (800d8dc <NvmDataMgmtEvent+0x24>)
 800d8ce:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800d8d0:	bf00      	nop
 800d8d2:	370c      	adds	r7, #12
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bc80      	pop	{r7}
 800d8d8:	4770      	bx	lr
 800d8da:	bf00      	nop
 800d8dc:	200009bc 	.word	0x200009bc

0800d8e0 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800d8e4:	4b08      	ldr	r3, [pc, #32]	@ (800d908 <NvmDataMgmtStoreBegin+0x28>)
 800d8e6:	881b      	ldrh	r3, [r3, #0]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d102      	bne.n	800d8f2 <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800d8ec:	f06f 0301 	mvn.w	r3, #1
 800d8f0:	e008      	b.n	800d904 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800d8f2:	f004 faf1 	bl	8011ed8 <LoRaMacStop>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d002      	beq.n	800d902 <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800d8fc:	f06f 0302 	mvn.w	r3, #2
 800d900:	e000      	b.n	800d904 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800d902:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d904:	4618      	mov	r0, r3
 800d906:	bd80      	pop	{r7, pc}
 800d908:	200009bc 	.word	0x200009bc

0800d90c <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800d910:	4b03      	ldr	r3, [pc, #12]	@ (800d920 <NvmDataMgmtStoreEnd+0x14>)
 800d912:	2200      	movs	r2, #0
 800d914:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800d916:	f004 fad1 	bl	8011ebc <LoRaMacStart>
    return NVM_DATA_OK;
 800d91a:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	bd80      	pop	{r7, pc}
 800d920:	200009bc 	.word	0x200009bc

0800d924 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800d924:	b580      	push	{r7, lr}
 800d926:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800d928:	2220      	movs	r2, #32
 800d92a:	2100      	movs	r1, #0
 800d92c:	4802      	ldr	r0, [pc, #8]	@ (800d938 <ClassBStatusReset+0x14>)
 800d92e:	f00c fdbd 	bl	801a4ac <memset1>
}
 800d932:	bf00      	nop
 800d934:	bd80      	pop	{r7, pc}
 800d936:	bf00      	nop
 800d938:	200009d4 	.word	0x200009d4

0800d93c <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800d93c:	b480      	push	{r7}
 800d93e:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800d940:	4b02      	ldr	r3, [pc, #8]	@ (800d94c <LmhpCompliancePackageFactory+0x10>)
}
 800d942:	4618      	mov	r0, r3
 800d944:	46bd      	mov	sp, r7
 800d946:	bc80      	pop	{r7}
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	200000ec 	.word	0x200000ec

0800d950 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b086      	sub	sp, #24
 800d954:	af02      	add	r7, sp, #8
 800d956:	60f8      	str	r0, [r7, #12]
 800d958:	60b9      	str	r1, [r7, #8]
 800d95a:	4613      	mov	r3, r2
 800d95c:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d018      	beq.n	800d996 <LmhpComplianceInit+0x46>
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d015      	beq.n	800d996 <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800d96a:	4a19      	ldr	r2, [pc, #100]	@ (800d9d0 <LmhpComplianceInit+0x80>)
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800d970:	4a18      	ldr	r2, [pc, #96]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d972:	68bb      	ldr	r3, [r7, #8]
 800d974:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800d976:	4a17      	ldr	r2, [pc, #92]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d978:	79fb      	ldrb	r3, [r7, #7]
 800d97a:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800d97c:	4b15      	ldr	r3, [pc, #84]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d97e:	2201      	movs	r2, #1
 800d980:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800d982:	2300      	movs	r3, #0
 800d984:	9300      	str	r3, [sp, #0]
 800d986:	4b14      	ldr	r3, [pc, #80]	@ (800d9d8 <LmhpComplianceInit+0x88>)
 800d988:	2200      	movs	r2, #0
 800d98a:	f04f 31ff 	mov.w	r1, #4294967295
 800d98e:	4813      	ldr	r0, [pc, #76]	@ (800d9dc <LmhpComplianceInit+0x8c>)
 800d990:	f010 fdfa 	bl	801e588 <UTIL_TIMER_Create>
 800d994:	e005      	b.n	800d9a2 <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800d996:	4b0e      	ldr	r3, [pc, #56]	@ (800d9d0 <LmhpComplianceInit+0x80>)
 800d998:	2200      	movs	r2, #0
 800d99a:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800d99c:	4b0d      	ldr	r3, [pc, #52]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d99e:	2200      	movs	r2, #0
 800d9a0:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800d9a2:	4b0c      	ldr	r3, [pc, #48]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800d9a8:	f7ff ffbc 	bl	800d924 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800d9ac:	4b09      	ldr	r3, [pc, #36]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800d9b2:	4b08      	ldr	r3, [pc, #32]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800d9b8:	4b06      	ldr	r3, [pc, #24]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800d9c0:	4b04      	ldr	r3, [pc, #16]	@ (800d9d4 <LmhpComplianceInit+0x84>)
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800d9c8:	bf00      	nop
 800d9ca:	3710      	adds	r7, #16
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}
 800d9d0:	200009f8 	.word	0x200009f8
 800d9d4:	200009c0 	.word	0x200009c0
 800d9d8:	0800e2d9 	.word	0x0800e2d9
 800d9dc:	200009fc 	.word	0x200009fc

0800d9e0 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800d9e0:	b480      	push	{r7}
 800d9e2:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800d9e4:	4b02      	ldr	r3, [pc, #8]	@ (800d9f0 <LmhpComplianceIsInitialized+0x10>)
 800d9e6:	781b      	ldrb	r3, [r3, #0]
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bc80      	pop	{r7}
 800d9ee:	4770      	bx	lr
 800d9f0:	200009c0 	.word	0x200009c0

0800d9f4 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800d9f8:	4b02      	ldr	r3, [pc, #8]	@ (800da04 <LmhpComplianceIsTxPending+0x10>)
 800d9fa:	785b      	ldrb	r3, [r3, #1]
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bc80      	pop	{r7}
 800da02:	4770      	bx	lr
 800da04:	200009c0 	.word	0x200009c0

0800da08 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800da08:	b590      	push	{r4, r7, lr}
 800da0a:	b085      	sub	sp, #20
 800da0c:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800da0e:	4b33      	ldr	r3, [pc, #204]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da10:	785b      	ldrb	r3, [r3, #1]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d03e      	beq.n	800da94 <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800da16:	f010 ff75 	bl	801e904 <UTIL_TIMER_GetCurrentTime>
 800da1a:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800da1c:	4b2f      	ldr	r3, [pc, #188]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da1e:	685c      	ldr	r4, [r3, #4]
 800da20:	f7ff f8ba 	bl	800cb98 <LmHandlerGetDutyCycleWaitTime>
 800da24:	4603      	mov	r3, r0
 800da26:	4423      	add	r3, r4
 800da28:	68fa      	ldr	r2, [r7, #12]
 800da2a:	429a      	cmp	r2, r3
 800da2c:	d941      	bls.n	800dab2 <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800da2e:	4b2b      	ldr	r3, [pc, #172]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da30:	7a9b      	ldrb	r3, [r3, #10]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d03d      	beq.n	800dab2 <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800da36:	23e0      	movs	r3, #224	@ 0xe0
 800da38:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800da3a:	4b28      	ldr	r3, [pc, #160]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da3c:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800da3e:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800da40:	4b26      	ldr	r3, [pc, #152]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da42:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800da44:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800da46:	23ff      	movs	r3, #255	@ 0xff
 800da48:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800da4a:	4b24      	ldr	r3, [pc, #144]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da4c:	7a19      	ldrb	r1, [r3, #8]
 800da4e:	463b      	mov	r3, r7
 800da50:	2201      	movs	r2, #1
 800da52:	4618      	mov	r0, r3
 800da54:	f7ff f968 	bl	800cd28 <LmHandlerSend>
 800da58:	4603      	mov	r3, r0
 800da5a:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800da5c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d004      	beq.n	800da6e <LmhpComplianceProcess+0x66>
 800da64:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800da68:	f113 0f07 	cmn.w	r3, #7
 800da6c:	d106      	bne.n	800da7c <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800da6e:	4b1b      	ldr	r3, [pc, #108]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da70:	2200      	movs	r2, #0
 800da72:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800da74:	4b19      	ldr	r3, [pc, #100]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da76:	2200      	movs	r2, #0
 800da78:	729a      	strb	r2, [r3, #10]
 800da7a:	e007      	b.n	800da8c <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800da7c:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800da80:	4817      	ldr	r0, [pc, #92]	@ (800dae0 <LmhpComplianceProcess+0xd8>)
 800da82:	f010 fe95 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800da86:	4816      	ldr	r0, [pc, #88]	@ (800dae0 <LmhpComplianceProcess+0xd8>)
 800da88:	f010 fdb4 	bl	801e5f4 <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800da8c:	4a13      	ldr	r2, [pc, #76]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	6053      	str	r3, [r2, #4]
 800da92:	e00e      	b.n	800dab2 <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800da94:	4b11      	ldr	r3, [pc, #68]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800da96:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d009      	beq.n	800dab2 <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800da9e:	4b0f      	ldr	r3, [pc, #60]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800daa0:	2200      	movs	r2, #0
 800daa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800daa6:	4b0d      	ldr	r3, [pc, #52]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800daa8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800daac:	4618      	mov	r0, r3
 800daae:	f7ff fa31 	bl	800cf14 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800dab2:	4b0a      	ldr	r3, [pc, #40]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800dab4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d00a      	beq.n	800dad2 <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800dabc:	4b07      	ldr	r3, [pc, #28]	@ (800dadc <LmhpComplianceProcess+0xd4>)
 800dabe:	2200      	movs	r2, #0
 800dac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800dac4:	4b07      	ldr	r3, [pc, #28]	@ (800dae4 <LmhpComplianceProcess+0xdc>)
 800dac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d002      	beq.n	800dad2 <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800dacc:	4b05      	ldr	r3, [pc, #20]	@ (800dae4 <LmhpComplianceProcess+0xdc>)
 800dace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dad0:	4798      	blx	r3
        }
    }
}
 800dad2:	bf00      	nop
 800dad4:	3714      	adds	r7, #20
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd90      	pop	{r4, r7, pc}
 800dada:	bf00      	nop
 800dadc:	200009c0 	.word	0x200009c0
 800dae0:	200009fc 	.word	0x200009fc
 800dae4:	200000ec 	.word	0x200000ec

0800dae8 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800dae8:	b5b0      	push	{r4, r5, r7, lr}
 800daea:	b0a4      	sub	sp, #144	@ 0x90
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800daf0:	2300      	movs	r3, #0
 800daf2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800daf6:	4bd0      	ldr	r3, [pc, #832]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800daf8:	781b      	ldrb	r3, [r3, #0]
 800dafa:	f083 0301 	eor.w	r3, r3, #1
 800dafe:	b2db      	uxtb	r3, r3
 800db00:	2b00      	cmp	r3, #0
 800db02:	f040 83bf 	bne.w	800e284 <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	78db      	ldrb	r3, [r3, #3]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d103      	bne.n	800db16 <LmhpComplianceOnMcpsIndication+0x2e>
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	7b9b      	ldrb	r3, [r3, #14]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d005      	beq.n	800db22 <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800db16:	4bc8      	ldr	r3, [pc, #800]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800db18:	8a1b      	ldrh	r3, [r3, #16]
 800db1a:	3301      	adds	r3, #1
 800db1c:	b29a      	uxth	r2, r3
 800db1e:	4bc6      	ldr	r3, [pc, #792]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800db20:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	7b5b      	ldrb	r3, [r3, #13]
 800db26:	f083 0301 	eor.w	r3, r3, #1
 800db2a:	b2db      	uxtb	r3, r3
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	f040 83ab 	bne.w	800e288 <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	78db      	ldrb	r3, [r3, #3]
 800db36:	2be0      	cmp	r3, #224	@ 0xe0
 800db38:	f040 83a8 	bne.w	800e28c <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800db3c:	4bbe      	ldr	r3, [pc, #760]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800db3e:	2200      	movs	r2, #0
 800db40:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	689a      	ldr	r2, [r3, #8]
 800db46:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800db4a:	1c59      	adds	r1, r3, #1
 800db4c:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800db50:	4413      	add	r3, r2
 800db52:	781b      	ldrb	r3, [r3, #0]
 800db54:	2b7f      	cmp	r3, #127	@ 0x7f
 800db56:	f200 8372 	bhi.w	800e23e <LmhpComplianceOnMcpsIndication+0x756>
 800db5a:	a201      	add	r2, pc, #4	@ (adr r2, 800db60 <LmhpComplianceOnMcpsIndication+0x78>)
 800db5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db60:	0800dd61 	.word	0x0800dd61
 800db64:	0800dda5 	.word	0x0800dda5
 800db68:	0800ddaf 	.word	0x0800ddaf
 800db6c:	0800ddc5 	.word	0x0800ddc5
 800db70:	0800dde7 	.word	0x0800dde7
 800db74:	0800de15 	.word	0x0800de15
 800db78:	0800de41 	.word	0x0800de41
 800db7c:	0800de9f 	.word	0x0800de9f
 800db80:	0800def7 	.word	0x0800def7
 800db84:	0800df63 	.word	0x0800df63
 800db88:	0800dfb3 	.word	0x0800dfb3
 800db8c:	0800e23f 	.word	0x0800e23f
 800db90:	0800e23f 	.word	0x0800e23f
 800db94:	0800e23f 	.word	0x0800e23f
 800db98:	0800e23f 	.word	0x0800e23f
 800db9c:	0800e23f 	.word	0x0800e23f
 800dba0:	0800e23f 	.word	0x0800e23f
 800dba4:	0800e23f 	.word	0x0800e23f
 800dba8:	0800e23f 	.word	0x0800e23f
 800dbac:	0800e23f 	.word	0x0800e23f
 800dbb0:	0800e23f 	.word	0x0800e23f
 800dbb4:	0800e23f 	.word	0x0800e23f
 800dbb8:	0800e23f 	.word	0x0800e23f
 800dbbc:	0800e23f 	.word	0x0800e23f
 800dbc0:	0800e23f 	.word	0x0800e23f
 800dbc4:	0800e23f 	.word	0x0800e23f
 800dbc8:	0800e23f 	.word	0x0800e23f
 800dbcc:	0800e23f 	.word	0x0800e23f
 800dbd0:	0800e23f 	.word	0x0800e23f
 800dbd4:	0800e23f 	.word	0x0800e23f
 800dbd8:	0800e23f 	.word	0x0800e23f
 800dbdc:	0800e23f 	.word	0x0800e23f
 800dbe0:	0800dfbb 	.word	0x0800dfbb
 800dbe4:	0800dfcd 	.word	0x0800dfcd
 800dbe8:	0800dfd5 	.word	0x0800dfd5
 800dbec:	0800e23f 	.word	0x0800e23f
 800dbf0:	0800e23f 	.word	0x0800e23f
 800dbf4:	0800e23f 	.word	0x0800e23f
 800dbf8:	0800e23f 	.word	0x0800e23f
 800dbfc:	0800e23f 	.word	0x0800e23f
 800dc00:	0800e23f 	.word	0x0800e23f
 800dc04:	0800e23f 	.word	0x0800e23f
 800dc08:	0800e23f 	.word	0x0800e23f
 800dc0c:	0800e23f 	.word	0x0800e23f
 800dc10:	0800e23f 	.word	0x0800e23f
 800dc14:	0800e23f 	.word	0x0800e23f
 800dc18:	0800e23f 	.word	0x0800e23f
 800dc1c:	0800e23f 	.word	0x0800e23f
 800dc20:	0800e23f 	.word	0x0800e23f
 800dc24:	0800e23f 	.word	0x0800e23f
 800dc28:	0800e23f 	.word	0x0800e23f
 800dc2c:	0800e23f 	.word	0x0800e23f
 800dc30:	0800e23f 	.word	0x0800e23f
 800dc34:	0800e23f 	.word	0x0800e23f
 800dc38:	0800e23f 	.word	0x0800e23f
 800dc3c:	0800e23f 	.word	0x0800e23f
 800dc40:	0800e23f 	.word	0x0800e23f
 800dc44:	0800e23f 	.word	0x0800e23f
 800dc48:	0800e23f 	.word	0x0800e23f
 800dc4c:	0800e23f 	.word	0x0800e23f
 800dc50:	0800e23f 	.word	0x0800e23f
 800dc54:	0800e23f 	.word	0x0800e23f
 800dc58:	0800e23f 	.word	0x0800e23f
 800dc5c:	0800e23f 	.word	0x0800e23f
 800dc60:	0800e23f 	.word	0x0800e23f
 800dc64:	0800e23f 	.word	0x0800e23f
 800dc68:	0800e23f 	.word	0x0800e23f
 800dc6c:	0800e23f 	.word	0x0800e23f
 800dc70:	0800e23f 	.word	0x0800e23f
 800dc74:	0800e23f 	.word	0x0800e23f
 800dc78:	0800e23f 	.word	0x0800e23f
 800dc7c:	0800e23f 	.word	0x0800e23f
 800dc80:	0800e23f 	.word	0x0800e23f
 800dc84:	0800e23f 	.word	0x0800e23f
 800dc88:	0800e23f 	.word	0x0800e23f
 800dc8c:	0800e23f 	.word	0x0800e23f
 800dc90:	0800e23f 	.word	0x0800e23f
 800dc94:	0800e23f 	.word	0x0800e23f
 800dc98:	0800e23f 	.word	0x0800e23f
 800dc9c:	0800e23f 	.word	0x0800e23f
 800dca0:	0800e23f 	.word	0x0800e23f
 800dca4:	0800e23f 	.word	0x0800e23f
 800dca8:	0800e23f 	.word	0x0800e23f
 800dcac:	0800e23f 	.word	0x0800e23f
 800dcb0:	0800e23f 	.word	0x0800e23f
 800dcb4:	0800e23f 	.word	0x0800e23f
 800dcb8:	0800e23f 	.word	0x0800e23f
 800dcbc:	0800e23f 	.word	0x0800e23f
 800dcc0:	0800e23f 	.word	0x0800e23f
 800dcc4:	0800e23f 	.word	0x0800e23f
 800dcc8:	0800e23f 	.word	0x0800e23f
 800dccc:	0800e23f 	.word	0x0800e23f
 800dcd0:	0800e23f 	.word	0x0800e23f
 800dcd4:	0800e23f 	.word	0x0800e23f
 800dcd8:	0800e23f 	.word	0x0800e23f
 800dcdc:	0800e23f 	.word	0x0800e23f
 800dce0:	0800e23f 	.word	0x0800e23f
 800dce4:	0800e23f 	.word	0x0800e23f
 800dce8:	0800e23f 	.word	0x0800e23f
 800dcec:	0800e23f 	.word	0x0800e23f
 800dcf0:	0800e23f 	.word	0x0800e23f
 800dcf4:	0800e23f 	.word	0x0800e23f
 800dcf8:	0800e23f 	.word	0x0800e23f
 800dcfc:	0800e23f 	.word	0x0800e23f
 800dd00:	0800e23f 	.word	0x0800e23f
 800dd04:	0800e23f 	.word	0x0800e23f
 800dd08:	0800e23f 	.word	0x0800e23f
 800dd0c:	0800e23f 	.word	0x0800e23f
 800dd10:	0800e23f 	.word	0x0800e23f
 800dd14:	0800e23f 	.word	0x0800e23f
 800dd18:	0800e23f 	.word	0x0800e23f
 800dd1c:	0800e23f 	.word	0x0800e23f
 800dd20:	0800e23f 	.word	0x0800e23f
 800dd24:	0800e23f 	.word	0x0800e23f
 800dd28:	0800e23f 	.word	0x0800e23f
 800dd2c:	0800e23f 	.word	0x0800e23f
 800dd30:	0800e23f 	.word	0x0800e23f
 800dd34:	0800e23f 	.word	0x0800e23f
 800dd38:	0800e23f 	.word	0x0800e23f
 800dd3c:	0800e23f 	.word	0x0800e23f
 800dd40:	0800e23f 	.word	0x0800e23f
 800dd44:	0800e23f 	.word	0x0800e23f
 800dd48:	0800e23f 	.word	0x0800e23f
 800dd4c:	0800e23f 	.word	0x0800e23f
 800dd50:	0800e23f 	.word	0x0800e23f
 800dd54:	0800e007 	.word	0x0800e007
 800dd58:	0800e0b7 	.word	0x0800e0b7
 800dd5c:	0800e0e9 	.word	0x0800e0e9
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800dd60:	4b35      	ldr	r3, [pc, #212]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd62:	68da      	ldr	r2, [r3, #12]
 800dd64:	4b34      	ldr	r3, [pc, #208]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd66:	7a9b      	ldrb	r3, [r3, #10]
 800dd68:	1c59      	adds	r1, r3, #1
 800dd6a:	b2c8      	uxtb	r0, r1
 800dd6c:	4932      	ldr	r1, [pc, #200]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd6e:	7288      	strb	r0, [r1, #10]
 800dd70:	4413      	add	r3, r2
 800dd72:	2200      	movs	r2, #0
 800dd74:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800dd76:	4b30      	ldr	r3, [pc, #192]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd78:	68da      	ldr	r2, [r3, #12]
 800dd7a:	4b2f      	ldr	r3, [pc, #188]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd7c:	7a9b      	ldrb	r3, [r3, #10]
 800dd7e:	1c59      	adds	r1, r3, #1
 800dd80:	b2c8      	uxtb	r0, r1
 800dd82:	492d      	ldr	r1, [pc, #180]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd84:	7288      	strb	r0, [r1, #10]
 800dd86:	4413      	add	r3, r2
 800dd88:	2206      	movs	r2, #6
 800dd8a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800dd8c:	4b2a      	ldr	r3, [pc, #168]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd8e:	68da      	ldr	r2, [r3, #12]
 800dd90:	4b29      	ldr	r3, [pc, #164]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd92:	7a9b      	ldrb	r3, [r3, #10]
 800dd94:	1c59      	adds	r1, r3, #1
 800dd96:	b2c8      	uxtb	r0, r1
 800dd98:	4927      	ldr	r1, [pc, #156]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd9a:	7288      	strb	r0, [r1, #10]
 800dd9c:	4413      	add	r3, r2
 800dd9e:	2201      	movs	r2, #1
 800dda0:	701a      	strb	r2, [r3, #0]
                break;
 800dda2:	e257      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800dda4:	4b24      	ldr	r3, [pc, #144]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800dda6:	2201      	movs	r2, #1
 800dda8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800ddac:	e252      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800ddae:	4b23      	ldr	r3, [pc, #140]	@ (800de3c <LmhpComplianceOnMcpsIndication+0x354>)
 800ddb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	f000 8245 	beq.w	800e242 <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800ddb8:	4b20      	ldr	r3, [pc, #128]	@ (800de3c <LmhpComplianceOnMcpsIndication+0x354>)
 800ddba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddbc:	2101      	movs	r1, #1
 800ddbe:	2002      	movs	r0, #2
 800ddc0:	4798      	blx	r3
                }
                break;
 800ddc2:	e23e      	b.n	800e242 <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	689a      	ldr	r2, [r3, #8]
 800ddc8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ddcc:	1c59      	adds	r1, r3, #1
 800ddce:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ddd2:	4413      	add	r3, r2
 800ddd4:	781a      	ldrb	r2, [r3, #0]
 800ddd6:	4b18      	ldr	r3, [pc, #96]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800ddd8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800dddc:	4b16      	ldr	r3, [pc, #88]	@ (800de38 <LmhpComplianceOnMcpsIndication+0x350>)
 800ddde:	2201      	movs	r2, #1
 800dde0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800dde4:	e236      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800dde6:	2304      	movs	r3, #4
 800dde8:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	689a      	ldr	r2, [r3, #8]
 800ddee:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ddf2:	1c59      	adds	r1, r3, #1
 800ddf4:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ddf8:	4413      	add	r3, r2
 800ddfa:	781b      	ldrb	r3, [r3, #0]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	bf14      	ite	ne
 800de00:	2301      	movne	r3, #1
 800de02:	2300      	moveq	r3, #0
 800de04:	b2db      	uxtb	r3, r3
 800de06:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800de08:	f107 0308 	add.w	r3, r7, #8
 800de0c:	4618      	mov	r0, r3
 800de0e:	f004 fb2b 	bl	8012468 <LoRaMacMibSetRequestConfirm>
                break;
 800de12:	e21f      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	689a      	ldr	r2, [r3, #8]
 800de18:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800de1c:	1c59      	adds	r1, r3, #1
 800de1e:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800de22:	4413      	add	r3, r2
 800de24:	781b      	ldrb	r3, [r3, #0]
 800de26:	2b00      	cmp	r3, #0
 800de28:	bf14      	ite	ne
 800de2a:	2301      	movne	r3, #1
 800de2c:	2300      	moveq	r3, #0
 800de2e:	b2db      	uxtb	r3, r3
 800de30:	4618      	mov	r0, r3
 800de32:	f005 f9f7 	bl	8013224 <LoRaMacTestSetDutyCycleOn>
                break;
 800de36:	e20d      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
 800de38:	200009c0 	.word	0x200009c0
 800de3c:	200000ec 	.word	0x200000ec
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800de40:	4ba5      	ldr	r3, [pc, #660]	@ (800e0d8 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800de42:	f107 0408 	add.w	r4, r7, #8
 800de46:	461d      	mov	r5, r3
 800de48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800de54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	689a      	ldr	r2, [r3, #8]
 800de5c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800de60:	1c59      	adds	r1, r3, #1
 800de62:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800de66:	4413      	add	r3, r2
 800de68:	781b      	ldrb	r3, [r3, #0]
 800de6a:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800de6e:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800de72:	2b0a      	cmp	r3, #10
 800de74:	f200 81e7 	bhi.w	800e246 <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800de78:	4b98      	ldr	r3, [pc, #608]	@ (800e0dc <LmhpComplianceOnMcpsIndication+0x5f4>)
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	685b      	ldr	r3, [r3, #4]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	f000 81e1 	beq.w	800e246 <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800de84:	4b95      	ldr	r3, [pc, #596]	@ (800e0dc <LmhpComplianceOnMcpsIndication+0x5f4>)
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	685a      	ldr	r2, [r3, #4]
 800de8a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800de8e:	009b      	lsls	r3, r3, #2
 800de90:	3390      	adds	r3, #144	@ 0x90
 800de92:	443b      	add	r3, r7
 800de94:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800de98:	4618      	mov	r0, r3
 800de9a:	4790      	blx	r2
                    }
                }
                break;
 800de9c:	e1d3      	b.n	800e246 <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	689a      	ldr	r2, [r3, #8]
 800dea2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dea6:	1c59      	adds	r1, r3, #1
 800dea8:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800deac:	4413      	add	r3, r2
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800deb4:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800deb8:	2b01      	cmp	r3, #1
 800deba:	d004      	beq.n	800dec6 <LmhpComplianceOnMcpsIndication+0x3de>
 800debc:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800dec0:	2b02      	cmp	r3, #2
 800dec2:	f040 81c2 	bne.w	800e24a <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800dec6:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800deca:	2b01      	cmp	r3, #1
 800decc:	bf14      	ite	ne
 800dece:	2301      	movne	r3, #1
 800ded0:	2300      	moveq	r3, #0
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	461a      	mov	r2, r3
 800ded6:	4b82      	ldr	r3, [pc, #520]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ded8:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800deda:	4b80      	ldr	r3, [pc, #512]	@ (800e0dc <LmhpComplianceOnMcpsIndication+0x5f4>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	f000 81b2 	beq.w	800e24a <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800dee6:	4b7d      	ldr	r3, [pc, #500]	@ (800e0dc <LmhpComplianceOnMcpsIndication+0x5f4>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	689b      	ldr	r3, [r3, #8]
 800deec:	4a7c      	ldr	r2, [pc, #496]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800deee:	7a12      	ldrb	r2, [r2, #8]
 800def0:	4610      	mov	r0, r2
 800def2:	4798      	blx	r3
                    }
                }
                break;
 800def4:	e1a9      	b.n	800e24a <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800def6:	4b7a      	ldr	r3, [pc, #488]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800def8:	68da      	ldr	r2, [r3, #12]
 800defa:	4b79      	ldr	r3, [pc, #484]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800defc:	7a9b      	ldrb	r3, [r3, #10]
 800defe:	1c59      	adds	r1, r3, #1
 800df00:	b2c8      	uxtb	r0, r1
 800df02:	4977      	ldr	r1, [pc, #476]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df04:	7288      	strb	r0, [r1, #10]
 800df06:	4413      	add	r3, r2
 800df08:	2208      	movs	r2, #8
 800df0a:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800df0c:	2301      	movs	r3, #1
 800df0e:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800df12:	e019      	b.n	800df48 <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	689a      	ldr	r2, [r3, #8]
 800df18:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800df1c:	1c59      	adds	r1, r3, #1
 800df1e:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800df22:	4413      	add	r3, r2
 800df24:	781a      	ldrb	r2, [r3, #0]
 800df26:	4b6e      	ldr	r3, [pc, #440]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df28:	68d9      	ldr	r1, [r3, #12]
 800df2a:	4b6d      	ldr	r3, [pc, #436]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df2c:	7a9b      	ldrb	r3, [r3, #10]
 800df2e:	1c58      	adds	r0, r3, #1
 800df30:	b2c4      	uxtb	r4, r0
 800df32:	486b      	ldr	r0, [pc, #428]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df34:	7284      	strb	r4, [r0, #10]
 800df36:	440b      	add	r3, r1
 800df38:	3201      	adds	r2, #1
 800df3a:	b2d2      	uxtb	r2, r2
 800df3c:	701a      	strb	r2, [r3, #0]
                     i++ )
 800df3e:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800df42:	3301      	adds	r3, #1
 800df44:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800df48:	4b65      	ldr	r3, [pc, #404]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df4a:	7a5a      	ldrb	r2, [r3, #9]
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	7b1b      	ldrb	r3, [r3, #12]
 800df50:	4293      	cmp	r3, r2
 800df52:	bf28      	it	cs
 800df54:	4613      	movcs	r3, r2
 800df56:	b2db      	uxtb	r3, r3
 800df58:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d3d9      	bcc.n	800df14 <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800df60:	e178      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800df62:	4b5f      	ldr	r3, [pc, #380]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df64:	68da      	ldr	r2, [r3, #12]
 800df66:	4b5e      	ldr	r3, [pc, #376]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df68:	7a9b      	ldrb	r3, [r3, #10]
 800df6a:	1c59      	adds	r1, r3, #1
 800df6c:	b2c8      	uxtb	r0, r1
 800df6e:	495c      	ldr	r1, [pc, #368]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df70:	7288      	strb	r0, [r1, #10]
 800df72:	4413      	add	r3, r2
 800df74:	2209      	movs	r2, #9
 800df76:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800df78:	4b59      	ldr	r3, [pc, #356]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df7a:	8a18      	ldrh	r0, [r3, #16]
 800df7c:	4b58      	ldr	r3, [pc, #352]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df7e:	68da      	ldr	r2, [r3, #12]
 800df80:	4b57      	ldr	r3, [pc, #348]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df82:	7a9b      	ldrb	r3, [r3, #10]
 800df84:	1c59      	adds	r1, r3, #1
 800df86:	b2cc      	uxtb	r4, r1
 800df88:	4955      	ldr	r1, [pc, #340]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df8a:	728c      	strb	r4, [r1, #10]
 800df8c:	4413      	add	r3, r2
 800df8e:	b2c2      	uxtb	r2, r0
 800df90:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800df92:	4b53      	ldr	r3, [pc, #332]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df94:	8a1b      	ldrh	r3, [r3, #16]
 800df96:	0a1b      	lsrs	r3, r3, #8
 800df98:	b298      	uxth	r0, r3
 800df9a:	4b51      	ldr	r3, [pc, #324]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800df9c:	68da      	ldr	r2, [r3, #12]
 800df9e:	4b50      	ldr	r3, [pc, #320]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800dfa0:	7a9b      	ldrb	r3, [r3, #10]
 800dfa2:	1c59      	adds	r1, r3, #1
 800dfa4:	b2cc      	uxtb	r4, r1
 800dfa6:	494e      	ldr	r1, [pc, #312]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800dfa8:	728c      	strb	r4, [r1, #10]
 800dfaa:	4413      	add	r3, r2
 800dfac:	b2c2      	uxtb	r2, r0
 800dfae:	701a      	strb	r2, [r3, #0]
                break;
 800dfb0:	e150      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800dfb2:	4b4b      	ldr	r3, [pc, #300]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	821a      	strh	r2, [r3, #16]
                break;
 800dfb8:	e14c      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800dfba:	2305      	movs	r3, #5
 800dfbc:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800dfc0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	f004 fe51 	bl	8012c6c <LoRaMacMlmeRequest>
                break;
 800dfca:	e143      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800dfcc:	4b45      	ldr	r3, [pc, #276]	@ (800e0e4 <LmhpComplianceOnMcpsIndication+0x5fc>)
 800dfce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfd0:	4798      	blx	r3
                break;
 800dfd2:	e13f      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	689a      	ldr	r2, [r3, #8]
 800dfd8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dfdc:	1c59      	adds	r1, r3, #1
 800dfde:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800dfe2:	4413      	add	r3, r2
 800dfe4:	781a      	ldrb	r2, [r3, #0]
 800dfe6:	4b3e      	ldr	r3, [pc, #248]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800dfe8:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800dfea:	4b3c      	ldr	r3, [pc, #240]	@ (800e0dc <LmhpComplianceOnMcpsIndication+0x5f4>)
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	68db      	ldr	r3, [r3, #12]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	f000 812c 	beq.w	800e24e <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800dff6:	4b39      	ldr	r3, [pc, #228]	@ (800e0dc <LmhpComplianceOnMcpsIndication+0x5f4>)
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	68db      	ldr	r3, [r3, #12]
 800dffc:	4a38      	ldr	r2, [pc, #224]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800dffe:	7d52      	ldrb	r2, [r2, #21]
 800e000:	4610      	mov	r0, r2
 800e002:	4798      	blx	r3
                }
                break;
 800e004:	e123      	b.n	800e24e <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	7b1b      	ldrb	r3, [r3, #12]
 800e00a:	2b07      	cmp	r3, #7
 800e00c:	f040 8121 	bne.w	800e252 <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800e010:	2306      	movs	r3, #6
 800e012:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	689a      	ldr	r2, [r3, #8]
 800e01a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e01e:	4413      	add	r3, r2
 800e020:	781b      	ldrb	r3, [r3, #0]
 800e022:	b21a      	sxth	r2, r3
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	6899      	ldr	r1, [r3, #8]
 800e028:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e02c:	3301      	adds	r3, #1
 800e02e:	440b      	add	r3, r1
 800e030:	781b      	ldrb	r3, [r3, #0]
 800e032:	021b      	lsls	r3, r3, #8
 800e034:	b21b      	sxth	r3, r3
 800e036:	4313      	orrs	r3, r2
 800e038:	b21b      	sxth	r3, r3
 800e03a:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800e03c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800e040:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e044:	3302      	adds	r3, #2
 800e046:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	689a      	ldr	r2, [r3, #8]
 800e04e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e052:	4413      	add	r3, r2
 800e054:	781b      	ldrb	r3, [r3, #0]
 800e056:	4619      	mov	r1, r3
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	689a      	ldr	r2, [r3, #8]
 800e05c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e060:	3301      	adds	r3, #1
 800e062:	4413      	add	r3, r2
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	021b      	lsls	r3, r3, #8
 800e068:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6899      	ldr	r1, [r3, #8]
 800e070:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e074:	3302      	adds	r3, #2
 800e076:	440b      	add	r3, r1
 800e078:	781b      	ldrb	r3, [r3, #0]
 800e07a:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e07c:	4313      	orrs	r3, r2
 800e07e:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e080:	2364      	movs	r3, #100	@ 0x64
 800e082:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800e086:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800e088:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e08c:	3303      	adds	r3, #3
 800e08e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	689a      	ldr	r2, [r3, #8]
 800e096:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e09a:	1c59      	adds	r1, r3, #1
 800e09c:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e0a0:	4413      	add	r3, r2
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	b25b      	sxtb	r3, r3
 800e0a6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800e0aa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f004 fddc 	bl	8012c6c <LoRaMacMlmeRequest>
                }
                break;
 800e0b4:	e0cd      	b.n	800e252 <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800e0b6:	233b      	movs	r3, #59	@ 0x3b
 800e0b8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800e0c2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f004 f9ce 	bl	8012468 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800e0cc:	4b04      	ldr	r3, [pc, #16]	@ (800e0e0 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e0ce:	2201      	movs	r2, #1
 800e0d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800e0d4:	e0be      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
 800e0d6:	bf00      	nop
 800e0d8:	0801f870 	.word	0x0801f870
 800e0dc:	200009f8 	.word	0x200009f8
 800e0e0:	200009c0 	.word	0x200009c0
 800e0e4:	200000ec 	.word	0x200000ec
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800e0e8:	232a      	movs	r3, #42	@ 0x2a
 800e0ea:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800e0ec:	f107 0308 	add.w	r3, r7, #8
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f003 ffe1 	bl	80120b8 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800e0fe:	4b65      	ldr	r3, [pc, #404]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e100:	68da      	ldr	r2, [r3, #12]
 800e102:	4b64      	ldr	r3, [pc, #400]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e104:	7a9b      	ldrb	r3, [r3, #10]
 800e106:	1c59      	adds	r1, r3, #1
 800e108:	b2c8      	uxtb	r0, r1
 800e10a:	4962      	ldr	r1, [pc, #392]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e10c:	7288      	strb	r0, [r1, #10]
 800e10e:	4413      	add	r3, r2
 800e110:	227f      	movs	r2, #127	@ 0x7f
 800e112:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800e114:	4b60      	ldr	r3, [pc, #384]	@ (800e298 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e116:	681a      	ldr	r2, [r3, #0]
 800e118:	4b5e      	ldr	r3, [pc, #376]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e11a:	68d9      	ldr	r1, [r3, #12]
 800e11c:	4b5d      	ldr	r3, [pc, #372]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e11e:	7a9b      	ldrb	r3, [r3, #10]
 800e120:	1c58      	adds	r0, r3, #1
 800e122:	b2c4      	uxtb	r4, r0
 800e124:	485b      	ldr	r0, [pc, #364]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e126:	7284      	strb	r4, [r0, #10]
 800e128:	440b      	add	r3, r1
 800e12a:	78d2      	ldrb	r2, [r2, #3]
 800e12c:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800e12e:	4b5a      	ldr	r3, [pc, #360]	@ (800e298 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e130:	681a      	ldr	r2, [r3, #0]
 800e132:	4b58      	ldr	r3, [pc, #352]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e134:	68d9      	ldr	r1, [r3, #12]
 800e136:	4b57      	ldr	r3, [pc, #348]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e138:	7a9b      	ldrb	r3, [r3, #10]
 800e13a:	1c58      	adds	r0, r3, #1
 800e13c:	b2c4      	uxtb	r4, r0
 800e13e:	4855      	ldr	r0, [pc, #340]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e140:	7284      	strb	r4, [r0, #10]
 800e142:	440b      	add	r3, r1
 800e144:	7892      	ldrb	r2, [r2, #2]
 800e146:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800e148:	4b53      	ldr	r3, [pc, #332]	@ (800e298 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e14a:	681a      	ldr	r2, [r3, #0]
 800e14c:	4b51      	ldr	r3, [pc, #324]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e14e:	68d9      	ldr	r1, [r3, #12]
 800e150:	4b50      	ldr	r3, [pc, #320]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e152:	7a9b      	ldrb	r3, [r3, #10]
 800e154:	1c58      	adds	r0, r3, #1
 800e156:	b2c4      	uxtb	r4, r0
 800e158:	484e      	ldr	r0, [pc, #312]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e15a:	7284      	strb	r4, [r0, #10]
 800e15c:	440b      	add	r3, r1
 800e15e:	7852      	ldrb	r2, [r2, #1]
 800e160:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800e162:	4b4d      	ldr	r3, [pc, #308]	@ (800e298 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	4b4b      	ldr	r3, [pc, #300]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e168:	68d9      	ldr	r1, [r3, #12]
 800e16a:	4b4a      	ldr	r3, [pc, #296]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e16c:	7a9b      	ldrb	r3, [r3, #10]
 800e16e:	1c58      	adds	r0, r3, #1
 800e170:	b2c4      	uxtb	r4, r0
 800e172:	4848      	ldr	r0, [pc, #288]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e174:	7284      	strb	r4, [r0, #10]
 800e176:	440b      	add	r3, r1
 800e178:	7812      	ldrb	r2, [r2, #0]
 800e17a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800e17c:	4b45      	ldr	r3, [pc, #276]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e17e:	68da      	ldr	r2, [r3, #12]
 800e180:	4b44      	ldr	r3, [pc, #272]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e182:	7a9b      	ldrb	r3, [r3, #10]
 800e184:	1c59      	adds	r1, r3, #1
 800e186:	b2c8      	uxtb	r0, r1
 800e188:	4942      	ldr	r1, [pc, #264]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e18a:	7288      	strb	r0, [r1, #10]
 800e18c:	4413      	add	r3, r2
 800e18e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800e192:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800e194:	4b3f      	ldr	r3, [pc, #252]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e196:	68da      	ldr	r2, [r3, #12]
 800e198:	4b3e      	ldr	r3, [pc, #248]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e19a:	7a9b      	ldrb	r3, [r3, #10]
 800e19c:	1c59      	adds	r1, r3, #1
 800e19e:	b2c8      	uxtb	r0, r1
 800e1a0:	493c      	ldr	r1, [pc, #240]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1a2:	7288      	strb	r0, [r1, #10]
 800e1a4:	4413      	add	r3, r2
 800e1a6:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800e1aa:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800e1ac:	4b39      	ldr	r3, [pc, #228]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1ae:	68da      	ldr	r2, [r3, #12]
 800e1b0:	4b38      	ldr	r3, [pc, #224]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1b2:	7a9b      	ldrb	r3, [r3, #10]
 800e1b4:	1c59      	adds	r1, r3, #1
 800e1b6:	b2c8      	uxtb	r0, r1
 800e1b8:	4936      	ldr	r1, [pc, #216]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1ba:	7288      	strb	r0, [r1, #10]
 800e1bc:	4413      	add	r3, r2
 800e1be:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800e1c2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800e1c4:	4b33      	ldr	r3, [pc, #204]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1c6:	68da      	ldr	r2, [r3, #12]
 800e1c8:	4b32      	ldr	r3, [pc, #200]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1ca:	7a9b      	ldrb	r3, [r3, #10]
 800e1cc:	1c59      	adds	r1, r3, #1
 800e1ce:	b2c8      	uxtb	r0, r1
 800e1d0:	4930      	ldr	r1, [pc, #192]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1d2:	7288      	strb	r0, [r1, #10]
 800e1d4:	4413      	add	r3, r2
 800e1d6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e1da:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800e1dc:	4b2d      	ldr	r3, [pc, #180]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1de:	68da      	ldr	r2, [r3, #12]
 800e1e0:	4b2c      	ldr	r3, [pc, #176]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1e2:	7a9b      	ldrb	r3, [r3, #10]
 800e1e4:	1c59      	adds	r1, r3, #1
 800e1e6:	b2c8      	uxtb	r0, r1
 800e1e8:	492a      	ldr	r1, [pc, #168]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1ea:	7288      	strb	r0, [r1, #10]
 800e1ec:	4413      	add	r3, r2
 800e1ee:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800e1f2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800e1f4:	4b27      	ldr	r3, [pc, #156]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1f6:	68da      	ldr	r2, [r3, #12]
 800e1f8:	4b26      	ldr	r3, [pc, #152]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e1fa:	7a9b      	ldrb	r3, [r3, #10]
 800e1fc:	1c59      	adds	r1, r3, #1
 800e1fe:	b2c8      	uxtb	r0, r1
 800e200:	4924      	ldr	r1, [pc, #144]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e202:	7288      	strb	r0, [r1, #10]
 800e204:	4413      	add	r3, r2
 800e206:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800e20a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800e20c:	4b21      	ldr	r3, [pc, #132]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e20e:	68da      	ldr	r2, [r3, #12]
 800e210:	4b20      	ldr	r3, [pc, #128]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e212:	7a9b      	ldrb	r3, [r3, #10]
 800e214:	1c59      	adds	r1, r3, #1
 800e216:	b2c8      	uxtb	r0, r1
 800e218:	491e      	ldr	r1, [pc, #120]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e21a:	7288      	strb	r0, [r1, #10]
 800e21c:	4413      	add	r3, r2
 800e21e:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800e222:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800e224:	4b1b      	ldr	r3, [pc, #108]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e226:	68da      	ldr	r2, [r3, #12]
 800e228:	4b1a      	ldr	r3, [pc, #104]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e22a:	7a9b      	ldrb	r3, [r3, #10]
 800e22c:	1c59      	adds	r1, r3, #1
 800e22e:	b2c8      	uxtb	r0, r1
 800e230:	4918      	ldr	r1, [pc, #96]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e232:	7288      	strb	r0, [r1, #10]
 800e234:	4413      	add	r3, r2
 800e236:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800e23a:	701a      	strb	r2, [r3, #0]
                break;
 800e23c:	e00a      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800e23e:	bf00      	nop
 800e240:	e008      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e242:	bf00      	nop
 800e244:	e006      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e246:	bf00      	nop
 800e248:	e004      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e24a:	bf00      	nop
 800e24c:	e002      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e24e:	bf00      	nop
 800e250:	e000      	b.n	800e254 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e252:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800e254:	4b0f      	ldr	r3, [pc, #60]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e256:	7a9b      	ldrb	r3, [r3, #10]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d00c      	beq.n	800e276 <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800e25c:	4b0f      	ldr	r3, [pc, #60]	@ (800e29c <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e25e:	7a5b      	ldrb	r3, [r3, #9]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d114      	bne.n	800e28e <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800e264:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e268:	480c      	ldr	r0, [pc, #48]	@ (800e29c <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e26a:	f010 faa1 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800e26e:	480b      	ldr	r0, [pc, #44]	@ (800e29c <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e270:	f010 f9c0 	bl	801e5f4 <UTIL_TIMER_Start>
 800e274:	e00b      	b.n	800e28e <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800e276:	4809      	ldr	r0, [pc, #36]	@ (800e29c <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e278:	f010 fa2a 	bl	801e6d0 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800e27c:	4b05      	ldr	r3, [pc, #20]	@ (800e294 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e27e:	2200      	movs	r2, #0
 800e280:	705a      	strb	r2, [r3, #1]
 800e282:	e004      	b.n	800e28e <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e284:	bf00      	nop
 800e286:	e002      	b.n	800e28e <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e288:	bf00      	nop
 800e28a:	e000      	b.n	800e28e <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e28c:	bf00      	nop
    }
}
 800e28e:	3790      	adds	r7, #144	@ 0x90
 800e290:	46bd      	mov	sp, r7
 800e292:	bdb0      	pop	{r4, r5, r7, pc}
 800e294:	200009c0 	.word	0x200009c0
 800e298:	200009f8 	.word	0x200009f8
 800e29c:	200009fc 	.word	0x200009fc

0800e2a0 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e2a0:	b480      	push	{r7}
 800e2a2:	b083      	sub	sp, #12
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800e2a8:	bf00      	nop
    }
}
 800e2aa:	bf00      	nop
 800e2ac:	370c      	adds	r7, #12
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bc80      	pop	{r7}
 800e2b2:	4770      	bx	lr

0800e2b4 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	b083      	sub	sp, #12
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e2bc:	4b05      	ldr	r3, [pc, #20]	@ (800e2d4 <LmhpComplianceOnMlmeIndication+0x20>)
 800e2be:	781b      	ldrb	r3, [r3, #0]
 800e2c0:	f083 0301 	eor.w	r3, r3, #1
 800e2c4:	b2db      	uxtb	r3, r3
 800e2c6:	2b00      	cmp	r3, #0
    {
        return;
 800e2c8:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800e2ca:	370c      	adds	r7, #12
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	bc80      	pop	{r7}
 800e2d0:	4770      	bx	lr
 800e2d2:	bf00      	nop
 800e2d4:	200009c0 	.word	0x200009c0

0800e2d8 <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800e2e0:	4b08      	ldr	r3, [pc, #32]	@ (800e304 <OnProcessTimer+0x2c>)
 800e2e2:	7a9b      	ldrb	r3, [r3, #10]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d002      	beq.n	800e2ee <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800e2e8:	4b06      	ldr	r3, [pc, #24]	@ (800e304 <OnProcessTimer+0x2c>)
 800e2ea:	2201      	movs	r2, #1
 800e2ec:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800e2ee:	4b06      	ldr	r3, [pc, #24]	@ (800e308 <OnProcessTimer+0x30>)
 800e2f0:	695b      	ldr	r3, [r3, #20]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d002      	beq.n	800e2fc <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800e2f6:	4b04      	ldr	r3, [pc, #16]	@ (800e308 <OnProcessTimer+0x30>)
 800e2f8:	695b      	ldr	r3, [r3, #20]
 800e2fa:	4798      	blx	r3
    }
}
 800e2fc:	bf00      	nop
 800e2fe:	3708      	adds	r7, #8
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}
 800e304:	200009c0 	.word	0x200009c0
 800e308:	200000ec 	.word	0x200000ec

0800e30c <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800e30c:	b480      	push	{r7}
 800e30e:	b083      	sub	sp, #12
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800e314:	2300      	movs	r3, #0
}
 800e316:	4618      	mov	r0, r3
 800e318:	370c      	adds	r7, #12
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bc80      	pop	{r7}
 800e31e:	4770      	bx	lr

0800e320 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800e320:	b480      	push	{r7}
 800e322:	b083      	sub	sp, #12
 800e324:	af00      	add	r7, sp, #0
 800e326:	4603      	mov	r3, r0
 800e328:	6039      	str	r1, [r7, #0]
 800e32a:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800e32c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800e330:	4618      	mov	r0, r3
 800e332:	370c      	adds	r7, #12
 800e334:	46bd      	mov	sp, r7
 800e336:	bc80      	pop	{r7}
 800e338:	4770      	bx	lr
	...

0800e33c <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800e33c:	b590      	push	{r4, r7, lr}
 800e33e:	b083      	sub	sp, #12
 800e340:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800e342:	f010 fadf 	bl	801e904 <UTIL_TIMER_GetCurrentTime>
 800e346:	4603      	mov	r3, r0
 800e348:	4a0f      	ldr	r2, [pc, #60]	@ (800e388 <OnRadioTxDone+0x4c>)
 800e34a:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800e34c:	4c0f      	ldr	r4, [pc, #60]	@ (800e38c <OnRadioTxDone+0x50>)
 800e34e:	463b      	mov	r3, r7
 800e350:	4618      	mov	r0, r3
 800e352:	f00f fcbd 	bl	801dcd0 <SysTimeGet>
 800e356:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800e35a:	463a      	mov	r2, r7
 800e35c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e360:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800e364:	4a0a      	ldr	r2, [pc, #40]	@ (800e390 <OnRadioTxDone+0x54>)
 800e366:	7813      	ldrb	r3, [r2, #0]
 800e368:	f043 0320 	orr.w	r3, r3, #32
 800e36c:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e36e:	f003 fa9f 	bl	80118b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800e372:	4b08      	ldr	r3, [pc, #32]	@ (800e394 <OnRadioTxDone+0x58>)
 800e374:	2201      	movs	r2, #1
 800e376:	2100      	movs	r1, #0
 800e378:	2002      	movs	r0, #2
 800e37a:	f010 fbb3 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800e37e:	bf00      	nop
 800e380:	370c      	adds	r7, #12
 800e382:	46bd      	mov	sp, r7
 800e384:	bd90      	pop	{r4, r7, pc}
 800e386:	bf00      	nop
 800e388:	20001b74 	.word	0x20001b74
 800e38c:	20000a14 	.word	0x20000a14
 800e390:	20001b70 	.word	0x20001b70
 800e394:	0801f89c 	.word	0x0801f89c

0800e398 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b084      	sub	sp, #16
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	60f8      	str	r0, [r7, #12]
 800e3a0:	4608      	mov	r0, r1
 800e3a2:	4611      	mov	r1, r2
 800e3a4:	461a      	mov	r2, r3
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	817b      	strh	r3, [r7, #10]
 800e3aa:	460b      	mov	r3, r1
 800e3ac:	813b      	strh	r3, [r7, #8]
 800e3ae:	4613      	mov	r3, r2
 800e3b0:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800e3b2:	f010 faa7 	bl	801e904 <UTIL_TIMER_GetCurrentTime>
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	4a11      	ldr	r2, [pc, #68]	@ (800e400 <OnRadioRxDone+0x68>)
 800e3ba:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800e3bc:	4a10      	ldr	r2, [pc, #64]	@ (800e400 <OnRadioRxDone+0x68>)
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800e3c2:	4a0f      	ldr	r2, [pc, #60]	@ (800e400 <OnRadioRxDone+0x68>)
 800e3c4:	897b      	ldrh	r3, [r7, #10]
 800e3c6:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800e3c8:	4a0d      	ldr	r2, [pc, #52]	@ (800e400 <OnRadioRxDone+0x68>)
 800e3ca:	893b      	ldrh	r3, [r7, #8]
 800e3cc:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800e3ce:	4a0c      	ldr	r2, [pc, #48]	@ (800e400 <OnRadioRxDone+0x68>)
 800e3d0:	79fb      	ldrb	r3, [r7, #7]
 800e3d2:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800e3d4:	4a0b      	ldr	r2, [pc, #44]	@ (800e404 <OnRadioRxDone+0x6c>)
 800e3d6:	7813      	ldrb	r3, [r2, #0]
 800e3d8:	f043 0310 	orr.w	r3, r3, #16
 800e3dc:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800e3de:	4a09      	ldr	r2, [pc, #36]	@ (800e404 <OnRadioRxDone+0x6c>)
 800e3e0:	7813      	ldrb	r3, [r2, #0]
 800e3e2:	f043 0301 	orr.w	r3, r3, #1
 800e3e6:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800e3e8:	f003 fa62 	bl	80118b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800e3ec:	4b06      	ldr	r3, [pc, #24]	@ (800e408 <OnRadioRxDone+0x70>)
 800e3ee:	2201      	movs	r2, #1
 800e3f0:	2100      	movs	r1, #0
 800e3f2:	2002      	movs	r0, #2
 800e3f4:	f010 fb76 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800e3f8:	bf00      	nop
 800e3fa:	3710      	adds	r7, #16
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	bd80      	pop	{r7, pc}
 800e400:	20001b78 	.word	0x20001b78
 800e404:	20001b70 	.word	0x20001b70
 800e408:	0801f8ac 	.word	0x0801f8ac

0800e40c <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800e410:	4a07      	ldr	r2, [pc, #28]	@ (800e430 <OnRadioTxTimeout+0x24>)
 800e412:	7813      	ldrb	r3, [r2, #0]
 800e414:	f043 0308 	orr.w	r3, r3, #8
 800e418:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e41a:	f003 fa49 	bl	80118b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800e41e:	4b05      	ldr	r3, [pc, #20]	@ (800e434 <OnRadioTxTimeout+0x28>)
 800e420:	2201      	movs	r2, #1
 800e422:	2100      	movs	r1, #0
 800e424:	2002      	movs	r0, #2
 800e426:	f010 fb5d 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800e42a:	bf00      	nop
 800e42c:	bd80      	pop	{r7, pc}
 800e42e:	bf00      	nop
 800e430:	20001b70 	.word	0x20001b70
 800e434:	0801f8bc 	.word	0x0801f8bc

0800e438 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800e43c:	4a04      	ldr	r2, [pc, #16]	@ (800e450 <OnRadioRxError+0x18>)
 800e43e:	7813      	ldrb	r3, [r2, #0]
 800e440:	f043 0304 	orr.w	r3, r3, #4
 800e444:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e446:	f003 fa33 	bl	80118b0 <OnMacProcessNotify>
}
 800e44a:	bf00      	nop
 800e44c:	bd80      	pop	{r7, pc}
 800e44e:	bf00      	nop
 800e450:	20001b70 	.word	0x20001b70

0800e454 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800e454:	b580      	push	{r7, lr}
 800e456:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800e458:	4a07      	ldr	r2, [pc, #28]	@ (800e478 <OnRadioRxTimeout+0x24>)
 800e45a:	7813      	ldrb	r3, [r2, #0]
 800e45c:	f043 0302 	orr.w	r3, r3, #2
 800e460:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e462:	f003 fa25 	bl	80118b0 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800e466:	4b05      	ldr	r3, [pc, #20]	@ (800e47c <OnRadioRxTimeout+0x28>)
 800e468:	2201      	movs	r2, #1
 800e46a:	2100      	movs	r1, #0
 800e46c:	2002      	movs	r0, #2
 800e46e:	f010 fb39 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 800e472:	bf00      	nop
 800e474:	bd80      	pop	{r7, pc}
 800e476:	bf00      	nop
 800e478:	20001b70 	.word	0x20001b70
 800e47c:	0801f8cc 	.word	0x0801f8cc

0800e480 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800e480:	b480      	push	{r7}
 800e482:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e484:	4b08      	ldr	r3, [pc, #32]	@ (800e4a8 <UpdateRxSlotIdleState+0x28>)
 800e486:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d004      	beq.n	800e498 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800e48e:	4b07      	ldr	r3, [pc, #28]	@ (800e4ac <UpdateRxSlotIdleState+0x2c>)
 800e490:	2206      	movs	r2, #6
 800e492:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800e496:	e003      	b.n	800e4a0 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e498:	4b04      	ldr	r3, [pc, #16]	@ (800e4ac <UpdateRxSlotIdleState+0x2c>)
 800e49a:	2202      	movs	r2, #2
 800e49c:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800e4a0:	bf00      	nop
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bc80      	pop	{r7}
 800e4a6:	4770      	bx	lr
 800e4a8:	20000f48 	.word	0x20000f48
 800e4ac:	20000a14 	.word	0x20000a14

0800e4b0 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b092      	sub	sp, #72	@ 0x48
 800e4b4:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e4b6:	4b4a      	ldr	r3, [pc, #296]	@ (800e5e0 <ProcessRadioTxDone+0x130>)
 800e4b8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800e4bc:	2b02      	cmp	r3, #2
 800e4be:	d002      	beq.n	800e4c6 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800e4c0:	4b48      	ldr	r3, [pc, #288]	@ (800e5e4 <ProcessRadioTxDone+0x134>)
 800e4c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4c4:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e4c6:	f3ef 8310 	mrs	r3, PRIMASK
 800e4ca:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800e4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800e4ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800e4d0:	b672      	cpsid	i
}
 800e4d2:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800e4d4:	f010 fa16 	bl	801e904 <UTIL_TIMER_GetCurrentTime>
 800e4d8:	4602      	mov	r2, r0
 800e4da:	4b43      	ldr	r3, [pc, #268]	@ (800e5e8 <ProcessRadioTxDone+0x138>)
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	1ad3      	subs	r3, r2, r3
 800e4e0:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800e4e2:	4b42      	ldr	r3, [pc, #264]	@ (800e5ec <ProcessRadioTxDone+0x13c>)
 800e4e4:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800e4e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ea:	1ad3      	subs	r3, r2, r3
 800e4ec:	4619      	mov	r1, r3
 800e4ee:	4840      	ldr	r0, [pc, #256]	@ (800e5f0 <ProcessRadioTxDone+0x140>)
 800e4f0:	f010 f95e 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800e4f4:	483e      	ldr	r0, [pc, #248]	@ (800e5f0 <ProcessRadioTxDone+0x140>)
 800e4f6:	f010 f87d 	bl	801e5f4 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800e4fa:	4b3c      	ldr	r3, [pc, #240]	@ (800e5ec <ProcessRadioTxDone+0x13c>)
 800e4fc:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800e500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e502:	1ad3      	subs	r3, r2, r3
 800e504:	4619      	mov	r1, r3
 800e506:	483b      	ldr	r0, [pc, #236]	@ (800e5f4 <ProcessRadioTxDone+0x144>)
 800e508:	f010 f952 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800e50c:	4839      	ldr	r0, [pc, #228]	@ (800e5f4 <ProcessRadioTxDone+0x144>)
 800e50e:	f010 f871 	bl	801e5f4 <UTIL_TIMER_Start>
 800e512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e514:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e518:	f383 8810 	msr	PRIMASK, r3
}
 800e51c:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800e51e:	4b33      	ldr	r3, [pc, #204]	@ (800e5ec <ProcessRadioTxDone+0x13c>)
 800e520:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800e524:	2b00      	cmp	r3, #0
 800e526:	d01a      	beq.n	800e55e <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800e528:	2315      	movs	r3, #21
 800e52a:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e52e:	4b2c      	ldr	r3, [pc, #176]	@ (800e5e0 <ProcessRadioTxDone+0x130>)
 800e530:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800e534:	f107 0220 	add.w	r2, r7, #32
 800e538:	4611      	mov	r1, r2
 800e53a:	4618      	mov	r0, r3
 800e53c:	f006 ff52 	bl	80153e4 <RegionGetPhyParam>
 800e540:	4603      	mov	r3, r0
 800e542:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800e544:	4b29      	ldr	r3, [pc, #164]	@ (800e5ec <ProcessRadioTxDone+0x13c>)
 800e546:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800e54a:	69fb      	ldr	r3, [r7, #28]
 800e54c:	4413      	add	r3, r2
 800e54e:	4619      	mov	r1, r3
 800e550:	4829      	ldr	r0, [pc, #164]	@ (800e5f8 <ProcessRadioTxDone+0x148>)
 800e552:	f010 f92d 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800e556:	4828      	ldr	r0, [pc, #160]	@ (800e5f8 <ProcessRadioTxDone+0x148>)
 800e558:	f010 f84c 	bl	801e5f4 <UTIL_TIMER_Start>
 800e55c:	e003      	b.n	800e566 <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e55e:	4b23      	ldr	r3, [pc, #140]	@ (800e5ec <ProcessRadioTxDone+0x13c>)
 800e560:	2200      	movs	r2, #0
 800e562:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800e566:	4b20      	ldr	r3, [pc, #128]	@ (800e5e8 <ProcessRadioTxDone+0x138>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	4a1d      	ldr	r2, [pc, #116]	@ (800e5e0 <ProcessRadioTxDone+0x130>)
 800e56c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800e56e:	4b1f      	ldr	r3, [pc, #124]	@ (800e5ec <ProcessRadioTxDone+0x13c>)
 800e570:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800e574:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800e576:	4b1c      	ldr	r3, [pc, #112]	@ (800e5e8 <ProcessRadioTxDone+0x138>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800e57c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e580:	4618      	mov	r0, r3
 800e582:	f00f fbdd 	bl	801dd40 <SysTimeGetMcuTime>
 800e586:	4638      	mov	r0, r7
 800e588:	4b15      	ldr	r3, [pc, #84]	@ (800e5e0 <ProcessRadioTxDone+0x130>)
 800e58a:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 800e58e:	9200      	str	r2, [sp, #0]
 800e590:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800e594:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800e598:	ca06      	ldmia	r2, {r1, r2}
 800e59a:	f00f fb32 	bl	801dc02 <SysTimeSub>
 800e59e:	f107 0314 	add.w	r3, r7, #20
 800e5a2:	463a      	mov	r2, r7
 800e5a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e5a8:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800e5ac:	4b0f      	ldr	r3, [pc, #60]	@ (800e5ec <ProcessRadioTxDone+0x13c>)
 800e5ae:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800e5b2:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800e5b4:	2301      	movs	r3, #1
 800e5b6:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e5b8:	4b09      	ldr	r3, [pc, #36]	@ (800e5e0 <ProcessRadioTxDone+0x130>)
 800e5ba:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d101      	bne.n	800e5c6 <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800e5c6:	4b06      	ldr	r3, [pc, #24]	@ (800e5e0 <ProcessRadioTxDone+0x130>)
 800e5c8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800e5cc:	f107 0208 	add.w	r2, r7, #8
 800e5d0:	4611      	mov	r1, r2
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f006 ff31 	bl	801543a <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800e5d8:	bf00      	nop
 800e5da:	3740      	adds	r7, #64	@ 0x40
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	bd80      	pop	{r7, pc}
 800e5e0:	20000f48 	.word	0x20000f48
 800e5e4:	080200bc 	.word	0x080200bc
 800e5e8:	20001b74 	.word	0x20001b74
 800e5ec:	20000a14 	.word	0x20000a14
 800e5f0:	20000d94 	.word	0x20000d94
 800e5f4:	20000dac 	.word	0x20000dac
 800e5f8:	20000e14 	.word	0x20000e14

0800e5fc <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800e600:	4b10      	ldr	r3, [pc, #64]	@ (800e644 <PrepareRxDoneAbort+0x48>)
 800e602:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800e606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e60a:	4a0e      	ldr	r2, [pc, #56]	@ (800e644 <PrepareRxDoneAbort+0x48>)
 800e60c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800e610:	4b0c      	ldr	r3, [pc, #48]	@ (800e644 <PrepareRxDoneAbort+0x48>)
 800e612:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800e616:	2b00      	cmp	r3, #0
 800e618:	d002      	beq.n	800e620 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800e61a:	2000      	movs	r0, #0
 800e61c:	f001 fa12 	bl	800fa44 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800e620:	4a08      	ldr	r2, [pc, #32]	@ (800e644 <PrepareRxDoneAbort+0x48>)
 800e622:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800e626:	f043 0302 	orr.w	r3, r3, #2
 800e62a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e62e:	4a05      	ldr	r2, [pc, #20]	@ (800e644 <PrepareRxDoneAbort+0x48>)
 800e630:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800e634:	f043 0310 	orr.w	r3, r3, #16
 800e638:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800e63c:	f7ff ff20 	bl	800e480 <UpdateRxSlotIdleState>
}
 800e640:	bf00      	nop
 800e642:	bd80      	pop	{r7, pc}
 800e644:	20000a14 	.word	0x20000a14

0800e648 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800e648:	b590      	push	{r4, r7, lr}
 800e64a:	b0a9      	sub	sp, #164	@ 0xa4
 800e64c:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e64e:	2312      	movs	r3, #18
 800e650:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800e654:	4ba1      	ldr	r3, [pc, #644]	@ (800e8dc <ProcessRadioRxDone+0x294>)
 800e656:	685b      	ldr	r3, [r3, #4]
 800e658:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800e65c:	4b9f      	ldr	r3, [pc, #636]	@ (800e8dc <ProcessRadioRxDone+0x294>)
 800e65e:	891b      	ldrh	r3, [r3, #8]
 800e660:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800e664:	4b9d      	ldr	r3, [pc, #628]	@ (800e8dc <ProcessRadioRxDone+0x294>)
 800e666:	895b      	ldrh	r3, [r3, #10]
 800e668:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800e66c:	4b9b      	ldr	r3, [pc, #620]	@ (800e8dc <ProcessRadioRxDone+0x294>)
 800e66e:	7b1b      	ldrb	r3, [r3, #12]
 800e670:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800e674:	2300      	movs	r3, #0
 800e676:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800e67a:	2300      	movs	r3, #0
 800e67c:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800e67e:	4b98      	ldr	r3, [pc, #608]	@ (800e8e0 <ProcessRadioRxDone+0x298>)
 800e680:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e684:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800e688:	2300      	movs	r3, #0
 800e68a:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800e68e:	2301      	movs	r3, #1
 800e690:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800e694:	2301      	movs	r3, #1
 800e696:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800e69a:	4a92      	ldr	r2, [pc, #584]	@ (800e8e4 <ProcessRadioRxDone+0x29c>)
 800e69c:	7813      	ldrb	r3, [r2, #0]
 800e69e:	f36f 0300 	bfc	r3, #0, #1
 800e6a2:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800e6a4:	4b90      	ldr	r3, [pc, #576]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800e6ac:	4a8e      	ldr	r2, [pc, #568]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6ae:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800e6b2:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800e6b6:	4a8c      	ldr	r2, [pc, #560]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6b8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800e6bc:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800e6c0:	4b89      	ldr	r3, [pc, #548]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6c2:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800e6c6:	4b88      	ldr	r3, [pc, #544]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6c8:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800e6cc:	4b86      	ldr	r3, [pc, #536]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800e6d4:	4b84      	ldr	r3, [pc, #528]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800e6dc:	4b82      	ldr	r3, [pc, #520]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6de:	2200      	movs	r2, #0
 800e6e0:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800e6e4:	4b80      	ldr	r3, [pc, #512]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6e6:	2200      	movs	r2, #0
 800e6e8:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800e6ec:	4b7e      	ldr	r3, [pc, #504]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800e6f4:	4b7c      	ldr	r3, [pc, #496]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800e6fc:	4b7a      	ldr	r3, [pc, #488]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e6fe:	2200      	movs	r2, #0
 800e700:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800e704:	4b78      	ldr	r3, [pc, #480]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e706:	2200      	movs	r2, #0
 800e708:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e70c:	4b76      	ldr	r3, [pc, #472]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e70e:	2200      	movs	r2, #0
 800e710:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800e714:	4b74      	ldr	r3, [pc, #464]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e716:	2200      	movs	r2, #0
 800e718:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800e71c:	4b72      	ldr	r3, [pc, #456]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e71e:	2200      	movs	r2, #0
 800e720:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800e724:	4b70      	ldr	r3, [pc, #448]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e726:	2200      	movs	r2, #0
 800e728:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800e72c:	4b6f      	ldr	r3, [pc, #444]	@ (800e8ec <ProcessRadioRxDone+0x2a4>)
 800e72e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e730:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800e732:	4b6d      	ldr	r3, [pc, #436]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e734:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d102      	bne.n	800e742 <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800e73c:	486c      	ldr	r0, [pc, #432]	@ (800e8f0 <ProcessRadioRxDone+0x2a8>)
 800e73e:	f00f ffc7 	bl	801e6d0 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800e742:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e746:	4619      	mov	r1, r3
 800e748:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800e74c:	f004 feba 	bl	80134c4 <LoRaMacClassBRxBeacon>
 800e750:	4603      	mov	r3, r0
 800e752:	2b00      	cmp	r3, #0
 800e754:	d00b      	beq.n	800e76e <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800e756:	4a64      	ldr	r2, [pc, #400]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e758:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800e75c:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800e760:	4a61      	ldr	r2, [pc, #388]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e762:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800e766:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800e76a:	f000 bc8d 	b.w	800f088 <ProcessRadioRxDone+0xa40>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e76e:	4b5c      	ldr	r3, [pc, #368]	@ (800e8e0 <ProcessRadioRxDone+0x298>)
 800e770:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800e774:	2b01      	cmp	r3, #1
 800e776:	d11e      	bne.n	800e7b6 <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e778:	f004 feb7 	bl	80134ea <LoRaMacClassBIsPingExpected>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d00a      	beq.n	800e798 <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e782:	2000      	movs	r0, #0
 800e784:	f004 fe68 	bl	8013458 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800e788:	2000      	movs	r0, #0
 800e78a:	f004 fe89 	bl	80134a0 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e78e:	4b56      	ldr	r3, [pc, #344]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e790:	2204      	movs	r2, #4
 800e792:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800e796:	e00e      	b.n	800e7b6 <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e798:	f004 feae 	bl	80134f8 <LoRaMacClassBIsMulticastExpected>
 800e79c:	4603      	mov	r3, r0
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d009      	beq.n	800e7b6 <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e7a2:	2000      	movs	r0, #0
 800e7a4:	f004 fe62 	bl	801346c <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	f004 fe82 	bl	80134b2 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e7ae:	4b4e      	ldr	r3, [pc, #312]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e7b0:	2205      	movs	r2, #5
 800e7b2:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800e7b6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d107      	bne.n	800e7ce <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e7be:	4b4a      	ldr	r3, [pc, #296]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e7c0:	2201      	movs	r2, #1
 800e7c2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800e7c6:	f7ff ff19 	bl	800e5fc <PrepareRxDoneAbort>
        return;
 800e7ca:	f000 bc5d 	b.w	800f088 <ProcessRadioRxDone+0xa40>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800e7ce:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800e7d2:	1c5a      	adds	r2, r3, #1
 800e7d4:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800e7d8:	461a      	mov	r2, r3
 800e7da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e7de:	4413      	add	r3, r2
 800e7e0:	781b      	ldrb	r3, [r3, #0]
 800e7e2:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800e7e6:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800e7ea:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e7ee:	b2db      	uxtb	r3, r3
 800e7f0:	3b01      	subs	r3, #1
 800e7f2:	2b06      	cmp	r3, #6
 800e7f4:	f200 8419 	bhi.w	800f02a <ProcessRadioRxDone+0x9e2>
 800e7f8:	a201      	add	r2, pc, #4	@ (adr r2, 800e800 <ProcessRadioRxDone+0x1b8>)
 800e7fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7fe:	bf00      	nop
 800e800:	0800e81d 	.word	0x0800e81d
 800e804:	0800f02b 	.word	0x0800f02b
 800e808:	0800ea3b 	.word	0x0800ea3b
 800e80c:	0800f02b 	.word	0x0800f02b
 800e810:	0800ea33 	.word	0x0800ea33
 800e814:	0800f02b 	.word	0x0800f02b
 800e818:	0800efcf 	.word	0x0800efcf
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800e81c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e820:	2b10      	cmp	r3, #16
 800e822:	d807      	bhi.n	800e834 <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e824:	4b30      	ldr	r3, [pc, #192]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e826:	2201      	movs	r2, #1
 800e828:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800e82c:	f7ff fee6 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800e830:	f000 bc2a 	b.w	800f088 <ProcessRadioRxDone+0xa40>
            }
            macMsgJoinAccept.Buffer = payload;
 800e834:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e838:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800e83a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e83e:	b2db      	uxtb	r3, r3
 800e840:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800e842:	4b27      	ldr	r3, [pc, #156]	@ (800e8e0 <ProcessRadioRxDone+0x298>)
 800e844:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d007      	beq.n	800e85c <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e84c:	4b26      	ldr	r3, [pc, #152]	@ (800e8e8 <ProcessRadioRxDone+0x2a0>)
 800e84e:	2201      	movs	r2, #1
 800e850:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800e854:	f7ff fed2 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800e858:	f000 bc16 	b.w	800f088 <ProcessRadioRxDone+0xa40>
            }

            SecureElementGetJoinEui( joinEui );
 800e85c:	1d3b      	adds	r3, r7, #4
 800e85e:	4618      	mov	r0, r3
 800e860:	f7fd ff7e 	bl	800c760 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800e864:	f107 0214 	add.w	r2, r7, #20
 800e868:	1d3b      	adds	r3, r7, #4
 800e86a:	4619      	mov	r1, r3
 800e86c:	20ff      	movs	r0, #255	@ 0xff
 800e86e:	f006 f835 	bl	80148dc <LoRaMacCryptoHandleJoinAccept>
 800e872:	4603      	mov	r3, r0
 800e874:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800e878:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	f040 80cc 	bne.w	800ea1a <ProcessRadioRxDone+0x3d2>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800e882:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e886:	f003 030f 	and.w	r3, r3, #15
 800e88a:	b2db      	uxtb	r3, r3
 800e88c:	2b0f      	cmp	r3, #15
 800e88e:	d031      	beq.n	800e8f4 <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e890:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e894:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e898:	b2db      	uxtb	r3, r3
 800e89a:	b25b      	sxtb	r3, r3
 800e89c:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e89e:	4b10      	ldr	r3, [pc, #64]	@ (800e8e0 <ProcessRadioRxDone+0x298>)
 800e8a0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e8a4:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800e8a6:	4b0e      	ldr	r3, [pc, #56]	@ (800e8e0 <ProcessRadioRxDone+0x298>)
 800e8a8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800e8ac:	4639      	mov	r1, r7
 800e8ae:	2207      	movs	r2, #7
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f006 fe03 	bl	80154bc <RegionVerify>
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	f083 0301 	eor.w	r3, r3, #1
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d018      	beq.n	800e8f4 <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e8c2:	2001      	movs	r0, #1
 800e8c4:	f005 fb14 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	f000 83b4 	beq.w	800f038 <ProcessRadioRxDone+0x9f0>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800e8d0:	2101      	movs	r1, #1
 800e8d2:	2007      	movs	r0, #7
 800e8d4:	f005 fa80 	bl	8013dd8 <LoRaMacConfirmQueueSetStatus>
 800e8d8:	e3b1      	b.n	800f03e <ProcessRadioRxDone+0x9f6>
 800e8da:	bf00      	nop
 800e8dc:	20001b78 	.word	0x20001b78
 800e8e0:	20000f48 	.word	0x20000f48
 800e8e4:	20001b70 	.word	0x20001b70
 800e8e8:	20000a14 	.word	0x20000a14
 800e8ec:	080200bc 	.word	0x080200bc
 800e8f0:	20000dac 	.word	0x20000dac
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800e8f4:	7f7b      	ldrb	r3, [r7, #29]
 800e8f6:	461a      	mov	r2, r3
 800e8f8:	4ba5      	ldr	r3, [pc, #660]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e8fa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800e8fe:	4ba4      	ldr	r3, [pc, #656]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e900:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800e904:	7fbb      	ldrb	r3, [r7, #30]
 800e906:	021b      	lsls	r3, r3, #8
 800e908:	4313      	orrs	r3, r2
 800e90a:	4aa1      	ldr	r2, [pc, #644]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e90c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800e910:	4b9f      	ldr	r3, [pc, #636]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e912:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800e916:	7ffb      	ldrb	r3, [r7, #31]
 800e918:	041b      	lsls	r3, r3, #16
 800e91a:	4313      	orrs	r3, r2
 800e91c:	4a9c      	ldr	r2, [pc, #624]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e91e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800e922:	6a3b      	ldr	r3, [r7, #32]
 800e924:	4a9a      	ldr	r2, [pc, #616]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e926:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800e92a:	4b99      	ldr	r3, [pc, #612]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e92c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e930:	4619      	mov	r1, r3
 800e932:	2002      	movs	r0, #2
 800e934:	f7fd ff2c 	bl	800c790 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800e938:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e93c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800e940:	b2db      	uxtb	r3, r3
 800e942:	461a      	mov	r2, r3
 800e944:	4b92      	ldr	r3, [pc, #584]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e946:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800e94a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e94e:	f003 030f 	and.w	r3, r3, #15
 800e952:	b2db      	uxtb	r3, r3
 800e954:	2b0f      	cmp	r3, #15
 800e956:	d011      	beq.n	800e97c <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e958:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e95c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e960:	b2db      	uxtb	r3, r3
 800e962:	461a      	mov	r2, r3
 800e964:	4b8a      	ldr	r3, [pc, #552]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e966:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e96a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e96e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e972:	b2db      	uxtb	r3, r3
 800e974:	461a      	mov	r2, r3
 800e976:	4b86      	ldr	r3, [pc, #536]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e978:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800e97c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e980:	461a      	mov	r2, r3
 800e982:	4b83      	ldr	r3, [pc, #524]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e984:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800e986:	4b82      	ldr	r3, [pc, #520]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d102      	bne.n	800e994 <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800e98e:	4b80      	ldr	r3, [pc, #512]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e990:	2201      	movs	r2, #1
 800e992:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800e994:	4b7e      	ldr	r3, [pc, #504]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e998:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e99c:	fb02 f303 	mul.w	r3, r2, r3
 800e9a0:	4a7b      	ldr	r2, [pc, #492]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e9a2:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800e9a4:	4b7a      	ldr	r3, [pc, #488]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e9a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9a8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800e9ac:	4a78      	ldr	r2, [pc, #480]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e9ae:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800e9b0:	4b77      	ldr	r3, [pc, #476]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800e9b8:	4b75      	ldr	r3, [pc, #468]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800e9c0:	f107 0314 	add.w	r3, r7, #20
 800e9c4:	3312      	adds	r3, #18
 800e9c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800e9c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e9cc:	b2db      	uxtb	r3, r3
 800e9ce:	3b11      	subs	r3, #17
 800e9d0:	b2db      	uxtb	r3, r3
 800e9d2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800e9d6:	4b6f      	ldr	r3, [pc, #444]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800e9d8:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800e9dc:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800e9e0:	4b6b      	ldr	r3, [pc, #428]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e9e2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800e9e6:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800e9ea:	4611      	mov	r1, r2
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f006 fd91 	bl	8015514 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800e9f2:	4b67      	ldr	r3, [pc, #412]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800e9f4:	2202      	movs	r2, #2
 800e9f6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800e9fa:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800e9fe:	4618      	mov	r0, r3
 800ea00:	f005 fa76 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 800ea04:	4603      	mov	r3, r0
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	f000 8318 	beq.w	800f03c <ProcessRadioRxDone+0x9f4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800ea0c:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800ea10:	4619      	mov	r1, r3
 800ea12:	2000      	movs	r0, #0
 800ea14:	f005 f9e0 	bl	8013dd8 <LoRaMacConfirmQueueSetStatus>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800ea18:	e310      	b.n	800f03c <ProcessRadioRxDone+0x9f4>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ea1a:	2001      	movs	r0, #1
 800ea1c:	f005 fa68 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 800ea20:	4603      	mov	r3, r0
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	f000 830a 	beq.w	800f03c <ProcessRadioRxDone+0x9f4>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800ea28:	2101      	movs	r1, #1
 800ea2a:	2007      	movs	r0, #7
 800ea2c:	f005 f9d4 	bl	8013dd8 <LoRaMacConfirmQueueSetStatus>
            break;
 800ea30:	e304      	b.n	800f03c <ProcessRadioRxDone+0x9f4>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800ea32:	4b58      	ldr	r3, [pc, #352]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800ea34:	2201      	movs	r2, #1
 800ea36:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ea3a:	4b55      	ldr	r3, [pc, #340]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800ea3c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ea40:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800ea44:	4b53      	ldr	r3, [pc, #332]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800ea46:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800ea4a:	b25b      	sxtb	r3, r3
 800ea4c:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ea50:	230d      	movs	r3, #13
 800ea52:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ea56:	4b4e      	ldr	r3, [pc, #312]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800ea58:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d002      	beq.n	800ea66 <ProcessRadioRxDone+0x41e>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ea60:	230e      	movs	r3, #14
 800ea62:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ea66:	4b4a      	ldr	r3, [pc, #296]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800ea68:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800ea6c:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800ea70:	4611      	mov	r1, r2
 800ea72:	4618      	mov	r0, r3
 800ea74:	f006 fcb6 	bl	80153e4 <RegionGetPhyParam>
 800ea78:	4603      	mov	r3, r0
 800ea7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800ea7c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea80:	3b0d      	subs	r3, #13
 800ea82:	b29b      	uxth	r3, r3
 800ea84:	b21b      	sxth	r3, r3
 800ea86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ea8a:	b21a      	sxth	r2, r3
 800ea8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ea8e:	b21b      	sxth	r3, r3
 800ea90:	429a      	cmp	r2, r3
 800ea92:	dc03      	bgt.n	800ea9c <ProcessRadioRxDone+0x454>
 800ea94:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea98:	2b0b      	cmp	r3, #11
 800ea9a:	d806      	bhi.n	800eaaa <ProcessRadioRxDone+0x462>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea9c:	4b3d      	ldr	r3, [pc, #244]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800eaa4:	f7ff fdaa 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800eaa8:	e2ee      	b.n	800f088 <ProcessRadioRxDone+0xa40>
            }
            macMsgData.Buffer = payload;
 800eaaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eaae:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800eab0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800eab4:	b2db      	uxtb	r3, r3
 800eab6:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800eaba:	4b37      	ldr	r3, [pc, #220]	@ (800eb98 <ProcessRadioRxDone+0x550>)
 800eabc:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800eabe:	23ff      	movs	r3, #255	@ 0xff
 800eac0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800eac4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800eac8:	4618      	mov	r0, r3
 800eaca:	f006 fa07 	bl	8014edc <LoRaMacParserData>
 800eace:	4603      	mov	r3, r0
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d006      	beq.n	800eae2 <ProcessRadioRxDone+0x49a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ead4:	4b2f      	ldr	r3, [pc, #188]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800ead6:	2201      	movs	r2, #1
 800ead8:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800eadc:	f7ff fd8e 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800eae0:	e2d2      	b.n	800f088 <ProcessRadioRxDone+0xa40>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800eae2:	4b2b      	ldr	r3, [pc, #172]	@ (800eb90 <ProcessRadioRxDone+0x548>)
 800eae4:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800eae8:	2b01      	cmp	r3, #1
 800eaea:	d132      	bne.n	800eb52 <ProcessRadioRxDone+0x50a>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800eaec:	f004 fcfd 	bl	80134ea <LoRaMacClassBIsPingExpected>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d014      	beq.n	800eb20 <ProcessRadioRxDone+0x4d8>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800eaf6:	2000      	movs	r0, #0
 800eaf8:	f004 fcae 	bl	8013458 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800eafc:	2000      	movs	r0, #0
 800eafe:	f004 fccf 	bl	80134a0 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800eb02:	4b24      	ldr	r3, [pc, #144]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800eb04:	2204      	movs	r2, #4
 800eb06:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800eb0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb0c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800eb10:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800eb14:	b2db      	uxtb	r3, r3
 800eb16:	4619      	mov	r1, r3
 800eb18:	4610      	mov	r0, r2
 800eb1a:	f004 fd6f 	bl	80135fc <LoRaMacClassBSetFPendingBit>
 800eb1e:	e018      	b.n	800eb52 <ProcessRadioRxDone+0x50a>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800eb20:	f004 fcea 	bl	80134f8 <LoRaMacClassBIsMulticastExpected>
 800eb24:	4603      	mov	r3, r0
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d013      	beq.n	800eb52 <ProcessRadioRxDone+0x50a>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800eb2a:	2000      	movs	r0, #0
 800eb2c:	f004 fc9e 	bl	801346c <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800eb30:	2000      	movs	r0, #0
 800eb32:	f004 fcbe 	bl	80134b2 <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800eb36:	4b17      	ldr	r3, [pc, #92]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800eb38:	2205      	movs	r2, #5
 800eb3a:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800eb3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb40:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800eb44:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800eb48:	b2db      	uxtb	r3, r3
 800eb4a:	4619      	mov	r1, r3
 800eb4c:	4610      	mov	r0, r2
 800eb4e:	f004 fd55 	bl	80135fc <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800eb52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eb54:	4a0f      	ldr	r2, [pc, #60]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800eb56:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800eb5a:	f107 020e 	add.w	r2, r7, #14
 800eb5e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800eb62:	4611      	mov	r1, r2
 800eb64:	4618      	mov	r0, r3
 800eb66:	f002 fd9f 	bl	80116a8 <DetermineFrameType>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d006      	beq.n	800eb7e <ProcessRadioRxDone+0x536>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800eb70:	4b08      	ldr	r3, [pc, #32]	@ (800eb94 <ProcessRadioRxDone+0x54c>)
 800eb72:	2201      	movs	r2, #1
 800eb74:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800eb78:	f7ff fd40 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800eb7c:	e284      	b.n	800f088 <ProcessRadioRxDone+0xa40>
            }

            //Check if it is a multicast message
            multicast = 0;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800eb84:	2300      	movs	r3, #0
 800eb86:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800eb88:	2300      	movs	r3, #0
 800eb8a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800eb8e:	e055      	b.n	800ec3c <ProcessRadioRxDone+0x5f4>
 800eb90:	20000f48 	.word	0x20000f48
 800eb94:	20000a14 	.word	0x20000a14
 800eb98:	20000c4c 	.word	0x20000c4c
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800eb9c:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800eba0:	499f      	ldr	r1, [pc, #636]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800eba2:	4613      	mov	r3, r2
 800eba4:	005b      	lsls	r3, r3, #1
 800eba6:	4413      	add	r3, r2
 800eba8:	011b      	lsls	r3, r3, #4
 800ebaa:	440b      	add	r3, r1
 800ebac:	33ec      	adds	r3, #236	@ 0xec
 800ebae:	681a      	ldr	r2, [r3, #0]
 800ebb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ebb2:	429a      	cmp	r2, r3
 800ebb4:	d13d      	bne.n	800ec32 <ProcessRadioRxDone+0x5ea>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800ebb6:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800ebba:	4999      	ldr	r1, [pc, #612]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800ebbc:	4613      	mov	r3, r2
 800ebbe:	005b      	lsls	r3, r3, #1
 800ebc0:	4413      	add	r3, r2
 800ebc2:	011b      	lsls	r3, r3, #4
 800ebc4:	440b      	add	r3, r1
 800ebc6:	33e9      	adds	r3, #233	@ 0xe9
 800ebc8:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d031      	beq.n	800ec32 <ProcessRadioRxDone+0x5ea>
                {
                    multicast = 1;
 800ebce:	2301      	movs	r3, #1
 800ebd0:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800ebd4:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800ebd8:	4991      	ldr	r1, [pc, #580]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800ebda:	4613      	mov	r3, r2
 800ebdc:	005b      	lsls	r3, r3, #1
 800ebde:	4413      	add	r3, r2
 800ebe0:	011b      	lsls	r3, r3, #4
 800ebe2:	440b      	add	r3, r1
 800ebe4:	33ea      	adds	r3, #234	@ 0xea
 800ebe6:	781b      	ldrb	r3, [r3, #0]
 800ebe8:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800ebec:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800ebf0:	498b      	ldr	r1, [pc, #556]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800ebf2:	4613      	mov	r3, r2
 800ebf4:	005b      	lsls	r3, r3, #1
 800ebf6:	4413      	add	r3, r2
 800ebf8:	011b      	lsls	r3, r3, #4
 800ebfa:	440b      	add	r3, r1
 800ebfc:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800ec06:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800ec0a:	4985      	ldr	r1, [pc, #532]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800ec0c:	4613      	mov	r3, r2
 800ec0e:	005b      	lsls	r3, r3, #1
 800ec10:	4413      	add	r3, r2
 800ec12:	011b      	lsls	r3, r3, #4
 800ec14:	440b      	add	r3, r1
 800ec16:	33ec      	adds	r3, #236	@ 0xec
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800ec1e:	4b80      	ldr	r3, [pc, #512]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800ec20:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ec24:	2b02      	cmp	r3, #2
 800ec26:	d10e      	bne.n	800ec46 <ProcessRadioRxDone+0x5fe>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ec28:	4b7e      	ldr	r3, [pc, #504]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ec2a:	2203      	movs	r2, #3
 800ec2c:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 800ec30:	e009      	b.n	800ec46 <ProcessRadioRxDone+0x5fe>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ec32:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800ec36:	3301      	adds	r3, #1
 800ec38:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800ec3c:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d0ab      	beq.n	800eb9c <ProcessRadioRxDone+0x554>
 800ec44:	e000      	b.n	800ec48 <ProcessRadioRxDone+0x600>
                    break;
 800ec46:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ec48:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800ec4c:	2b01      	cmp	r3, #1
 800ec4e:	d117      	bne.n	800ec80 <ProcessRadioRxDone+0x638>
 800ec50:	7bbb      	ldrb	r3, [r7, #14]
 800ec52:	2b03      	cmp	r3, #3
 800ec54:	d10d      	bne.n	800ec72 <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ec56:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ec5a:	f003 0320 	and.w	r3, r3, #32
 800ec5e:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d106      	bne.n	800ec72 <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800ec64:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ec68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec6c:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d006      	beq.n	800ec80 <ProcessRadioRxDone+0x638>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ec72:	4b6c      	ldr	r3, [pc, #432]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ec74:	2201      	movs	r2, #1
 800ec76:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ec7a:	f7ff fcbf 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800ec7e:	e203      	b.n	800f088 <ProcessRadioRxDone+0xa40>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800ec80:	7bb9      	ldrb	r1, [r7, #14]
 800ec82:	4c67      	ldr	r4, [pc, #412]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800ec84:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800ec88:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800ec8c:	f107 0310 	add.w	r3, r7, #16
 800ec90:	9301      	str	r3, [sp, #4]
 800ec92:	f107 030f 	add.w	r3, r7, #15
 800ec96:	9300      	str	r3, [sp, #0]
 800ec98:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 800ec9c:	f000 feec 	bl	800fa78 <GetFCntDown>
 800eca0:	4603      	mov	r3, r0
 800eca2:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800eca6:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d017      	beq.n	800ecde <ProcessRadioRxDone+0x696>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800ecae:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ecb2:	2b07      	cmp	r3, #7
 800ecb4:	d104      	bne.n	800ecc0 <ProcessRadioRxDone+0x678>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800ecb6:	4b5b      	ldr	r3, [pc, #364]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ecb8:	2208      	movs	r2, #8
 800ecba:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800ecbe:	e003      	b.n	800ecc8 <ProcessRadioRxDone+0x680>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ecc0:	4b58      	ldr	r3, [pc, #352]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800ecc8:	693b      	ldr	r3, [r7, #16]
 800ecca:	4a56      	ldr	r2, [pc, #344]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800eccc:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800ecd0:	693b      	ldr	r3, [r7, #16]
 800ecd2:	4a54      	ldr	r2, [pc, #336]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ecd4:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 800ecd8:	f7ff fc90 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800ecdc:	e1d4      	b.n	800f088 <ProcessRadioRxDone+0xa40>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800ecde:	7bfa      	ldrb	r2, [r7, #15]
 800ece0:	6939      	ldr	r1, [r7, #16]
 800ece2:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800ece6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ecea:	9300      	str	r3, [sp, #0]
 800ecec:	460b      	mov	r3, r1
 800ecee:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800ecf2:	f005 ff55 	bl	8014ba0 <LoRaMacCryptoUnsecureMessage>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ecfc:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00f      	beq.n	800ed24 <ProcessRadioRxDone+0x6dc>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800ed04:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ed08:	2b02      	cmp	r3, #2
 800ed0a:	d104      	bne.n	800ed16 <ProcessRadioRxDone+0x6ce>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800ed0c:	4b45      	ldr	r3, [pc, #276]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed0e:	220a      	movs	r2, #10
 800ed10:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800ed14:	e003      	b.n	800ed1e <ProcessRadioRxDone+0x6d6>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800ed16:	4b43      	ldr	r3, [pc, #268]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed18:	220b      	movs	r2, #11
 800ed1a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 800ed1e:	f7ff fc6d 	bl	800e5fc <PrepareRxDoneAbort>
                return;
 800ed22:	e1b1      	b.n	800f088 <ProcessRadioRxDone+0xa40>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ed24:	4b3f      	ldr	r3, [pc, #252]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed26:	2200      	movs	r2, #0
 800ed28:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 800ed2c:	4a3d      	ldr	r2, [pc, #244]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed2e:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800ed32:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 800ed36:	4b3b      	ldr	r3, [pc, #236]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed38:	2200      	movs	r2, #0
 800ed3a:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 800ed3e:	4b39      	ldr	r3, [pc, #228]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed40:	2200      	movs	r2, #0
 800ed42:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800ed46:	693b      	ldr	r3, [r7, #16]
 800ed48:	4a36      	ldr	r2, [pc, #216]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed4a:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800ed4e:	693b      	ldr	r3, [r7, #16]
 800ed50:	4a34      	ldr	r2, [pc, #208]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed52:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800ed56:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ed5a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ed5e:	b2db      	uxtb	r3, r3
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	bf14      	ite	ne
 800ed64:	2301      	movne	r3, #1
 800ed66:	2300      	moveq	r3, #0
 800ed68:	b2da      	uxtb	r2, r3
 800ed6a:	4b2e      	ldr	r3, [pc, #184]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed6c:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ed70:	4b2c      	ldr	r3, [pc, #176]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed72:	2200      	movs	r2, #0
 800ed74:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800ed78:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ed7c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ed80:	b2db      	uxtb	r3, r3
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	bf14      	ite	ne
 800ed86:	2301      	movne	r3, #1
 800ed88:	2300      	moveq	r3, #0
 800ed8a:	b2da      	uxtb	r2, r3
 800ed8c:	4b25      	ldr	r3, [pc, #148]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed8e:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ed92:	4b24      	ldr	r3, [pc, #144]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed94:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d004      	beq.n	800eda6 <ProcessRadioRxDone+0x75e>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800ed9c:	4b21      	ldr	r3, [pc, #132]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ed9e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800eda2:	2b01      	cmp	r3, #1
 800eda4:	d106      	bne.n	800edb4 <ProcessRadioRxDone+0x76c>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800eda6:	4b1e      	ldr	r3, [pc, #120]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800eda8:	2200      	movs	r2, #0
 800edaa:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 800edac:	4b1c      	ldr	r3, [pc, #112]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800edae:	2201      	movs	r2, #1
 800edb0:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800edb4:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800edb8:	2b01      	cmp	r3, #1
 800edba:	d104      	bne.n	800edc6 <ProcessRadioRxDone+0x77e>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800edbc:	4b19      	ldr	r3, [pc, #100]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800edbe:	2202      	movs	r2, #2
 800edc0:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 800edc4:	e03a      	b.n	800ee3c <ProcessRadioRxDone+0x7f4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800edc6:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800edca:	f023 031f 	bic.w	r3, r3, #31
 800edce:	b2db      	uxtb	r3, r3
 800edd0:	2ba0      	cmp	r3, #160	@ 0xa0
 800edd2:	d12b      	bne.n	800ee2c <ProcessRadioRxDone+0x7e4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800edd4:	4b12      	ldr	r3, [pc, #72]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800edd6:	2201      	movs	r2, #1
 800edd8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800eddc:	4b10      	ldr	r3, [pc, #64]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800edde:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d102      	bne.n	800edec <ProcessRadioRxDone+0x7a4>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800ede6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ede8:	4a0d      	ldr	r2, [pc, #52]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800edea:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800edec:	4b0d      	ldr	r3, [pc, #52]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800edee:	2201      	movs	r2, #1
 800edf0:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800edf4:	4b0b      	ldr	r3, [pc, #44]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800edf6:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d01e      	beq.n	800ee3c <ProcessRadioRxDone+0x7f4>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800edfe:	4b09      	ldr	r3, [pc, #36]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ee00:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800ee04:	2b01      	cmp	r3, #1
 800ee06:	d019      	beq.n	800ee3c <ProcessRadioRxDone+0x7f4>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800ee08:	4b05      	ldr	r3, [pc, #20]	@ (800ee20 <ProcessRadioRxDone+0x7d8>)
 800ee0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ee0e:	4a05      	ldr	r2, [pc, #20]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ee10:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800ee14:	4b04      	ldr	r3, [pc, #16]	@ (800ee28 <ProcessRadioRxDone+0x7e0>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	4a02      	ldr	r2, [pc, #8]	@ (800ee24 <ProcessRadioRxDone+0x7dc>)
 800ee1a:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 800ee1e:	e00d      	b.n	800ee3c <ProcessRadioRxDone+0x7f4>
 800ee20:	20000f48 	.word	0x20000f48
 800ee24:	20000a14 	.word	0x20000a14
 800ee28:	20001b78 	.word	0x20001b78
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800ee2c:	4b98      	ldr	r3, [pc, #608]	@ (800f090 <ProcessRadioRxDone+0xa48>)
 800ee2e:	2200      	movs	r2, #0
 800ee30:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800ee34:	4b97      	ldr	r3, [pc, #604]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ee36:	2200      	movs	r2, #0
 800ee38:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800ee3c:	4b94      	ldr	r3, [pc, #592]	@ (800f090 <ProcessRadioRxDone+0xa48>)
 800ee3e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d106      	bne.n	800ee54 <ProcessRadioRxDone+0x80c>
 800ee46:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ee4a:	f003 0310 	and.w	r3, r3, #16
 800ee4e:	b2db      	uxtb	r3, r3
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d004      	beq.n	800ee5e <ProcessRadioRxDone+0x816>
 800ee54:	4b8e      	ldr	r3, [pc, #568]	@ (800f090 <ProcessRadioRxDone+0xa48>)
 800ee56:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d004      	beq.n	800ee68 <ProcessRadioRxDone+0x820>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 800ee5e:	4b8d      	ldr	r3, [pc, #564]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ee60:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d003      	beq.n	800ee70 <ProcessRadioRxDone+0x828>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800ee68:	4b8a      	ldr	r3, [pc, #552]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800ee70:	4b88      	ldr	r3, [pc, #544]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ee72:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ee76:	4a87      	ldr	r2, [pc, #540]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ee78:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 800ee7c:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800ee80:	4618      	mov	r0, r3
 800ee82:	f001 ffa5 	bl	8010dd0 <RemoveMacCommands>

            switch( fType )
 800ee86:	7bbb      	ldrb	r3, [r7, #14]
 800ee88:	2b03      	cmp	r3, #3
 800ee8a:	d874      	bhi.n	800ef76 <ProcessRadioRxDone+0x92e>
 800ee8c:	a201      	add	r2, pc, #4	@ (adr r2, 800ee94 <ProcessRadioRxDone+0x84c>)
 800ee8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee92:	bf00      	nop
 800ee94:	0800eea5 	.word	0x0800eea5
 800ee98:	0800eef5 	.word	0x0800eef5
 800ee9c:	0800ef2b 	.word	0x0800ef2b
 800eea0:	0800ef51 	.word	0x0800ef51
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800eea4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800eea8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eeac:	b2db      	uxtb	r3, r3
 800eeae:	461c      	mov	r4, r3
 800eeb0:	4b78      	ldr	r3, [pc, #480]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800eeb2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800eeb6:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800eeba:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800eebe:	f102 0010 	add.w	r0, r2, #16
 800eec2:	9300      	str	r3, [sp, #0]
 800eec4:	460b      	mov	r3, r1
 800eec6:	4622      	mov	r2, r4
 800eec8:	2100      	movs	r1, #0
 800eeca:	f000 ff51 	bl	800fd70 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800eece:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800eed2:	4b70      	ldr	r3, [pc, #448]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800eed4:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800eed8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eeda:	4a6e      	ldr	r2, [pc, #440]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800eedc:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800eee0:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800eee4:	4b6b      	ldr	r3, [pc, #428]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800eee6:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800eeea:	4b6a      	ldr	r3, [pc, #424]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800eeec:	2201      	movs	r2, #1
 800eeee:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800eef2:	e047      	b.n	800ef84 <ProcessRadioRxDone+0x93c>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800eef4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800eef8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eefc:	b2db      	uxtb	r3, r3
 800eefe:	461c      	mov	r4, r3
 800ef00:	4b64      	ldr	r3, [pc, #400]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef02:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ef06:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800ef0a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800ef0e:	f102 0010 	add.w	r0, r2, #16
 800ef12:	9300      	str	r3, [sp, #0]
 800ef14:	460b      	mov	r3, r1
 800ef16:	4622      	mov	r2, r4
 800ef18:	2100      	movs	r1, #0
 800ef1a:	f000 ff29 	bl	800fd70 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ef1e:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ef22:	4b5c      	ldr	r3, [pc, #368]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef24:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800ef28:	e02c      	b.n	800ef84 <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800ef2a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800ef2c:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800ef30:	4b58      	ldr	r3, [pc, #352]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef32:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800ef36:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800ef3a:	9300      	str	r3, [sp, #0]
 800ef3c:	460b      	mov	r3, r1
 800ef3e:	2100      	movs	r1, #0
 800ef40:	f000 ff16 	bl	800fd70 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ef44:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ef48:	4b52      	ldr	r3, [pc, #328]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef4a:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800ef4e:	e019      	b.n	800ef84 <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ef50:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ef54:	4b4f      	ldr	r3, [pc, #316]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef56:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ef5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ef5c:	4a4d      	ldr	r2, [pc, #308]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef5e:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ef62:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800ef66:	4b4b      	ldr	r3, [pc, #300]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef68:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800ef6c:	4b49      	ldr	r3, [pc, #292]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef6e:	2201      	movs	r2, #1
 800ef70:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800ef74:	e006      	b.n	800ef84 <ProcessRadioRxDone+0x93c>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ef76:	4b47      	ldr	r3, [pc, #284]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800ef78:	2201      	movs	r2, #1
 800ef7a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 800ef7e:	f7ff fb3d 	bl	800e5fc <PrepareRxDoneAbort>
                    break;
 800ef82:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800ef84:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800ef88:	2be0      	cmp	r3, #224	@ 0xe0
 800ef8a:	d118      	bne.n	800efbe <ProcessRadioRxDone+0x976>
 800ef8c:	4b40      	ldr	r3, [pc, #256]	@ (800f090 <ProcessRadioRxDone+0xa48>)
 800ef8e:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800ef92:	f083 0301 	eor.w	r3, r3, #1
 800ef96:	b2db      	uxtb	r3, r3
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d010      	beq.n	800efbe <ProcessRadioRxDone+0x976>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ef9c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800efa0:	4b3c      	ldr	r3, [pc, #240]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800efa2:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 800efa6:	4b3b      	ldr	r3, [pc, #236]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800efa8:	2200      	movs	r2, #0
 800efaa:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 800efae:	4b39      	ldr	r3, [pc, #228]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800efb0:	2200      	movs	r2, #0
 800efb2:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 800efb6:	4b37      	ldr	r3, [pc, #220]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800efb8:	2200      	movs	r2, #0
 800efba:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800efbe:	4a35      	ldr	r2, [pc, #212]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800efc0:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800efc4:	f043 0302 	orr.w	r3, r3, #2
 800efc8:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 800efcc:	e037      	b.n	800f03e <ProcessRadioRxDone+0x9f6>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800efce:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800efd2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800efd6:	18d1      	adds	r1, r2, r3
 800efd8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800efdc:	b29b      	uxth	r3, r3
 800efde:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800efe2:	1ad3      	subs	r3, r2, r3
 800efe4:	b29b      	uxth	r3, r3
 800efe6:	461a      	mov	r2, r3
 800efe8:	482b      	ldr	r0, [pc, #172]	@ (800f098 <ProcessRadioRxDone+0xa50>)
 800efea:	f00b fa24 	bl	801a436 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800efee:	4b29      	ldr	r3, [pc, #164]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800eff0:	2203      	movs	r2, #3
 800eff2:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800eff6:	4b27      	ldr	r3, [pc, #156]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800eff8:	2200      	movs	r2, #0
 800effa:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800effe:	4b25      	ldr	r3, [pc, #148]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f000:	4a25      	ldr	r2, [pc, #148]	@ (800f098 <ProcessRadioRxDone+0xa50>)
 800f002:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800f006:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f00a:	b2da      	uxtb	r2, r3
 800f00c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f010:	1ad3      	subs	r3, r2, r3
 800f012:	b2da      	uxtb	r2, r3
 800f014:	4b1f      	ldr	r3, [pc, #124]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f016:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f01a:	4a1e      	ldr	r2, [pc, #120]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f01c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f020:	f043 0302 	orr.w	r3, r3, #2
 800f024:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 800f028:	e009      	b.n	800f03e <ProcessRadioRxDone+0x9f6>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f02a:	4b1a      	ldr	r3, [pc, #104]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f02c:	2201      	movs	r2, #1
 800f02e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 800f032:	f7ff fae3 	bl	800e5fc <PrepareRxDoneAbort>
            break;
 800f036:	e002      	b.n	800f03e <ProcessRadioRxDone+0x9f6>
                        break;
 800f038:	bf00      	nop
 800f03a:	e000      	b.n	800f03e <ProcessRadioRxDone+0x9f6>
            break;
 800f03c:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f03e:	4b15      	ldr	r3, [pc, #84]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f040:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f044:	2b00      	cmp	r3, #0
 800f046:	d004      	beq.n	800f052 <ProcessRadioRxDone+0xa0a>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f048:	4b12      	ldr	r3, [pc, #72]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f04a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f04e:	2b01      	cmp	r3, #1
 800f050:	d10c      	bne.n	800f06c <ProcessRadioRxDone+0xa24>
    {
        if( MacCtx.NodeAckRequested == true )
 800f052:	4b10      	ldr	r3, [pc, #64]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f054:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d007      	beq.n	800f06c <ProcessRadioRxDone+0xa24>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800f05c:	4b0d      	ldr	r3, [pc, #52]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f05e:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800f062:	2b00      	cmp	r3, #0
 800f064:	d002      	beq.n	800f06c <ProcessRadioRxDone+0xa24>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800f066:	2000      	movs	r0, #0
 800f068:	f000 fcec 	bl	800fa44 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800f06c:	4b09      	ldr	r3, [pc, #36]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f06e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f072:	2b02      	cmp	r3, #2
 800f074:	d006      	beq.n	800f084 <ProcessRadioRxDone+0xa3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800f076:	4a07      	ldr	r2, [pc, #28]	@ (800f094 <ProcessRadioRxDone+0xa4c>)
 800f078:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f07c:	f043 0310 	orr.w	r3, r3, #16
 800f080:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800f084:	f7ff f9fc 	bl	800e480 <UpdateRxSlotIdleState>
}
 800f088:	379c      	adds	r7, #156	@ 0x9c
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bd90      	pop	{r4, r7, pc}
 800f08e:	bf00      	nop
 800f090:	20000f48 	.word	0x20000f48
 800f094:	20000a14 	.word	0x20000a14
 800f098:	20000c4c 	.word	0x20000c4c

0800f09c <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f0a0:	4b11      	ldr	r3, [pc, #68]	@ (800f0e8 <ProcessRadioTxTimeout+0x4c>)
 800f0a2:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f0a6:	2b02      	cmp	r3, #2
 800f0a8:	d002      	beq.n	800f0b0 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800f0aa:	4b10      	ldr	r3, [pc, #64]	@ (800f0ec <ProcessRadioTxTimeout+0x50>)
 800f0ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0ae:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800f0b0:	f7ff f9e6 	bl	800e480 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800f0b4:	4b0e      	ldr	r3, [pc, #56]	@ (800f0f0 <ProcessRadioTxTimeout+0x54>)
 800f0b6:	2202      	movs	r2, #2
 800f0b8:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800f0bc:	2002      	movs	r0, #2
 800f0be:	f004 fee3 	bl	8013e88 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800f0c2:	4b0b      	ldr	r3, [pc, #44]	@ (800f0f0 <ProcessRadioTxTimeout+0x54>)
 800f0c4:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d003      	beq.n	800f0d4 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 800f0cc:	4b08      	ldr	r3, [pc, #32]	@ (800f0f0 <ProcessRadioTxTimeout+0x54>)
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f0d4:	4a06      	ldr	r2, [pc, #24]	@ (800f0f0 <ProcessRadioTxTimeout+0x54>)
 800f0d6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f0da:	f043 0310 	orr.w	r3, r3, #16
 800f0de:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 800f0e2:	bf00      	nop
 800f0e4:	bd80      	pop	{r7, pc}
 800f0e6:	bf00      	nop
 800f0e8:	20000f48 	.word	0x20000f48
 800f0ec:	080200bc 	.word	0x080200bc
 800f0f0:	20000a14 	.word	0x20000a14

0800f0f4 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b084      	sub	sp, #16
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	460a      	mov	r2, r1
 800f0fe:	71fb      	strb	r3, [r7, #7]
 800f100:	4613      	mov	r3, r2
 800f102:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800f104:	2300      	movs	r3, #0
 800f106:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f108:	4b3d      	ldr	r3, [pc, #244]	@ (800f200 <HandleRadioRxErrorTimeout+0x10c>)
 800f10a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f10e:	2b02      	cmp	r3, #2
 800f110:	d002      	beq.n	800f118 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800f112:	4b3c      	ldr	r3, [pc, #240]	@ (800f204 <HandleRadioRxErrorTimeout+0x110>)
 800f114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f116:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800f118:	f004 f9e0 	bl	80134dc <LoRaMacClassBIsBeaconExpected>
 800f11c:	4603      	mov	r3, r0
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d007      	beq.n	800f132 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800f122:	2002      	movs	r0, #2
 800f124:	f004 f98e 	bl	8013444 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800f128:	2000      	movs	r0, #0
 800f12a:	f004 f9b0 	bl	801348e <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800f12e:	2301      	movs	r3, #1
 800f130:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f132:	4b33      	ldr	r3, [pc, #204]	@ (800f200 <HandleRadioRxErrorTimeout+0x10c>)
 800f134:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f138:	2b01      	cmp	r3, #1
 800f13a:	d119      	bne.n	800f170 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f13c:	f004 f9d5 	bl	80134ea <LoRaMacClassBIsPingExpected>
 800f140:	4603      	mov	r3, r0
 800f142:	2b00      	cmp	r3, #0
 800f144:	d007      	beq.n	800f156 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f146:	2000      	movs	r0, #0
 800f148:	f004 f986 	bl	8013458 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f14c:	2000      	movs	r0, #0
 800f14e:	f004 f9a7 	bl	80134a0 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800f152:	2301      	movs	r3, #1
 800f154:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f156:	f004 f9cf 	bl	80134f8 <LoRaMacClassBIsMulticastExpected>
 800f15a:	4603      	mov	r3, r0
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d007      	beq.n	800f170 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f160:	2000      	movs	r0, #0
 800f162:	f004 f983 	bl	801346c <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f166:	2000      	movs	r0, #0
 800f168:	f004 f9a3 	bl	80134b2 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800f16c:	2301      	movs	r3, #1
 800f16e:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800f170:	7bfb      	ldrb	r3, [r7, #15]
 800f172:	f083 0301 	eor.w	r3, r3, #1
 800f176:	b2db      	uxtb	r3, r3
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d03b      	beq.n	800f1f4 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f17c:	4b22      	ldr	r3, [pc, #136]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f17e:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800f182:	2b00      	cmp	r3, #0
 800f184:	d122      	bne.n	800f1cc <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800f186:	4b20      	ldr	r3, [pc, #128]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f188:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d003      	beq.n	800f198 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800f190:	4a1d      	ldr	r2, [pc, #116]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f192:	79fb      	ldrb	r3, [r7, #7]
 800f194:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800f198:	79fb      	ldrb	r3, [r7, #7]
 800f19a:	4618      	mov	r0, r3
 800f19c:	f004 fe74 	bl	8013e88 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800f1a0:	4b17      	ldr	r3, [pc, #92]	@ (800f200 <HandleRadioRxErrorTimeout+0x10c>)
 800f1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f00f fbbf 	bl	801e928 <UTIL_TIMER_GetElapsedTime>
 800f1aa:	4602      	mov	r2, r0
 800f1ac:	4b16      	ldr	r3, [pc, #88]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f1ae:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800f1b2:	429a      	cmp	r2, r3
 800f1b4:	d31e      	bcc.n	800f1f4 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800f1b6:	4815      	ldr	r0, [pc, #84]	@ (800f20c <HandleRadioRxErrorTimeout+0x118>)
 800f1b8:	f00f fa8a 	bl	801e6d0 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800f1bc:	4a12      	ldr	r2, [pc, #72]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f1be:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f1c2:	f043 0310 	orr.w	r3, r3, #16
 800f1c6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 800f1ca:	e013      	b.n	800f1f4 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800f1cc:	4b0e      	ldr	r3, [pc, #56]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f1ce:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d003      	beq.n	800f1de <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800f1d6:	4a0c      	ldr	r2, [pc, #48]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f1d8:	79bb      	ldrb	r3, [r7, #6]
 800f1da:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800f1de:	79bb      	ldrb	r3, [r7, #6]
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	f004 fe51 	bl	8013e88 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800f1e6:	4a08      	ldr	r2, [pc, #32]	@ (800f208 <HandleRadioRxErrorTimeout+0x114>)
 800f1e8:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f1ec:	f043 0310 	orr.w	r3, r3, #16
 800f1f0:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800f1f4:	f7ff f944 	bl	800e480 <UpdateRxSlotIdleState>
}
 800f1f8:	bf00      	nop
 800f1fa:	3710      	adds	r7, #16
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	bd80      	pop	{r7, pc}
 800f200:	20000f48 	.word	0x20000f48
 800f204:	080200bc 	.word	0x080200bc
 800f208:	20000a14 	.word	0x20000a14
 800f20c:	20000dac 	.word	0x20000dac

0800f210 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800f210:	b580      	push	{r7, lr}
 800f212:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800f214:	2106      	movs	r1, #6
 800f216:	2005      	movs	r0, #5
 800f218:	f7ff ff6c 	bl	800f0f4 <HandleRadioRxErrorTimeout>
}
 800f21c:	bf00      	nop
 800f21e:	bd80      	pop	{r7, pc}

0800f220 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800f220:	b580      	push	{r7, lr}
 800f222:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800f224:	2104      	movs	r1, #4
 800f226:	2003      	movs	r0, #3
 800f228:	f7ff ff64 	bl	800f0f4 <HandleRadioRxErrorTimeout>
}
 800f22c:	bf00      	nop
 800f22e:	bd80      	pop	{r7, pc}

0800f230 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b084      	sub	sp, #16
 800f234:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f236:	f3ef 8310 	mrs	r3, PRIMASK
 800f23a:	607b      	str	r3, [r7, #4]
  return(result);
 800f23c:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800f23e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800f240:	b672      	cpsid	i
}
 800f242:	bf00      	nop
    events = LoRaMacRadioEvents;
 800f244:	4b1d      	ldr	r3, [pc, #116]	@ (800f2bc <LoRaMacHandleIrqEvents+0x8c>)
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800f24a:	4b1c      	ldr	r3, [pc, #112]	@ (800f2bc <LoRaMacHandleIrqEvents+0x8c>)
 800f24c:	2200      	movs	r2, #0
 800f24e:	601a      	str	r2, [r3, #0]
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	f383 8810 	msr	PRIMASK, r3
}
 800f25a:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d027      	beq.n	800f2b2 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800f262:	783b      	ldrb	r3, [r7, #0]
 800f264:	f003 0320 	and.w	r3, r3, #32
 800f268:	b2db      	uxtb	r3, r3
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d001      	beq.n	800f272 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800f26e:	f7ff f91f 	bl	800e4b0 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800f272:	783b      	ldrb	r3, [r7, #0]
 800f274:	f003 0310 	and.w	r3, r3, #16
 800f278:	b2db      	uxtb	r3, r3
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d001      	beq.n	800f282 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800f27e:	f7ff f9e3 	bl	800e648 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800f282:	783b      	ldrb	r3, [r7, #0]
 800f284:	f003 0308 	and.w	r3, r3, #8
 800f288:	b2db      	uxtb	r3, r3
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d001      	beq.n	800f292 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800f28e:	f7ff ff05 	bl	800f09c <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800f292:	783b      	ldrb	r3, [r7, #0]
 800f294:	f003 0304 	and.w	r3, r3, #4
 800f298:	b2db      	uxtb	r3, r3
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d001      	beq.n	800f2a2 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800f29e:	f7ff ffb7 	bl	800f210 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800f2a2:	783b      	ldrb	r3, [r7, #0]
 800f2a4:	f003 0302 	and.w	r3, r3, #2
 800f2a8:	b2db      	uxtb	r3, r3
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d001      	beq.n	800f2b2 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800f2ae:	f7ff ffb7 	bl	800f220 <ProcessRadioRxTimeout>
        }
    }
}
 800f2b2:	bf00      	nop
 800f2b4:	3710      	adds	r7, #16
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	20001b70 	.word	0x20001b70

0800f2c0 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800f2c0:	b480      	push	{r7}
 800f2c2:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800f2c4:	4b10      	ldr	r3, [pc, #64]	@ (800f308 <LoRaMacIsBusy+0x48>)
 800f2c6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f2ca:	2b01      	cmp	r3, #1
 800f2cc:	d101      	bne.n	800f2d2 <LoRaMacIsBusy+0x12>
    {
        return false;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	e015      	b.n	800f2fe <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800f2d2:	4b0e      	ldr	r3, [pc, #56]	@ (800f30c <LoRaMacIsBusy+0x4c>)
 800f2d4:	781b      	ldrb	r3, [r3, #0]
 800f2d6:	f003 0301 	and.w	r3, r3, #1
 800f2da:	b2db      	uxtb	r3, r3
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d001      	beq.n	800f2e4 <LoRaMacIsBusy+0x24>
    {
        return true;
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	e00c      	b.n	800f2fe <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f2e4:	4b08      	ldr	r3, [pc, #32]	@ (800f308 <LoRaMacIsBusy+0x48>)
 800f2e6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d106      	bne.n	800f2fc <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f2ee:	4b06      	ldr	r3, [pc, #24]	@ (800f308 <LoRaMacIsBusy+0x48>)
 800f2f0:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f2f4:	2b01      	cmp	r3, #1
 800f2f6:	d101      	bne.n	800f2fc <LoRaMacIsBusy+0x3c>
    {
        return false;
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	e000      	b.n	800f2fe <LoRaMacIsBusy+0x3e>
    }
    return true;
 800f2fc:	2301      	movs	r3, #1
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	46bd      	mov	sp, r7
 800f302:	bc80      	pop	{r7}
 800f304:	4770      	bx	lr
 800f306:	bf00      	nop
 800f308:	20000a14 	.word	0x20000a14
 800f30c:	20001b70 	.word	0x20001b70

0800f310 <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 800f310:	b480      	push	{r7}
 800f312:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800f314:	4b05      	ldr	r3, [pc, #20]	@ (800f32c <LoRaMacIsStopped+0x1c>)
 800f316:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f31a:	2b01      	cmp	r3, #1
 800f31c:	d101      	bne.n	800f322 <LoRaMacIsStopped+0x12>
    {
        return true;
 800f31e:	2301      	movs	r3, #1
 800f320:	e000      	b.n	800f324 <LoRaMacIsStopped+0x14>
    }
    return false;
 800f322:	2300      	movs	r3, #0
}
 800f324:	4618      	mov	r0, r3
 800f326:	46bd      	mov	sp, r7
 800f328:	bc80      	pop	{r7}
 800f32a:	4770      	bx	lr
 800f32c:	20000a14 	.word	0x20000a14

0800f330 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800f330:	b480      	push	{r7}
 800f332:	b083      	sub	sp, #12
 800f334:	af00      	add	r7, sp, #0
 800f336:	4603      	mov	r3, r0
 800f338:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800f33a:	4a04      	ldr	r2, [pc, #16]	@ (800f34c <LoRaMacEnableRequests+0x1c>)
 800f33c:	79fb      	ldrb	r3, [r7, #7]
 800f33e:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 800f342:	bf00      	nop
 800f344:	370c      	adds	r7, #12
 800f346:	46bd      	mov	sp, r7
 800f348:	bc80      	pop	{r7}
 800f34a:	4770      	bx	lr
 800f34c:	20000a14 	.word	0x20000a14

0800f350 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800f356:	4b2c      	ldr	r3, [pc, #176]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f358:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f35c:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800f35e:	4b2a      	ldr	r3, [pc, #168]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f360:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f364:	2b00      	cmp	r3, #0
 800f366:	d14a      	bne.n	800f3fe <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f368:	4b27      	ldr	r3, [pc, #156]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f36a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f36e:	f003 0301 	and.w	r3, r3, #1
 800f372:	b2db      	uxtb	r3, r3
 800f374:	2b00      	cmp	r3, #0
 800f376:	d006      	beq.n	800f386 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800f378:	4a23      	ldr	r2, [pc, #140]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f37a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f37e:	f36f 0300 	bfc	r3, #0, #1
 800f382:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f386:	4b20      	ldr	r3, [pc, #128]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f388:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f38c:	f003 0304 	and.w	r3, r3, #4
 800f390:	b2db      	uxtb	r3, r3
 800f392:	2b00      	cmp	r3, #0
 800f394:	d006      	beq.n	800f3a4 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800f396:	4a1c      	ldr	r2, [pc, #112]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f398:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f39c:	f36f 0382 	bfc	r3, #2, #1
 800f3a0:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f3a4:	2001      	movs	r0, #1
 800f3a6:	f7ff ffc3 	bl	800f330 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800f3aa:	793b      	ldrb	r3, [r7, #4]
 800f3ac:	f003 0301 	and.w	r3, r3, #1
 800f3b0:	b2db      	uxtb	r3, r3
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d005      	beq.n	800f3c2 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800f3b6:	4b14      	ldr	r3, [pc, #80]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f3b8:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	4813      	ldr	r0, [pc, #76]	@ (800f40c <LoRaMacHandleRequestEvents+0xbc>)
 800f3c0:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800f3c2:	793b      	ldrb	r3, [r7, #4]
 800f3c4:	f003 0304 	and.w	r3, r3, #4
 800f3c8:	b2db      	uxtb	r3, r3
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d00e      	beq.n	800f3ec <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800f3ce:	4810      	ldr	r0, [pc, #64]	@ (800f410 <LoRaMacHandleRequestEvents+0xc0>)
 800f3d0:	f004 fda8 	bl	8013f24 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800f3d4:	f004 fdf8 	bl	8013fc8 <LoRaMacConfirmQueueGetCnt>
 800f3d8:	4603      	mov	r3, r0
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d006      	beq.n	800f3ec <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800f3de:	4a0a      	ldr	r2, [pc, #40]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f3e0:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f3e4:	f043 0304 	orr.w	r3, r3, #4
 800f3e8:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800f3ec:	f004 f8a2 	bl	8013534 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800f3f0:	4a05      	ldr	r2, [pc, #20]	@ (800f408 <LoRaMacHandleRequestEvents+0xb8>)
 800f3f2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f3f6:	f36f 1304 	bfc	r3, #4, #1
 800f3fa:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 800f3fe:	bf00      	nop
 800f400:	3708      	adds	r7, #8
 800f402:	46bd      	mov	sp, r7
 800f404:	bd80      	pop	{r7, pc}
 800f406:	bf00      	nop
 800f408:	20000a14 	.word	0x20000a14
 800f40c:	20000e54 	.word	0x20000e54
 800f410:	20000e68 	.word	0x20000e68

0800f414 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800f414:	b580      	push	{r7, lr}
 800f416:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800f418:	4b16      	ldr	r3, [pc, #88]	@ (800f474 <LoRaMacHandleIndicationEvents+0x60>)
 800f41a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f41e:	f003 0308 	and.w	r3, r3, #8
 800f422:	b2db      	uxtb	r3, r3
 800f424:	2b00      	cmp	r3, #0
 800f426:	d00d      	beq.n	800f444 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800f428:	4a12      	ldr	r2, [pc, #72]	@ (800f474 <LoRaMacHandleIndicationEvents+0x60>)
 800f42a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f42e:	f36f 03c3 	bfc	r3, #3, #1
 800f432:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800f436:	4b0f      	ldr	r3, [pc, #60]	@ (800f474 <LoRaMacHandleIndicationEvents+0x60>)
 800f438:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800f43c:	68db      	ldr	r3, [r3, #12]
 800f43e:	490e      	ldr	r1, [pc, #56]	@ (800f478 <LoRaMacHandleIndicationEvents+0x64>)
 800f440:	480e      	ldr	r0, [pc, #56]	@ (800f47c <LoRaMacHandleIndicationEvents+0x68>)
 800f442:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f444:	4b0b      	ldr	r3, [pc, #44]	@ (800f474 <LoRaMacHandleIndicationEvents+0x60>)
 800f446:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f44a:	f003 0302 	and.w	r3, r3, #2
 800f44e:	b2db      	uxtb	r3, r3
 800f450:	2b00      	cmp	r3, #0
 800f452:	d00d      	beq.n	800f470 <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800f454:	4a07      	ldr	r2, [pc, #28]	@ (800f474 <LoRaMacHandleIndicationEvents+0x60>)
 800f456:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f45a:	f36f 0341 	bfc	r3, #1, #1
 800f45e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800f462:	4b04      	ldr	r3, [pc, #16]	@ (800f474 <LoRaMacHandleIndicationEvents+0x60>)
 800f464:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800f468:	685b      	ldr	r3, [r3, #4]
 800f46a:	4903      	ldr	r1, [pc, #12]	@ (800f478 <LoRaMacHandleIndicationEvents+0x64>)
 800f46c:	4804      	ldr	r0, [pc, #16]	@ (800f480 <LoRaMacHandleIndicationEvents+0x6c>)
 800f46e:	4798      	blx	r3
    }
}
 800f470:	bf00      	nop
 800f472:	bd80      	pop	{r7, pc}
 800f474:	20000a14 	.word	0x20000a14
 800f478:	20000ea0 	.word	0x20000ea0
 800f47c:	20000e7c 	.word	0x20000e7c
 800f480:	20000e34 	.word	0x20000e34

0800f484 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 800f484:	b580      	push	{r7, lr}
 800f486:	b082      	sub	sp, #8
 800f488:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f48a:	4b2a      	ldr	r3, [pc, #168]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f48c:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f490:	f003 0301 	and.w	r3, r3, #1
 800f494:	b2db      	uxtb	r3, r3
 800f496:	2b00      	cmp	r3, #0
 800f498:	d048      	beq.n	800f52c <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800f49a:	2300      	movs	r3, #0
 800f49c:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800f49e:	2300      	movs	r3, #0
 800f4a0:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f4a2:	4b24      	ldr	r3, [pc, #144]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f4a4:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d004      	beq.n	800f4b6 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800f4ac:	4b21      	ldr	r3, [pc, #132]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f4ae:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f4b2:	2b03      	cmp	r3, #3
 800f4b4:	d104      	bne.n	800f4c0 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800f4b6:	f002 f959 	bl	801176c <CheckRetransUnconfirmedUplink>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	71fb      	strb	r3, [r7, #7]
 800f4be:	e010      	b.n	800f4e2 <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800f4c0:	4b1c      	ldr	r3, [pc, #112]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f4c2:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 800f4c6:	2b01      	cmp	r3, #1
 800f4c8:	d10b      	bne.n	800f4e2 <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 800f4ca:	4b1a      	ldr	r3, [pc, #104]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f4cc:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d004      	beq.n	800f4de <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800f4d4:	f002 f976 	bl	80117c4 <CheckRetransConfirmedUplink>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	71fb      	strb	r3, [r7, #7]
 800f4dc:	e001      	b.n	800f4e2 <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 800f4de:	2301      	movs	r3, #1
 800f4e0:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800f4e2:	79fb      	ldrb	r3, [r7, #7]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d00d      	beq.n	800f504 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800f4e8:	4813      	ldr	r0, [pc, #76]	@ (800f538 <LoRaMacHandleMcpsRequest+0xb4>)
 800f4ea:	f00f f8f1 	bl	801e6d0 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f4ee:	4b11      	ldr	r3, [pc, #68]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f4f0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f4f4:	f023 0320 	bic.w	r3, r3, #32
 800f4f8:	4a0e      	ldr	r2, [pc, #56]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f4fa:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 800f4fe:	f002 f99b 	bl	8011838 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800f502:	e013      	b.n	800f52c <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 800f504:	79bb      	ldrb	r3, [r7, #6]
 800f506:	f083 0301 	eor.w	r3, r3, #1
 800f50a:	b2db      	uxtb	r3, r3
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d00d      	beq.n	800f52c <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800f510:	4a08      	ldr	r2, [pc, #32]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f512:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f516:	f36f 1304 	bfc	r3, #4, #1
 800f51a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 800f51e:	4b05      	ldr	r3, [pc, #20]	@ (800f534 <LoRaMacHandleMcpsRequest+0xb0>)
 800f520:	2200      	movs	r2, #0
 800f522:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 800f526:	2000      	movs	r0, #0
 800f528:	f000 f9c8 	bl	800f8bc <OnTxDelayedTimerEvent>
}
 800f52c:	bf00      	nop
 800f52e:	3708      	adds	r7, #8
 800f530:	46bd      	mov	sp, r7
 800f532:	bd80      	pop	{r7, pc}
 800f534:	20000a14 	.word	0x20000a14
 800f538:	20000d7c 	.word	0x20000d7c

0800f53c <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800f53c:	b580      	push	{r7, lr}
 800f53e:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f540:	4b18      	ldr	r3, [pc, #96]	@ (800f5a4 <LoRaMacHandleMlmeRequest+0x68>)
 800f542:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f546:	f003 0304 	and.w	r3, r3, #4
 800f54a:	b2db      	uxtb	r3, r3
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d026      	beq.n	800f59e <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f550:	2001      	movs	r0, #1
 800f552:	f004 fccd 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 800f556:	4603      	mov	r3, r0
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d012      	beq.n	800f582 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800f55c:	2001      	movs	r0, #1
 800f55e:	f004 fc69 	bl	8013e34 <LoRaMacConfirmQueueGetStatus>
 800f562:	4603      	mov	r3, r0
 800f564:	2b00      	cmp	r3, #0
 800f566:	d103      	bne.n	800f570 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800f568:	4b0e      	ldr	r3, [pc, #56]	@ (800f5a4 <LoRaMacHandleMlmeRequest+0x68>)
 800f56a:	2200      	movs	r2, #0
 800f56c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f570:	4b0c      	ldr	r3, [pc, #48]	@ (800f5a4 <LoRaMacHandleMlmeRequest+0x68>)
 800f572:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f576:	f023 0302 	bic.w	r3, r3, #2
 800f57a:	4a0a      	ldr	r2, [pc, #40]	@ (800f5a4 <LoRaMacHandleMlmeRequest+0x68>)
 800f57c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800f580:	e00d      	b.n	800f59e <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800f582:	2006      	movs	r0, #6
 800f584:	f004 fcb4 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 800f588:	4603      	mov	r3, r0
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d007      	beq.n	800f59e <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f58e:	4b05      	ldr	r3, [pc, #20]	@ (800f5a4 <LoRaMacHandleMlmeRequest+0x68>)
 800f590:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f594:	f023 0302 	bic.w	r3, r3, #2
 800f598:	4a02      	ldr	r2, [pc, #8]	@ (800f5a4 <LoRaMacHandleMlmeRequest+0x68>)
 800f59a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 800f59e:	bf00      	nop
 800f5a0:	bd80      	pop	{r7, pc}
 800f5a2:	bf00      	nop
 800f5a4:	20000a14 	.word	0x20000a14

0800f5a8 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f5ac:	200b      	movs	r0, #11
 800f5ae:	f004 fc9f 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 800f5b2:	4603      	mov	r3, r0
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d019      	beq.n	800f5ec <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800f5b8:	4b0e      	ldr	r3, [pc, #56]	@ (800f5f4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f5ba:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f5be:	f003 0301 	and.w	r3, r3, #1
 800f5c2:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d111      	bne.n	800f5ec <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f5c8:	4b0a      	ldr	r3, [pc, #40]	@ (800f5f4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f5ca:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f5ce:	f003 0304 	and.w	r3, r3, #4
 800f5d2:	b2db      	uxtb	r3, r3
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d009      	beq.n	800f5ec <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f5d8:	4b06      	ldr	r3, [pc, #24]	@ (800f5f4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f5da:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f5de:	f023 0302 	bic.w	r3, r3, #2
 800f5e2:	4a04      	ldr	r2, [pc, #16]	@ (800f5f4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f5e4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	e000      	b.n	800f5ee <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800f5ec:	2300      	movs	r3, #0
}
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	bd80      	pop	{r7, pc}
 800f5f2:	bf00      	nop
 800f5f4:	20000a14 	.word	0x20000a14

0800f5f8 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	b083      	sub	sp, #12
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	4603      	mov	r3, r0
 800f600:	71fb      	strb	r3, [r7, #7]
 800f602:	460b      	mov	r3, r1
 800f604:	71bb      	strb	r3, [r7, #6]
 800f606:	4613      	mov	r3, r2
 800f608:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 800f60a:	79fb      	ldrb	r3, [r7, #7]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d00a      	beq.n	800f626 <CheckForMinimumAbpDatarate+0x2e>
 800f610:	79bb      	ldrb	r3, [r7, #6]
 800f612:	2b01      	cmp	r3, #1
 800f614:	d107      	bne.n	800f626 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 800f616:	797b      	ldrb	r3, [r7, #5]
 800f618:	f083 0301 	eor.w	r3, r3, #1
 800f61c:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d001      	beq.n	800f626 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 800f622:	2301      	movs	r3, #1
 800f624:	e000      	b.n	800f628 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 800f626:	2300      	movs	r3, #0
}
 800f628:	4618      	mov	r0, r3
 800f62a:	370c      	adds	r7, #12
 800f62c:	46bd      	mov	sp, r7
 800f62e:	bc80      	pop	{r7}
 800f630:	4770      	bx	lr
	...

0800f634 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800f634:	b480      	push	{r7}
 800f636:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800f638:	4b0d      	ldr	r3, [pc, #52]	@ (800f670 <LoRaMacCheckForRxAbort+0x3c>)
 800f63a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f63e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f642:	2b00      	cmp	r3, #0
 800f644:	d00f      	beq.n	800f666 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800f646:	4b0a      	ldr	r3, [pc, #40]	@ (800f670 <LoRaMacCheckForRxAbort+0x3c>)
 800f648:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f64c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f650:	4a07      	ldr	r2, [pc, #28]	@ (800f670 <LoRaMacCheckForRxAbort+0x3c>)
 800f652:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f656:	4b06      	ldr	r3, [pc, #24]	@ (800f670 <LoRaMacCheckForRxAbort+0x3c>)
 800f658:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f65c:	f023 0302 	bic.w	r3, r3, #2
 800f660:	4a03      	ldr	r2, [pc, #12]	@ (800f670 <LoRaMacCheckForRxAbort+0x3c>)
 800f662:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 800f666:	bf00      	nop
 800f668:	46bd      	mov	sp, r7
 800f66a:	bc80      	pop	{r7}
 800f66c:	4770      	bx	lr
 800f66e:	bf00      	nop
 800f670:	20000a14 	.word	0x20000a14

0800f674 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800f674:	b580      	push	{r7, lr}
 800f676:	b084      	sub	sp, #16
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800f67c:	2300      	movs	r3, #0
 800f67e:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800f680:	2300      	movs	r3, #0
 800f682:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800f684:	4b51      	ldr	r3, [pc, #324]	@ (800f7cc <LoRaMacHandleNvm+0x158>)
 800f686:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	f040 8099 	bne.w	800f7c2 <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	2124      	movs	r1, #36	@ 0x24
 800f694:	4618      	mov	r0, r3
 800f696:	f00a ff23 	bl	801a4e0 <Crc32>
 800f69a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6a0:	68ba      	ldr	r2, [r7, #8]
 800f6a2:	429a      	cmp	r2, r3
 800f6a4:	d006      	beq.n	800f6b4 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	68ba      	ldr	r2, [r7, #8]
 800f6aa:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800f6ac:	89fb      	ldrh	r3, [r7, #14]
 800f6ae:	f043 0301 	orr.w	r3, r3, #1
 800f6b2:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	3328      	adds	r3, #40	@ 0x28
 800f6b8:	211c      	movs	r1, #28
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f00a ff10 	bl	801a4e0 <Crc32>
 800f6c0:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f6c6:	68ba      	ldr	r2, [r7, #8]
 800f6c8:	429a      	cmp	r2, r3
 800f6ca:	d006      	beq.n	800f6da <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	68ba      	ldr	r2, [r7, #8]
 800f6d0:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800f6d2:	89fb      	ldrh	r3, [r7, #14]
 800f6d4:	f043 0302 	orr.w	r3, r3, #2
 800f6d8:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	3348      	adds	r3, #72	@ 0x48
 800f6de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	f00a fefc 	bl	801a4e0 <Crc32>
 800f6e8:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800f6f0:	68ba      	ldr	r2, [r7, #8]
 800f6f2:	429a      	cmp	r2, r3
 800f6f4:	d007      	beq.n	800f706 <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	68ba      	ldr	r2, [r7, #8]
 800f6fa:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800f6fe:	89fb      	ldrh	r3, [r7, #14]
 800f700:	f043 0304 	orr.w	r3, r3, #4
 800f704:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 800f70c:	21d4      	movs	r1, #212	@ 0xd4
 800f70e:	4618      	mov	r0, r3
 800f710:	f00a fee6 	bl	801a4e0 <Crc32>
 800f714:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800f71c:	68ba      	ldr	r2, [r7, #8]
 800f71e:	429a      	cmp	r2, r3
 800f720:	d007      	beq.n	800f732 <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	68ba      	ldr	r2, [r7, #8]
 800f726:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800f72a:	89fb      	ldrh	r3, [r7, #14]
 800f72c:	f043 0308 	orr.w	r3, r3, #8
 800f730:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 800f738:	2110      	movs	r1, #16
 800f73a:	4618      	mov	r0, r3
 800f73c:	f00a fed0 	bl	801a4e0 <Crc32>
 800f740:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 800f748:	68ba      	ldr	r2, [r7, #8]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d007      	beq.n	800f75e <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	68ba      	ldr	r2, [r7, #8]
 800f752:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800f756:	89fb      	ldrh	r3, [r7, #14]
 800f758:	f043 0310 	orr.w	r3, r3, #16
 800f75c:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 800f764:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800f768:	4618      	mov	r0, r3
 800f76a:	f00a feb9 	bl	801a4e0 <Crc32>
 800f76e:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 800f776:	68ba      	ldr	r2, [r7, #8]
 800f778:	429a      	cmp	r2, r3
 800f77a:	d007      	beq.n	800f78c <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	68ba      	ldr	r2, [r7, #8]
 800f780:	f8c3 25b0 	str.w	r2, [r3, #1456]	@ 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800f784:	89fb      	ldrh	r3, [r7, #14]
 800f786:	f043 0320 	orr.w	r3, r3, #32
 800f78a:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 800f792:	2114      	movs	r1, #20
 800f794:	4618      	mov	r0, r3
 800f796:	f00a fea3 	bl	801a4e0 <Crc32>
 800f79a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 800f7a2:	68ba      	ldr	r2, [r7, #8]
 800f7a4:	429a      	cmp	r2, r3
 800f7a6:	d007      	beq.n	800f7b8 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	68ba      	ldr	r2, [r7, #8]
 800f7ac:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800f7b0:	89fb      	ldrh	r3, [r7, #14]
 800f7b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f7b6:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800f7b8:	89fb      	ldrh	r3, [r7, #14]
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	f002 f88e 	bl	80118dc <CallNvmDataChangeCallback>
 800f7c0:	e000      	b.n	800f7c4 <LoRaMacHandleNvm+0x150>
        return;
 800f7c2:	bf00      	nop
}
 800f7c4:	3710      	adds	r7, #16
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	20000a14 	.word	0x20000a14

0800f7d0 <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b084      	sub	sp, #16
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
 800f7d8:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d00d      	beq.n	800f7fc <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800f7e0:	6838      	ldr	r0, [r7, #0]
 800f7e2:	f00f f8a1 	bl	801e928 <UTIL_TIMER_GetElapsedTime>
 800f7e6:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 800f7e8:	68fa      	ldr	r2, [r7, #12]
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	429a      	cmp	r2, r3
 800f7ee:	d905      	bls.n	800f7fc <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 800f7f0:	4b05      	ldr	r3, [pc, #20]	@ (800f808 <LoRaMacHandleResponseTimeout+0x38>)
 800f7f2:	2200      	movs	r2, #0
 800f7f4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 800f7f8:	2301      	movs	r3, #1
 800f7fa:	e000      	b.n	800f7fe <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 800f7fc:	2300      	movs	r3, #0
}
 800f7fe:	4618      	mov	r0, r3
 800f800:	3710      	adds	r7, #16
 800f802:	46bd      	mov	sp, r7
 800f804:	bd80      	pop	{r7, pc}
 800f806:	bf00      	nop
 800f808:	20000f48 	.word	0x20000f48

0800f80c <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 800f80c:	b580      	push	{r7, lr}
 800f80e:	b082      	sub	sp, #8
 800f810:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800f812:	2300      	movs	r3, #0
 800f814:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f816:	f7ff fd0b 	bl	800f230 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f81a:	f003 fefa 	bl	8013612 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f81e:	4b25      	ldr	r3, [pc, #148]	@ (800f8b4 <LoRaMacProcess+0xa8>)
 800f820:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f824:	f003 0310 	and.w	r3, r3, #16
 800f828:	b2db      	uxtb	r3, r3
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d023      	beq.n	800f876 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f82e:	2000      	movs	r0, #0
 800f830:	f7ff fd7e 	bl	800f330 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f834:	f7ff fefe 	bl	800f634 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f838:	f002 f86e 	bl	8011918 <IsRequestPending>
 800f83c:	4603      	mov	r3, r0
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d006      	beq.n	800f850 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f842:	f7ff feb1 	bl	800f5a8 <LoRaMacCheckForBeaconAcquisition>
 800f846:	4603      	mov	r3, r0
 800f848:	461a      	mov	r2, r3
 800f84a:	79fb      	ldrb	r3, [r7, #7]
 800f84c:	4313      	orrs	r3, r2
 800f84e:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f850:	79fb      	ldrb	r3, [r7, #7]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d103      	bne.n	800f85e <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f856:	f7ff fe71 	bl	800f53c <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f85a:	f7ff fe13 	bl	800f484 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f85e:	f7ff fd77 	bl	800f350 <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f862:	2001      	movs	r0, #1
 800f864:	f7ff fd64 	bl	800f330 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800f868:	4a12      	ldr	r2, [pc, #72]	@ (800f8b4 <LoRaMacProcess+0xa8>)
 800f86a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f86e:	f043 0320 	orr.w	r3, r3, #32
 800f872:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 800f876:	f7ff fdcd 	bl	800f414 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f87a:	4b0e      	ldr	r3, [pc, #56]	@ (800f8b4 <LoRaMacProcess+0xa8>)
 800f87c:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800f880:	2b02      	cmp	r3, #2
 800f882:	d101      	bne.n	800f888 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 800f884:	f001 fc32 	bl	80110ec <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800f888:	4b0a      	ldr	r3, [pc, #40]	@ (800f8b4 <LoRaMacProcess+0xa8>)
 800f88a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f88e:	f003 0320 	and.w	r3, r3, #32
 800f892:	b2db      	uxtb	r3, r3
 800f894:	2b00      	cmp	r3, #0
 800f896:	d009      	beq.n	800f8ac <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800f898:	4a06      	ldr	r2, [pc, #24]	@ (800f8b4 <LoRaMacProcess+0xa8>)
 800f89a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f89e:	f36f 1345 	bfc	r3, #5, #1
 800f8a2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 800f8a6:	4804      	ldr	r0, [pc, #16]	@ (800f8b8 <LoRaMacProcess+0xac>)
 800f8a8:	f7ff fee4 	bl	800f674 <LoRaMacHandleNvm>
    }
}
 800f8ac:	bf00      	nop
 800f8ae:	3708      	adds	r7, #8
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	bd80      	pop	{r7, pc}
 800f8b4:	20000a14 	.word	0x20000a14
 800f8b8:	20000f48 	.word	0x20000f48

0800f8bc <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b082      	sub	sp, #8
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800f8c4:	481e      	ldr	r0, [pc, #120]	@ (800f940 <OnTxDelayedTimerEvent+0x84>)
 800f8c6:	f00e ff03 	bl	801e6d0 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f8ca:	4b1e      	ldr	r3, [pc, #120]	@ (800f944 <OnTxDelayedTimerEvent+0x88>)
 800f8cc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f8d0:	f023 0320 	bic.w	r3, r3, #32
 800f8d4:	4a1b      	ldr	r2, [pc, #108]	@ (800f944 <OnTxDelayedTimerEvent+0x88>)
 800f8d6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800f8da:	4b1b      	ldr	r3, [pc, #108]	@ (800f948 <OnTxDelayedTimerEvent+0x8c>)
 800f8dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8e0:	4a18      	ldr	r2, [pc, #96]	@ (800f944 <OnTxDelayedTimerEvent+0x88>)
 800f8e2:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 800f8e6:	4611      	mov	r1, r2
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f7ff ff71 	bl	800f7d0 <LoRaMacHandleResponseTimeout>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d11e      	bne.n	800f932 <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800f8f4:	2001      	movs	r0, #1
 800f8f6:	f001 f943 	bl	8010b80 <ScheduleTx>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d01a      	beq.n	800f936 <OnTxDelayedTimerEvent+0x7a>
 800f900:	2b0b      	cmp	r3, #11
 800f902:	d018      	beq.n	800f936 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800f904:	4b10      	ldr	r3, [pc, #64]	@ (800f948 <OnTxDelayedTimerEvent+0x8c>)
 800f906:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800f90a:	b2da      	uxtb	r2, r3
 800f90c:	4b0d      	ldr	r3, [pc, #52]	@ (800f944 <OnTxDelayedTimerEvent+0x88>)
 800f90e:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800f912:	4b0c      	ldr	r3, [pc, #48]	@ (800f944 <OnTxDelayedTimerEvent+0x88>)
 800f914:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 800f918:	4b0a      	ldr	r3, [pc, #40]	@ (800f944 <OnTxDelayedTimerEvent+0x88>)
 800f91a:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800f91e:	4b09      	ldr	r3, [pc, #36]	@ (800f944 <OnTxDelayedTimerEvent+0x88>)
 800f920:	2209      	movs	r2, #9
 800f922:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800f926:	2009      	movs	r0, #9
 800f928:	f004 faae 	bl	8013e88 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800f92c:	f001 ff84 	bl	8011838 <StopRetransmission>
            break;
 800f930:	e002      	b.n	800f938 <OnTxDelayedTimerEvent+0x7c>
        return;
 800f932:	bf00      	nop
 800f934:	e000      	b.n	800f938 <OnTxDelayedTimerEvent+0x7c>
            break;
 800f936:	bf00      	nop
        }
    }
}
 800f938:	3708      	adds	r7, #8
 800f93a:	46bd      	mov	sp, r7
 800f93c:	bd80      	pop	{r7, pc}
 800f93e:	bf00      	nop
 800f940:	20000d7c 	.word	0x20000d7c
 800f944:	20000a14 	.word	0x20000a14
 800f948:	20000f48 	.word	0x20000f48

0800f94c <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800f94c:	b580      	push	{r7, lr}
 800f94e:	b082      	sub	sp, #8
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800f954:	4b17      	ldr	r3, [pc, #92]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f956:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800f95a:	4b16      	ldr	r3, [pc, #88]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f95c:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800f960:	4b15      	ldr	r3, [pc, #84]	@ (800f9b8 <OnRxWindow1TimerEvent+0x6c>)
 800f962:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 800f966:	b25a      	sxtb	r2, r3
 800f968:	4b12      	ldr	r3, [pc, #72]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f96a:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f96e:	4b12      	ldr	r3, [pc, #72]	@ (800f9b8 <OnRxWindow1TimerEvent+0x6c>)
 800f970:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800f974:	4b0f      	ldr	r3, [pc, #60]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f976:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800f97a:	4b0f      	ldr	r3, [pc, #60]	@ (800f9b8 <OnRxWindow1TimerEvent+0x6c>)
 800f97c:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800f980:	4b0c      	ldr	r3, [pc, #48]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f982:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800f986:	4b0b      	ldr	r3, [pc, #44]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f988:	2200      	movs	r2, #0
 800f98a:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800f98e:	4b09      	ldr	r3, [pc, #36]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f990:	2200      	movs	r2, #0
 800f992:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f996:	4b08      	ldr	r3, [pc, #32]	@ (800f9b8 <OnRxWindow1TimerEvent+0x6c>)
 800f998:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 800f99c:	4b05      	ldr	r3, [pc, #20]	@ (800f9b4 <OnRxWindow1TimerEvent+0x68>)
 800f99e:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800f9a2:	4906      	ldr	r1, [pc, #24]	@ (800f9bc <OnRxWindow1TimerEvent+0x70>)
 800f9a4:	4806      	ldr	r0, [pc, #24]	@ (800f9c0 <OnRxWindow1TimerEvent+0x74>)
 800f9a6:	f001 fb6d 	bl	8011084 <RxWindowSetup>
}
 800f9aa:	bf00      	nop
 800f9ac:	3708      	adds	r7, #8
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}
 800f9b2:	bf00      	nop
 800f9b4:	20000a14 	.word	0x20000a14
 800f9b8:	20000f48 	.word	0x20000f48
 800f9bc:	20000dcc 	.word	0x20000dcc
 800f9c0:	20000d94 	.word	0x20000d94

0800f9c4 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b082      	sub	sp, #8
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f9cc:	4b19      	ldr	r3, [pc, #100]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800f9ce:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d029      	beq.n	800fa2a <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800f9d6:	4b17      	ldr	r3, [pc, #92]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800f9d8:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800f9dc:	4b15      	ldr	r3, [pc, #84]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800f9de:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800f9e2:	4b15      	ldr	r3, [pc, #84]	@ (800fa38 <OnRxWindow2TimerEvent+0x74>)
 800f9e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f9e6:	4a13      	ldr	r2, [pc, #76]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800f9e8:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f9ec:	4b12      	ldr	r3, [pc, #72]	@ (800fa38 <OnRxWindow2TimerEvent+0x74>)
 800f9ee:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800f9f2:	4b10      	ldr	r3, [pc, #64]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800f9f4:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800f9f8:	4b0f      	ldr	r3, [pc, #60]	@ (800fa38 <OnRxWindow2TimerEvent+0x74>)
 800f9fa:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800f9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800fa00:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800fa04:	4b0b      	ldr	r3, [pc, #44]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800fa06:	2200      	movs	r2, #0
 800fa08:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800fa0c:	4b09      	ldr	r3, [pc, #36]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800fa0e:	2201      	movs	r2, #1
 800fa10:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800fa14:	4b08      	ldr	r3, [pc, #32]	@ (800fa38 <OnRxWindow2TimerEvent+0x74>)
 800fa16:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 800fa1a:	4b06      	ldr	r3, [pc, #24]	@ (800fa34 <OnRxWindow2TimerEvent+0x70>)
 800fa1c:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800fa20:	4906      	ldr	r1, [pc, #24]	@ (800fa3c <OnRxWindow2TimerEvent+0x78>)
 800fa22:	4807      	ldr	r0, [pc, #28]	@ (800fa40 <OnRxWindow2TimerEvent+0x7c>)
 800fa24:	f001 fb2e 	bl	8011084 <RxWindowSetup>
 800fa28:	e000      	b.n	800fa2c <OnRxWindow2TimerEvent+0x68>
        return;
 800fa2a:	bf00      	nop
}
 800fa2c:	3708      	adds	r7, #8
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd80      	pop	{r7, pc}
 800fa32:	bf00      	nop
 800fa34:	20000a14 	.word	0x20000a14
 800fa38:	20000f48 	.word	0x20000f48
 800fa3c:	20000de4 	.word	0x20000de4
 800fa40:	20000dac 	.word	0x20000dac

0800fa44 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b082      	sub	sp, #8
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800fa4c:	4808      	ldr	r0, [pc, #32]	@ (800fa70 <OnRetransmitTimeoutTimerEvent+0x2c>)
 800fa4e:	f00e fe3f 	bl	801e6d0 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800fa52:	4b08      	ldr	r3, [pc, #32]	@ (800fa74 <OnRetransmitTimeoutTimerEvent+0x30>)
 800fa54:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d003      	beq.n	800fa64 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 800fa5c:	4b05      	ldr	r3, [pc, #20]	@ (800fa74 <OnRetransmitTimeoutTimerEvent+0x30>)
 800fa5e:	2201      	movs	r2, #1
 800fa60:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 800fa64:	f001 ff24 	bl	80118b0 <OnMacProcessNotify>
}
 800fa68:	bf00      	nop
 800fa6a:	3708      	adds	r7, #8
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	bd80      	pop	{r7, pc}
 800fa70:	20000e14 	.word	0x20000e14
 800fa74:	20000a14 	.word	0x20000a14

0800fa78 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b084      	sub	sp, #16
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	60ba      	str	r2, [r7, #8]
 800fa80:	607b      	str	r3, [r7, #4]
 800fa82:	4603      	mov	r3, r0
 800fa84:	73fb      	strb	r3, [r7, #15]
 800fa86:	460b      	mov	r3, r1
 800fa88:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d005      	beq.n	800fa9c <GetFCntDown+0x24>
 800fa90:	69bb      	ldr	r3, [r7, #24]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d002      	beq.n	800fa9c <GetFCntDown+0x24>
 800fa96:	69fb      	ldr	r3, [r7, #28]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d101      	bne.n	800faa0 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fa9c:	2309      	movs	r3, #9
 800fa9e:	e028      	b.n	800faf2 <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800faa0:	7bfb      	ldrb	r3, [r7, #15]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d016      	beq.n	800fad4 <GetFCntDown+0x5c>
 800faa6:	2b01      	cmp	r3, #1
 800faa8:	d118      	bne.n	800fadc <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800faaa:	79bb      	ldrb	r3, [r7, #6]
 800faac:	2b01      	cmp	r3, #1
 800faae:	d10d      	bne.n	800facc <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800fab0:	7bbb      	ldrb	r3, [r7, #14]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d002      	beq.n	800fabc <GetFCntDown+0x44>
 800fab6:	7bbb      	ldrb	r3, [r7, #14]
 800fab8:	2b03      	cmp	r3, #3
 800faba:	d103      	bne.n	800fac4 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800fabc:	69bb      	ldr	r3, [r7, #24]
 800fabe:	2202      	movs	r2, #2
 800fac0:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800fac2:	e00d      	b.n	800fae0 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800fac4:	69bb      	ldr	r3, [r7, #24]
 800fac6:	2201      	movs	r2, #1
 800fac8:	701a      	strb	r2, [r3, #0]
            break;
 800faca:	e009      	b.n	800fae0 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800facc:	69bb      	ldr	r3, [r7, #24]
 800face:	2203      	movs	r2, #3
 800fad0:	701a      	strb	r2, [r3, #0]
            break;
 800fad2:	e005      	b.n	800fae0 <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800fad4:	69bb      	ldr	r3, [r7, #24]
 800fad6:	2204      	movs	r2, #4
 800fad8:	701a      	strb	r2, [r3, #0]
            break;
 800fada:	e001      	b.n	800fae0 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800fadc:	2305      	movs	r3, #5
 800fade:	e008      	b.n	800faf2 <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 800fae0:	69bb      	ldr	r3, [r7, #24]
 800fae2:	7818      	ldrb	r0, [r3, #0]
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	89db      	ldrh	r3, [r3, #14]
 800fae8:	69fa      	ldr	r2, [r7, #28]
 800faea:	4619      	mov	r1, r3
 800faec:	f004 fe0a 	bl	8014704 <LoRaMacCryptoGetFCntDown>
 800faf0:	4603      	mov	r3, r0
}
 800faf2:	4618      	mov	r0, r3
 800faf4:	3710      	adds	r7, #16
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}
	...

0800fafc <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800fafc:	b5b0      	push	{r4, r5, r7, lr}
 800fafe:	b084      	sub	sp, #16
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	4603      	mov	r3, r0
 800fb04:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb06:	2303      	movs	r3, #3
 800fb08:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800fb0a:	4b6e      	ldr	r3, [pc, #440]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fb0c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fb10:	2b02      	cmp	r3, #2
 800fb12:	f000 80bb 	beq.w	800fc8c <SwitchClass+0x190>
 800fb16:	2b02      	cmp	r3, #2
 800fb18:	f300 80ce 	bgt.w	800fcb8 <SwitchClass+0x1bc>
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d003      	beq.n	800fb28 <SwitchClass+0x2c>
 800fb20:	2b01      	cmp	r3, #1
 800fb22:	f000 80a5 	beq.w	800fc70 <SwitchClass+0x174>
 800fb26:	e0c7      	b.n	800fcb8 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800fb28:	79fb      	ldrb	r3, [r7, #7]
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d109      	bne.n	800fb42 <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800fb2e:	4b65      	ldr	r3, [pc, #404]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fb30:	4a64      	ldr	r2, [pc, #400]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fb32:	3374      	adds	r3, #116	@ 0x74
 800fb34:	326c      	adds	r2, #108	@ 0x6c
 800fb36:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fb3a:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 800fb3e:	2300      	movs	r3, #0
 800fb40:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 800fb42:	79fb      	ldrb	r3, [r7, #7]
 800fb44:	2b01      	cmp	r3, #1
 800fb46:	d10c      	bne.n	800fb62 <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800fb48:	79fb      	ldrb	r3, [r7, #7]
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	f003 fcf8 	bl	8013540 <LoRaMacClassBSwitchClass>
 800fb50:	4603      	mov	r3, r0
 800fb52:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800fb54:	7bfb      	ldrb	r3, [r7, #15]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d103      	bne.n	800fb62 <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800fb5a:	4a5a      	ldr	r2, [pc, #360]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fb5c:	79fb      	ldrb	r3, [r7, #7]
 800fb5e:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 800fb62:	79fb      	ldrb	r3, [r7, #7]
 800fb64:	2b02      	cmp	r3, #2
 800fb66:	f040 80a2 	bne.w	800fcae <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fb6a:	4a56      	ldr	r2, [pc, #344]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fb6c:	79fb      	ldrb	r3, [r7, #7]
 800fb6e:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800fb72:	4a55      	ldr	r2, [pc, #340]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fb74:	4b54      	ldr	r3, [pc, #336]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fb76:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 800fb7a:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 800fb7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fb80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fb82:	e895 0003 	ldmia.w	r5, {r0, r1}
 800fb86:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800fb8a:	4b4f      	ldr	r3, [pc, #316]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fb8c:	2202      	movs	r2, #2
 800fb8e:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fb92:	2300      	movs	r3, #0
 800fb94:	73bb      	strb	r3, [r7, #14]
 800fb96:	e05b      	b.n	800fc50 <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 800fb98:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fb9c:	4949      	ldr	r1, [pc, #292]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fb9e:	4613      	mov	r3, r2
 800fba0:	005b      	lsls	r3, r3, #1
 800fba2:	4413      	add	r3, r2
 800fba4:	011b      	lsls	r3, r3, #4
 800fba6:	440b      	add	r3, r1
 800fba8:	33e9      	adds	r3, #233	@ 0xe9
 800fbaa:	781b      	ldrb	r3, [r3, #0]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d049      	beq.n	800fc44 <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 800fbb0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fbb4:	4943      	ldr	r1, [pc, #268]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fbb6:	4613      	mov	r3, r2
 800fbb8:	005b      	lsls	r3, r3, #1
 800fbba:	4413      	add	r3, r2
 800fbbc:	011b      	lsls	r3, r3, #4
 800fbbe:	440b      	add	r3, r1
 800fbc0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800fbc4:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 800fbc6:	2b02      	cmp	r3, #2
 800fbc8:	d13c      	bne.n	800fc44 <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 800fbca:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fbce:	493d      	ldr	r1, [pc, #244]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fbd0:	4613      	mov	r3, r2
 800fbd2:	005b      	lsls	r3, r3, #1
 800fbd4:	4413      	add	r3, r2
 800fbd6:	011b      	lsls	r3, r3, #4
 800fbd8:	440b      	add	r3, r1
 800fbda:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	4a38      	ldr	r2, [pc, #224]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fbe2:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 800fbe4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fbe8:	4936      	ldr	r1, [pc, #216]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fbea:	4613      	mov	r3, r2
 800fbec:	005b      	lsls	r3, r3, #1
 800fbee:	4413      	add	r3, r2
 800fbf0:	011b      	lsls	r3, r3, #4
 800fbf2:	440b      	add	r3, r1
 800fbf4:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800fbf8:	f993 3000 	ldrsb.w	r3, [r3]
 800fbfc:	b2da      	uxtb	r2, r3
 800fbfe:	4b31      	ldr	r3, [pc, #196]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fc00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800fc04:	4b30      	ldr	r3, [pc, #192]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc06:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800fc0a:	4b2f      	ldr	r3, [pc, #188]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc0c:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800fc10:	4b2c      	ldr	r3, [pc, #176]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fc12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc14:	4a2c      	ldr	r2, [pc, #176]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc16:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fc1a:	4b2a      	ldr	r3, [pc, #168]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fc1c:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800fc20:	4b29      	ldr	r3, [pc, #164]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc22:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800fc26:	4b27      	ldr	r3, [pc, #156]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fc28:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800fc2c:	4b26      	ldr	r3, [pc, #152]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc2e:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fc32:	4b25      	ldr	r3, [pc, #148]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc34:	2203      	movs	r2, #3
 800fc36:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800fc3a:	4b23      	ldr	r3, [pc, #140]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc3c:	2201      	movs	r2, #1
 800fc3e:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 800fc42:	e009      	b.n	800fc58 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fc44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fc48:	b2db      	uxtb	r3, r3
 800fc4a:	3301      	adds	r3, #1
 800fc4c:	b2db      	uxtb	r3, r3
 800fc4e:	73bb      	strb	r3, [r7, #14]
 800fc50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	dd9f      	ble.n	800fb98 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800fc58:	4b1b      	ldr	r3, [pc, #108]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800fc60:	4b1a      	ldr	r3, [pc, #104]	@ (800fccc <SwitchClass+0x1d0>)
 800fc62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc64:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800fc66:	f001 fa41 	bl	80110ec <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800fc6e:	e01e      	b.n	800fcae <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800fc70:	79fb      	ldrb	r3, [r7, #7]
 800fc72:	4618      	mov	r0, r3
 800fc74:	f003 fc64 	bl	8013540 <LoRaMacClassBSwitchClass>
 800fc78:	4603      	mov	r3, r0
 800fc7a:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800fc7c:	7bfb      	ldrb	r3, [r7, #15]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d117      	bne.n	800fcb2 <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fc82:	4a10      	ldr	r2, [pc, #64]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fc84:	79fb      	ldrb	r3, [r7, #7]
 800fc86:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 800fc8a:	e012      	b.n	800fcb2 <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800fc8c:	79fb      	ldrb	r3, [r7, #7]
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d111      	bne.n	800fcb6 <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 800fc92:	4b0d      	ldr	r3, [pc, #52]	@ (800fcc8 <SwitchClass+0x1cc>)
 800fc94:	2206      	movs	r2, #6
 800fc96:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fc9a:	4a0a      	ldr	r2, [pc, #40]	@ (800fcc4 <SwitchClass+0x1c8>)
 800fc9c:	79fb      	ldrb	r3, [r7, #7]
 800fc9e:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800fca2:	4b0a      	ldr	r3, [pc, #40]	@ (800fccc <SwitchClass+0x1d0>)
 800fca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fca6:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800fca8:	2300      	movs	r3, #0
 800fcaa:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 800fcac:	e003      	b.n	800fcb6 <SwitchClass+0x1ba>
            break;
 800fcae:	bf00      	nop
 800fcb0:	e002      	b.n	800fcb8 <SwitchClass+0x1bc>
            break;
 800fcb2:	bf00      	nop
 800fcb4:	e000      	b.n	800fcb8 <SwitchClass+0x1bc>
            break;
 800fcb6:	bf00      	nop
        }
    }

    return status;
 800fcb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3710      	adds	r7, #16
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bdb0      	pop	{r4, r5, r7, pc}
 800fcc2:	bf00      	nop
 800fcc4:	20000f48 	.word	0x20000f48
 800fcc8:	20000a14 	.word	0x20000a14
 800fccc:	080200bc 	.word	0x080200bc

0800fcd0 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b086      	sub	sp, #24
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fcda:	4b10      	ldr	r3, [pc, #64]	@ (800fd1c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fcdc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800fce0:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800fce2:	79fb      	ldrb	r3, [r7, #7]
 800fce4:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800fce6:	230d      	movs	r3, #13
 800fce8:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800fcea:	4b0c      	ldr	r3, [pc, #48]	@ (800fd1c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fcec:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d001      	beq.n	800fcf8 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800fcf4:	230e      	movs	r3, #14
 800fcf6:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fcf8:	4b08      	ldr	r3, [pc, #32]	@ (800fd1c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fcfa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800fcfe:	f107 0210 	add.w	r2, r7, #16
 800fd02:	4611      	mov	r1, r2
 800fd04:	4618      	mov	r0, r3
 800fd06:	f005 fb6d 	bl	80153e4 <RegionGetPhyParam>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	b2db      	uxtb	r3, r3
}
 800fd12:	4618      	mov	r0, r3
 800fd14:	3718      	adds	r7, #24
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
 800fd1a:	bf00      	nop
 800fd1c:	20000f48 	.word	0x20000f48

0800fd20 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800fd20:	b580      	push	{r7, lr}
 800fd22:	b084      	sub	sp, #16
 800fd24:	af00      	add	r7, sp, #0
 800fd26:	4603      	mov	r3, r0
 800fd28:	71fb      	strb	r3, [r7, #7]
 800fd2a:	460b      	mov	r3, r1
 800fd2c:	71bb      	strb	r3, [r7, #6]
 800fd2e:	4613      	mov	r3, r2
 800fd30:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800fd32:	2300      	movs	r3, #0
 800fd34:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800fd36:	2300      	movs	r3, #0
 800fd38:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800fd3a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f7ff ffc6 	bl	800fcd0 <GetMaxAppPayloadWithoutFOptsLength>
 800fd44:	4603      	mov	r3, r0
 800fd46:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800fd48:	79fb      	ldrb	r3, [r7, #7]
 800fd4a:	b29a      	uxth	r2, r3
 800fd4c:	797b      	ldrb	r3, [r7, #5]
 800fd4e:	b29b      	uxth	r3, r3
 800fd50:	4413      	add	r3, r2
 800fd52:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800fd54:	89ba      	ldrh	r2, [r7, #12]
 800fd56:	89fb      	ldrh	r3, [r7, #14]
 800fd58:	429a      	cmp	r2, r3
 800fd5a:	d804      	bhi.n	800fd66 <ValidatePayloadLength+0x46>
 800fd5c:	89bb      	ldrh	r3, [r7, #12]
 800fd5e:	2bff      	cmp	r3, #255	@ 0xff
 800fd60:	d801      	bhi.n	800fd66 <ValidatePayloadLength+0x46>
    {
        return true;
 800fd62:	2301      	movs	r3, #1
 800fd64:	e000      	b.n	800fd68 <ValidatePayloadLength+0x48>
    }
    return false;
 800fd66:	2300      	movs	r3, #0
}
 800fd68:	4618      	mov	r0, r3
 800fd6a:	3710      	adds	r7, #16
 800fd6c:	46bd      	mov	sp, r7
 800fd6e:	bd80      	pop	{r7, pc}

0800fd70 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800fd70:	b590      	push	{r4, r7, lr}
 800fd72:	b0a5      	sub	sp, #148	@ 0x94
 800fd74:	af02      	add	r7, sp, #8
 800fd76:	6078      	str	r0, [r7, #4]
 800fd78:	4608      	mov	r0, r1
 800fd7a:	4611      	mov	r1, r2
 800fd7c:	461a      	mov	r2, r3
 800fd7e:	4603      	mov	r3, r0
 800fd80:	70fb      	strb	r3, [r7, #3]
 800fd82:	460b      	mov	r3, r1
 800fd84:	70bb      	strb	r3, [r7, #2]
 800fd86:	4613      	mov	r3, r2
 800fd88:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 800fd90:	2300      	movs	r3, #0
 800fd92:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800fd96:	2300      	movs	r3, #0
 800fd98:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 800fd9c:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	f000 84c3 	beq.w	801072c <ProcessMacCommands+0x9bc>
 800fda6:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800fdaa:	2b01      	cmp	r3, #1
 800fdac:	f040 84c4 	bne.w	8010738 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 800fdb0:	f000 bcbc 	b.w	801072c <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800fdb4:	78fb      	ldrb	r3, [r7, #3]
 800fdb6:	687a      	ldr	r2, [r7, #4]
 800fdb8:	4413      	add	r3, r2
 800fdba:	781b      	ldrb	r3, [r3, #0]
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f003 febf 	bl	8013b40 <LoRaMacCommandsGetCmdSize>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	461a      	mov	r2, r3
 800fdc6:	78fb      	ldrb	r3, [r7, #3]
 800fdc8:	441a      	add	r2, r3
 800fdca:	78bb      	ldrb	r3, [r7, #2]
 800fdcc:	429a      	cmp	r2, r3
 800fdce:	f300 84b5 	bgt.w	801073c <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800fdd2:	78fb      	ldrb	r3, [r7, #3]
 800fdd4:	1c5a      	adds	r2, r3, #1
 800fdd6:	70fa      	strb	r2, [r7, #3]
 800fdd8:	461a      	mov	r2, r3
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	4413      	add	r3, r2
 800fdde:	781b      	ldrb	r3, [r3, #0]
 800fde0:	3b02      	subs	r3, #2
 800fde2:	2b11      	cmp	r3, #17
 800fde4:	f200 84ac 	bhi.w	8010740 <ProcessMacCommands+0x9d0>
 800fde8:	a201      	add	r2, pc, #4	@ (adr r2, 800fdf0 <ProcessMacCommands+0x80>)
 800fdea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdee:	bf00      	nop
 800fdf0:	0800fe39 	.word	0x0800fe39
 800fdf4:	0800fe7b 	.word	0x0800fe7b
 800fdf8:	0800fff7 	.word	0x0800fff7
 800fdfc:	08010035 	.word	0x08010035
 800fe00:	08010141 	.word	0x08010141
 800fe04:	08010191 	.word	0x08010191
 800fe08:	0801024d 	.word	0x0801024d
 800fe0c:	080102a3 	.word	0x080102a3
 800fe10:	08010389 	.word	0x08010389
 800fe14:	08010741 	.word	0x08010741
 800fe18:	08010741 	.word	0x08010741
 800fe1c:	08010431 	.word	0x08010431
 800fe20:	08010741 	.word	0x08010741
 800fe24:	08010741 	.word	0x08010741
 800fe28:	08010551 	.word	0x08010551
 800fe2c:	08010585 	.word	0x08010585
 800fe30:	08010615 	.word	0x08010615
 800fe34:	0801068d 	.word	0x0801068d
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800fe38:	2005      	movs	r0, #5
 800fe3a:	f004 f859 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 800fe3e:	4603      	mov	r3, r0
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	f000 8466 	beq.w	8010712 <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800fe46:	2105      	movs	r1, #5
 800fe48:	2000      	movs	r0, #0
 800fe4a:	f003 ffc5 	bl	8013dd8 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800fe4e:	78fb      	ldrb	r3, [r7, #3]
 800fe50:	1c5a      	adds	r2, r3, #1
 800fe52:	70fa      	strb	r2, [r7, #3]
 800fe54:	461a      	mov	r2, r3
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	4413      	add	r3, r2
 800fe5a:	781a      	ldrb	r2, [r3, #0]
 800fe5c:	4bb5      	ldr	r3, [pc, #724]	@ (8010134 <ProcessMacCommands+0x3c4>)
 800fe5e:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800fe62:	78fb      	ldrb	r3, [r7, #3]
 800fe64:	1c5a      	adds	r2, r3, #1
 800fe66:	70fa      	strb	r2, [r7, #3]
 800fe68:	461a      	mov	r2, r3
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	4413      	add	r3, r2
 800fe6e:	781a      	ldrb	r2, [r3, #0]
 800fe70:	4bb0      	ldr	r3, [pc, #704]	@ (8010134 <ProcessMacCommands+0x3c4>)
 800fe72:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 800fe76:	f000 bc4c 	b.w	8010712 <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800fe80:	2300      	movs	r3, #0
 800fe82:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 800fe86:	2300      	movs	r3, #0
 800fe88:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 800fe92:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800fe96:	f083 0301 	eor.w	r3, r3, #1
 800fe9a:	b2db      	uxtb	r3, r3
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	f000 80a6 	beq.w	800ffee <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 800fea2:	2301      	movs	r3, #1
 800fea4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 800fea8:	78fb      	ldrb	r3, [r7, #3]
 800feaa:	3b01      	subs	r3, #1
 800feac:	687a      	ldr	r2, [r7, #4]
 800feae:	4413      	add	r3, r2
 800feb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800feb2:	4ba1      	ldr	r3, [pc, #644]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800feb4:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800feb8:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800febc:	4b9e      	ldr	r3, [pc, #632]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800febe:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800fec2:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800fec6:	4b9c      	ldr	r3, [pc, #624]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800fec8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800fecc:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800fed0:	4b99      	ldr	r3, [pc, #612]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800fed2:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 800fed6:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800feda:	4b97      	ldr	r3, [pc, #604]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800fedc:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800fee0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 800fee4:	4b94      	ldr	r3, [pc, #592]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800fee6:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 800feea:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800feec:	4b92      	ldr	r3, [pc, #584]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800feee:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d008      	beq.n	800ff08 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800fef6:	78ba      	ldrb	r2, [r7, #2]
 800fef8:	78fb      	ldrb	r3, [r7, #3]
 800fefa:	1ad3      	subs	r3, r2, r3
 800fefc:	b2db      	uxtb	r3, r3
 800fefe:	3301      	adds	r3, #1
 800ff00:	b2db      	uxtb	r3, r3
 800ff02:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 800ff06:	e002      	b.n	800ff0e <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 800ff08:	2305      	movs	r3, #5
 800ff0a:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800ff0e:	4b8a      	ldr	r3, [pc, #552]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800ff10:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 800ff14:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 800ff18:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 800ff1c:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 800ff20:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800ff24:	9301      	str	r3, [sp, #4]
 800ff26:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 800ff2a:	9300      	str	r3, [sp, #0]
 800ff2c:	4623      	mov	r3, r4
 800ff2e:	f005 fbbb 	bl	80156a8 <RegionLinkAdrReq>
 800ff32:	4603      	mov	r3, r0
 800ff34:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 800ff38:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800ff3c:	f003 0307 	and.w	r3, r3, #7
 800ff40:	2b07      	cmp	r3, #7
 800ff42:	d119      	bne.n	800ff78 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 800ff44:	4b7c      	ldr	r3, [pc, #496]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800ff46:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 800ff4a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	da03      	bge.n	800ff5a <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 800ff52:	4b79      	ldr	r3, [pc, #484]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800ff54:	2201      	movs	r2, #1
 800ff56:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800ff5a:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 800ff5e:	4b76      	ldr	r3, [pc, #472]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800ff60:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800ff64:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 800ff68:	4b73      	ldr	r3, [pc, #460]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800ff6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800ff6e:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 800ff72:	4b71      	ldr	r3, [pc, #452]	@ (8010138 <ProcessMacCommands+0x3c8>)
 800ff74:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800ff78:	2300      	movs	r3, #0
 800ff7a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800ff7e:	e00b      	b.n	800ff98 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800ff80:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 800ff84:	2201      	movs	r2, #1
 800ff86:	4619      	mov	r1, r3
 800ff88:	2003      	movs	r0, #3
 800ff8a:	f003 fc79 	bl	8013880 <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800ff8e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800ff92:	3301      	adds	r3, #1
 800ff94:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800ff98:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800ff9c:	4a67      	ldr	r2, [pc, #412]	@ (801013c <ProcessMacCommands+0x3cc>)
 800ff9e:	fba2 2303 	umull	r2, r3, r2, r3
 800ffa2:	089b      	lsrs	r3, r3, #2
 800ffa4:	b2db      	uxtb	r3, r3
 800ffa6:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 800ffaa:	429a      	cmp	r2, r3
 800ffac:	d3e8      	bcc.n	800ff80 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 800ffae:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800ffb2:	78fb      	ldrb	r3, [r7, #3]
 800ffb4:	4413      	add	r3, r2
 800ffb6:	b2db      	uxtb	r3, r3
 800ffb8:	3b01      	subs	r3, #1
 800ffba:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 800ffbc:	78fa      	ldrb	r2, [r7, #3]
 800ffbe:	78bb      	ldrb	r3, [r7, #2]
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d20a      	bcs.n	800ffda <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 800ffc4:	78fb      	ldrb	r3, [r7, #3]
 800ffc6:	1c5a      	adds	r2, r3, #1
 800ffc8:	70fa      	strb	r2, [r7, #3]
 800ffca:	461a      	mov	r2, r3
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	4413      	add	r3, r2
 800ffd0:	781b      	ldrb	r3, [r3, #0]
 800ffd2:	2b03      	cmp	r3, #3
 800ffd4:	f43f af68 	beq.w	800fea8 <ProcessMacCommands+0x138>
 800ffd8:	e000      	b.n	800ffdc <ProcessMacCommands+0x26c>
                            break;
 800ffda:	bf00      	nop

                    if( macIndex < commandsSize )
 800ffdc:	78fa      	ldrb	r2, [r7, #3]
 800ffde:	78bb      	ldrb	r3, [r7, #2]
 800ffe0:	429a      	cmp	r2, r3
 800ffe2:	f080 8398 	bcs.w	8010716 <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 800ffe6:	78fb      	ldrb	r3, [r7, #3]
 800ffe8:	3b01      	subs	r3, #1
 800ffea:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 800ffec:	e393      	b.n	8010716 <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 800ffee:	78fb      	ldrb	r3, [r7, #3]
 800fff0:	3304      	adds	r3, #4
 800fff2:	70fb      	strb	r3, [r7, #3]
                break;
 800fff4:	e38f      	b.n	8010716 <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800fff6:	78fb      	ldrb	r3, [r7, #3]
 800fff8:	1c5a      	adds	r2, r3, #1
 800fffa:	70fa      	strb	r2, [r7, #3]
 800fffc:	461a      	mov	r2, r3
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	4413      	add	r3, r2
 8010002:	781b      	ldrb	r3, [r3, #0]
 8010004:	f003 030f 	and.w	r3, r3, #15
 8010008:	b2da      	uxtb	r2, r3
 801000a:	4b4b      	ldr	r3, [pc, #300]	@ (8010138 <ProcessMacCommands+0x3c8>)
 801000c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8010010:	4b49      	ldr	r3, [pc, #292]	@ (8010138 <ProcessMacCommands+0x3c8>)
 8010012:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8010016:	461a      	mov	r2, r3
 8010018:	2301      	movs	r3, #1
 801001a:	4093      	lsls	r3, r2
 801001c:	b29a      	uxth	r2, r3
 801001e:	4b46      	ldr	r3, [pc, #280]	@ (8010138 <ProcessMacCommands+0x3c8>)
 8010020:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8010024:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010028:	2200      	movs	r2, #0
 801002a:	4619      	mov	r1, r3
 801002c:	2004      	movs	r0, #4
 801002e:	f003 fc27 	bl	8013880 <LoRaMacCommandsAddCmd>
                break;
 8010032:	e37b      	b.n	801072c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8010034:	2307      	movs	r3, #7
 8010036:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 801003a:	78fb      	ldrb	r3, [r7, #3]
 801003c:	687a      	ldr	r2, [r7, #4]
 801003e:	4413      	add	r3, r2
 8010040:	781b      	ldrb	r3, [r3, #0]
 8010042:	091b      	lsrs	r3, r3, #4
 8010044:	b2db      	uxtb	r3, r3
 8010046:	b25b      	sxtb	r3, r3
 8010048:	f003 0307 	and.w	r3, r3, #7
 801004c:	b25b      	sxtb	r3, r3
 801004e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8010052:	78fb      	ldrb	r3, [r7, #3]
 8010054:	687a      	ldr	r2, [r7, #4]
 8010056:	4413      	add	r3, r2
 8010058:	781b      	ldrb	r3, [r3, #0]
 801005a:	b25b      	sxtb	r3, r3
 801005c:	f003 030f 	and.w	r3, r3, #15
 8010060:	b25b      	sxtb	r3, r3
 8010062:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 8010066:	78fb      	ldrb	r3, [r7, #3]
 8010068:	3301      	adds	r3, #1
 801006a:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 801006c:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010070:	2b0f      	cmp	r3, #15
 8010072:	d105      	bne.n	8010080 <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 8010074:	4b30      	ldr	r3, [pc, #192]	@ (8010138 <ProcessMacCommands+0x3c8>)
 8010076:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 801007a:	b25b      	sxtb	r3, r3
 801007c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8010080:	78fb      	ldrb	r3, [r7, #3]
 8010082:	1c5a      	adds	r2, r3, #1
 8010084:	70fa      	strb	r2, [r7, #3]
 8010086:	461a      	mov	r2, r3
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	4413      	add	r3, r2
 801008c:	781b      	ldrb	r3, [r3, #0]
 801008e:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010090:	78fb      	ldrb	r3, [r7, #3]
 8010092:	1c5a      	adds	r2, r3, #1
 8010094:	70fa      	strb	r2, [r7, #3]
 8010096:	461a      	mov	r2, r3
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	4413      	add	r3, r2
 801009c:	781b      	ldrb	r3, [r3, #0]
 801009e:	021a      	lsls	r2, r3, #8
 80100a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80100a2:	4313      	orrs	r3, r2
 80100a4:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80100a6:	78fb      	ldrb	r3, [r7, #3]
 80100a8:	1c5a      	adds	r2, r3, #1
 80100aa:	70fa      	strb	r2, [r7, #3]
 80100ac:	461a      	mov	r2, r3
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	4413      	add	r3, r2
 80100b2:	781b      	ldrb	r3, [r3, #0]
 80100b4:	041a      	lsls	r2, r3, #16
 80100b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80100b8:	4313      	orrs	r3, r2
 80100ba:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 80100bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80100be:	2264      	movs	r2, #100	@ 0x64
 80100c0:	fb02 f303 	mul.w	r3, r2, r3
 80100c4:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 80100c6:	4b1c      	ldr	r3, [pc, #112]	@ (8010138 <ProcessMacCommands+0x3c8>)
 80100c8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80100cc:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80100d0:	4611      	mov	r1, r2
 80100d2:	4618      	mov	r0, r3
 80100d4:	f005 fb1d 	bl	8015712 <RegionRxParamSetupReq>
 80100d8:	4603      	mov	r3, r0
 80100da:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80100de:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80100e2:	f003 0307 	and.w	r3, r3, #7
 80100e6:	2b07      	cmp	r3, #7
 80100e8:	d117      	bne.n	801011a <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80100ea:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80100ee:	b2da      	uxtb	r2, r3
 80100f0:	4b11      	ldr	r3, [pc, #68]	@ (8010138 <ProcessMacCommands+0x3c8>)
 80100f2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80100f6:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80100fa:	b2da      	uxtb	r2, r3
 80100fc:	4b0e      	ldr	r3, [pc, #56]	@ (8010138 <ProcessMacCommands+0x3c8>)
 80100fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8010102:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010104:	4a0c      	ldr	r2, [pc, #48]	@ (8010138 <ProcessMacCommands+0x3c8>)
 8010106:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8010108:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801010a:	4a0b      	ldr	r2, [pc, #44]	@ (8010138 <ProcessMacCommands+0x3c8>)
 801010c:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 801010e:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8010112:	b2da      	uxtb	r2, r3
 8010114:	4b08      	ldr	r3, [pc, #32]	@ (8010138 <ProcessMacCommands+0x3c8>)
 8010116:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 801011a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801011e:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8010122:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010126:	2201      	movs	r2, #1
 8010128:	4619      	mov	r1, r3
 801012a:	2005      	movs	r0, #5
 801012c:	f003 fba8 	bl	8013880 <LoRaMacCommandsAddCmd>
                break;
 8010130:	e2fc      	b.n	801072c <ProcessMacCommands+0x9bc>
 8010132:	bf00      	nop
 8010134:	20000a14 	.word	0x20000a14
 8010138:	20000f48 	.word	0x20000f48
 801013c:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8010140:	23ff      	movs	r3, #255	@ 0xff
 8010142:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8010146:	4bb7      	ldr	r3, [pc, #732]	@ (8010424 <ProcessMacCommands+0x6b4>)
 8010148:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801014c:	2b00      	cmp	r3, #0
 801014e:	d00d      	beq.n	801016c <ProcessMacCommands+0x3fc>
 8010150:	4bb4      	ldr	r3, [pc, #720]	@ (8010424 <ProcessMacCommands+0x6b4>)
 8010152:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d007      	beq.n	801016c <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 801015c:	4bb1      	ldr	r3, [pc, #708]	@ (8010424 <ProcessMacCommands+0x6b4>)
 801015e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	4798      	blx	r3
 8010166:	4603      	mov	r3, r0
 8010168:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 801016c:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8010170:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8010174:	787b      	ldrb	r3, [r7, #1]
 8010176:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801017a:	b2db      	uxtb	r3, r3
 801017c:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8010180:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010184:	2202      	movs	r2, #2
 8010186:	4619      	mov	r1, r3
 8010188:	2006      	movs	r0, #6
 801018a:	f003 fb79 	bl	8013880 <LoRaMacCommandsAddCmd>
                break;
 801018e:	e2cd      	b.n	801072c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8010190:	2303      	movs	r3, #3
 8010192:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8010196:	78fb      	ldrb	r3, [r7, #3]
 8010198:	1c5a      	adds	r2, r3, #1
 801019a:	70fa      	strb	r2, [r7, #3]
 801019c:	461a      	mov	r2, r3
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	4413      	add	r3, r2
 80101a2:	781b      	ldrb	r3, [r3, #0]
 80101a4:	b25b      	sxtb	r3, r3
 80101a6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 80101aa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80101ae:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80101b0:	78fb      	ldrb	r3, [r7, #3]
 80101b2:	1c5a      	adds	r2, r3, #1
 80101b4:	70fa      	strb	r2, [r7, #3]
 80101b6:	461a      	mov	r2, r3
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	4413      	add	r3, r2
 80101bc:	781b      	ldrb	r3, [r3, #0]
 80101be:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80101c0:	78fb      	ldrb	r3, [r7, #3]
 80101c2:	1c5a      	adds	r2, r3, #1
 80101c4:	70fa      	strb	r2, [r7, #3]
 80101c6:	461a      	mov	r2, r3
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	4413      	add	r3, r2
 80101cc:	781b      	ldrb	r3, [r3, #0]
 80101ce:	021a      	lsls	r2, r3, #8
 80101d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101d2:	4313      	orrs	r3, r2
 80101d4:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80101d6:	78fb      	ldrb	r3, [r7, #3]
 80101d8:	1c5a      	adds	r2, r3, #1
 80101da:	70fa      	strb	r2, [r7, #3]
 80101dc:	461a      	mov	r2, r3
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	4413      	add	r3, r2
 80101e2:	781b      	ldrb	r3, [r3, #0]
 80101e4:	041a      	lsls	r2, r3, #16
 80101e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101e8:	4313      	orrs	r3, r2
 80101ea:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 80101ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ee:	2264      	movs	r2, #100	@ 0x64
 80101f0:	fb02 f303 	mul.w	r3, r2, r3
 80101f4:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 80101f6:	2300      	movs	r3, #0
 80101f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 80101fa:	78fb      	ldrb	r3, [r7, #3]
 80101fc:	1c5a      	adds	r2, r3, #1
 80101fe:	70fa      	strb	r2, [r7, #3]
 8010200:	461a      	mov	r2, r3
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	4413      	add	r3, r2
 8010206:	781b      	ldrb	r3, [r3, #0]
 8010208:	b25b      	sxtb	r3, r3
 801020a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 801020e:	4b86      	ldr	r3, [pc, #536]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010210:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010214:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8010218:	4611      	mov	r1, r2
 801021a:	4618      	mov	r0, r3
 801021c:	f005 fa9d 	bl	801575a <RegionNewChannelReq>
 8010220:	4603      	mov	r3, r0
 8010222:	b2db      	uxtb	r3, r3
 8010224:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010228:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801022c:	b25b      	sxtb	r3, r3
 801022e:	2b00      	cmp	r3, #0
 8010230:	f2c0 8273 	blt.w	801071a <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 8010234:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010238:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 801023c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010240:	2201      	movs	r2, #1
 8010242:	4619      	mov	r1, r3
 8010244:	2007      	movs	r0, #7
 8010246:	f003 fb1b 	bl	8013880 <LoRaMacCommandsAddCmd>
                }
                break;
 801024a:	e266      	b.n	801071a <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 801024c:	78fb      	ldrb	r3, [r7, #3]
 801024e:	1c5a      	adds	r2, r3, #1
 8010250:	70fa      	strb	r2, [r7, #3]
 8010252:	461a      	mov	r2, r3
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	4413      	add	r3, r2
 8010258:	781b      	ldrb	r3, [r3, #0]
 801025a:	f003 030f 	and.w	r3, r3, #15
 801025e:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 8010262:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010266:	2b00      	cmp	r3, #0
 8010268:	d104      	bne.n	8010274 <ProcessMacCommands+0x504>
                {
                    delay++;
 801026a:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 801026e:	3301      	adds	r3, #1
 8010270:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8010274:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010278:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801027c:	fb02 f303 	mul.w	r3, r2, r3
 8010280:	461a      	mov	r2, r3
 8010282:	4b69      	ldr	r3, [pc, #420]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010284:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8010286:	4b68      	ldr	r3, [pc, #416]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801028a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801028e:	4a66      	ldr	r2, [pc, #408]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010290:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8010292:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010296:	2200      	movs	r2, #0
 8010298:	4619      	mov	r1, r3
 801029a:	2008      	movs	r0, #8
 801029c:	f003 faf0 	bl	8013880 <LoRaMacCommandsAddCmd>
                break;
 80102a0:	e244      	b.n	801072c <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 80102a2:	78fb      	ldrb	r3, [r7, #3]
 80102a4:	1c5a      	adds	r2, r3, #1
 80102a6:	70fa      	strb	r2, [r7, #3]
 80102a8:	461a      	mov	r2, r3
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	4413      	add	r3, r2
 80102ae:	781b      	ldrb	r3, [r3, #0]
 80102b0:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80102b4:	2300      	movs	r3, #0
 80102b6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80102ba:	2300      	movs	r3, #0
 80102bc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80102c0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80102c4:	f003 0320 	and.w	r3, r3, #32
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d002      	beq.n	80102d2 <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80102cc:	2301      	movs	r3, #1
 80102ce:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80102d2:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80102d6:	f003 0310 	and.w	r3, r3, #16
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d002      	beq.n	80102e4 <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80102de:	2301      	movs	r3, #1
 80102e0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80102e4:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80102e8:	f003 030f 	and.w	r3, r3, #15
 80102ec:	b2db      	uxtb	r3, r3
 80102ee:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 80102f2:	4b4d      	ldr	r3, [pc, #308]	@ (8010428 <ProcessMacCommands+0x6b8>)
 80102f4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80102f8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80102fc:	4611      	mov	r1, r2
 80102fe:	4618      	mov	r0, r3
 8010300:	f005 fa4f 	bl	80157a2 <RegionTxParamSetupReq>
 8010304:	4603      	mov	r3, r0
 8010306:	f1b3 3fff 	cmp.w	r3, #4294967295
 801030a:	f000 8208 	beq.w	801071e <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 801030e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8010312:	4b45      	ldr	r3, [pc, #276]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010314:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010318:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 801031c:	4b42      	ldr	r3, [pc, #264]	@ (8010428 <ProcessMacCommands+0x6b8>)
 801031e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8010322:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010326:	461a      	mov	r2, r3
 8010328:	4b40      	ldr	r3, [pc, #256]	@ (801042c <ProcessMacCommands+0x6bc>)
 801032a:	5c9b      	ldrb	r3, [r3, r2]
 801032c:	4618      	mov	r0, r3
 801032e:	f7f0 fa4d 	bl	80007cc <__aeabi_ui2f>
 8010332:	4603      	mov	r3, r0
 8010334:	4a3c      	ldr	r2, [pc, #240]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010336:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 801033a:	2302      	movs	r3, #2
 801033c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010340:	4b39      	ldr	r3, [pc, #228]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010342:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010346:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801034a:	4b37      	ldr	r3, [pc, #220]	@ (8010428 <ProcessMacCommands+0x6b8>)
 801034c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010350:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010354:	4611      	mov	r1, r2
 8010356:	4618      	mov	r0, r3
 8010358:	f005 f844 	bl	80153e4 <RegionGetPhyParam>
 801035c:	4603      	mov	r3, r0
 801035e:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8010360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010362:	b25a      	sxtb	r2, r3
 8010364:	4b30      	ldr	r3, [pc, #192]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010366:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801036a:	4293      	cmp	r3, r2
 801036c:	bfb8      	it	lt
 801036e:	4613      	movlt	r3, r2
 8010370:	b25a      	sxtb	r2, r3
 8010372:	4b2d      	ldr	r3, [pc, #180]	@ (8010428 <ProcessMacCommands+0x6b8>)
 8010374:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8010378:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801037c:	2200      	movs	r2, #0
 801037e:	4619      	mov	r1, r3
 8010380:	2009      	movs	r0, #9
 8010382:	f003 fa7d 	bl	8013880 <LoRaMacCommandsAddCmd>
                }
                break;
 8010386:	e1ca      	b.n	801071e <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8010388:	2303      	movs	r3, #3
 801038a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 801038e:	78fb      	ldrb	r3, [r7, #3]
 8010390:	1c5a      	adds	r2, r3, #1
 8010392:	70fa      	strb	r2, [r7, #3]
 8010394:	461a      	mov	r2, r3
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	4413      	add	r3, r2
 801039a:	781b      	ldrb	r3, [r3, #0]
 801039c:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 80103a0:	78fb      	ldrb	r3, [r7, #3]
 80103a2:	1c5a      	adds	r2, r3, #1
 80103a4:	70fa      	strb	r2, [r7, #3]
 80103a6:	461a      	mov	r2, r3
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	4413      	add	r3, r2
 80103ac:	781b      	ldrb	r3, [r3, #0]
 80103ae:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80103b0:	78fb      	ldrb	r3, [r7, #3]
 80103b2:	1c5a      	adds	r2, r3, #1
 80103b4:	70fa      	strb	r2, [r7, #3]
 80103b6:	461a      	mov	r2, r3
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	4413      	add	r3, r2
 80103bc:	781b      	ldrb	r3, [r3, #0]
 80103be:	021a      	lsls	r2, r3, #8
 80103c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103c2:	4313      	orrs	r3, r2
 80103c4:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80103c6:	78fb      	ldrb	r3, [r7, #3]
 80103c8:	1c5a      	adds	r2, r3, #1
 80103ca:	70fa      	strb	r2, [r7, #3]
 80103cc:	461a      	mov	r2, r3
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	4413      	add	r3, r2
 80103d2:	781b      	ldrb	r3, [r3, #0]
 80103d4:	041a      	lsls	r2, r3, #16
 80103d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103d8:	4313      	orrs	r3, r2
 80103da:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80103dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103de:	2264      	movs	r2, #100	@ 0x64
 80103e0:	fb02 f303 	mul.w	r3, r2, r3
 80103e4:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 80103e6:	4b10      	ldr	r3, [pc, #64]	@ (8010428 <ProcessMacCommands+0x6b8>)
 80103e8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80103ec:	f107 0220 	add.w	r2, r7, #32
 80103f0:	4611      	mov	r1, r2
 80103f2:	4618      	mov	r0, r3
 80103f4:	f005 f9f9 	bl	80157ea <RegionDlChannelReq>
 80103f8:	4603      	mov	r3, r0
 80103fa:	b2db      	uxtb	r3, r3
 80103fc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010400:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010404:	b25b      	sxtb	r3, r3
 8010406:	2b00      	cmp	r3, #0
 8010408:	f2c0 818b 	blt.w	8010722 <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 801040c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010410:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010414:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010418:	2201      	movs	r2, #1
 801041a:	4619      	mov	r1, r3
 801041c:	200a      	movs	r0, #10
 801041e:	f003 fa2f 	bl	8013880 <LoRaMacCommandsAddCmd>
                }
                break;
 8010422:	e17e      	b.n	8010722 <ProcessMacCommands+0x9b2>
 8010424:	20000a14 	.word	0x20000a14
 8010428:	20000f48 	.word	0x20000f48
 801042c:	0801ff34 	.word	0x0801ff34
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8010430:	2009      	movs	r0, #9
 8010432:	f003 fd5d 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 8010436:	4603      	mov	r3, r0
 8010438:	2b00      	cmp	r3, #0
 801043a:	f000 8084 	beq.w	8010546 <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801043e:	2109      	movs	r1, #9
 8010440:	2000      	movs	r0, #0
 8010442:	f003 fcc9 	bl	8013dd8 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010446:	f107 0318 	add.w	r3, r7, #24
 801044a:	2200      	movs	r2, #0
 801044c:	601a      	str	r2, [r3, #0]
 801044e:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8010450:	f107 0310 	add.w	r3, r7, #16
 8010454:	2200      	movs	r2, #0
 8010456:	601a      	str	r2, [r3, #0]
 8010458:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 801045a:	f107 0308 	add.w	r3, r7, #8
 801045e:	2200      	movs	r2, #0
 8010460:	601a      	str	r2, [r3, #0]
 8010462:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8010464:	78fb      	ldrb	r3, [r7, #3]
 8010466:	1c5a      	adds	r2, r3, #1
 8010468:	70fa      	strb	r2, [r7, #3]
 801046a:	461a      	mov	r2, r3
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	4413      	add	r3, r2
 8010470:	781b      	ldrb	r3, [r3, #0]
 8010472:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8010474:	78fb      	ldrb	r3, [r7, #3]
 8010476:	1c5a      	adds	r2, r3, #1
 8010478:	70fa      	strb	r2, [r7, #3]
 801047a:	461a      	mov	r2, r3
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	4413      	add	r3, r2
 8010480:	781b      	ldrb	r3, [r3, #0]
 8010482:	021a      	lsls	r2, r3, #8
 8010484:	69bb      	ldr	r3, [r7, #24]
 8010486:	4313      	orrs	r3, r2
 8010488:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 801048a:	78fb      	ldrb	r3, [r7, #3]
 801048c:	1c5a      	adds	r2, r3, #1
 801048e:	70fa      	strb	r2, [r7, #3]
 8010490:	461a      	mov	r2, r3
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	4413      	add	r3, r2
 8010496:	781b      	ldrb	r3, [r3, #0]
 8010498:	041a      	lsls	r2, r3, #16
 801049a:	69bb      	ldr	r3, [r7, #24]
 801049c:	4313      	orrs	r3, r2
 801049e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80104a0:	78fb      	ldrb	r3, [r7, #3]
 80104a2:	1c5a      	adds	r2, r3, #1
 80104a4:	70fa      	strb	r2, [r7, #3]
 80104a6:	461a      	mov	r2, r3
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	4413      	add	r3, r2
 80104ac:	781b      	ldrb	r3, [r3, #0]
 80104ae:	061a      	lsls	r2, r3, #24
 80104b0:	69bb      	ldr	r3, [r7, #24]
 80104b2:	4313      	orrs	r3, r2
 80104b4:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 80104b6:	78fb      	ldrb	r3, [r7, #3]
 80104b8:	1c5a      	adds	r2, r3, #1
 80104ba:	70fa      	strb	r2, [r7, #3]
 80104bc:	461a      	mov	r2, r3
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	4413      	add	r3, r2
 80104c2:	781b      	ldrb	r3, [r3, #0]
 80104c4:	b21b      	sxth	r3, r3
 80104c6:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80104c8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80104cc:	461a      	mov	r2, r3
 80104ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80104d2:	fb02 f303 	mul.w	r3, r2, r3
 80104d6:	121b      	asrs	r3, r3, #8
 80104d8:	b21b      	sxth	r3, r3
 80104da:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 80104dc:	f107 0310 	add.w	r3, r7, #16
 80104e0:	f107 0218 	add.w	r2, r7, #24
 80104e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80104e8:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80104ec:	693a      	ldr	r2, [r7, #16]
 80104ee:	4b96      	ldr	r3, [pc, #600]	@ (8010748 <ProcessMacCommands+0x9d8>)
 80104f0:	4413      	add	r3, r2
 80104f2:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 80104f4:	f107 0308 	add.w	r3, r7, #8
 80104f8:	4618      	mov	r0, r3
 80104fa:	f00d fbe9 	bl	801dcd0 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 80104fe:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8010502:	4b92      	ldr	r3, [pc, #584]	@ (801074c <ProcessMacCommands+0x9dc>)
 8010504:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8010508:	9200      	str	r2, [sp, #0]
 801050a:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 801050e:	f107 0210 	add.w	r2, r7, #16
 8010512:	ca06      	ldmia	r2, {r1, r2}
 8010514:	f00d fb75 	bl	801dc02 <SysTimeSub>
 8010518:	f107 0010 	add.w	r0, r7, #16
 801051c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801051e:	9300      	str	r3, [sp, #0]
 8010520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010522:	f107 0208 	add.w	r2, r7, #8
 8010526:	ca06      	ldmia	r2, {r1, r2}
 8010528:	f00d fb32 	bl	801db90 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 801052c:	f107 0310 	add.w	r3, r7, #16
 8010530:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010534:	f00d fb9e 	bl	801dc74 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010538:	f003 f840 	bl	80135bc <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 801053c:	4b83      	ldr	r3, [pc, #524]	@ (801074c <ProcessMacCommands+0x9dc>)
 801053e:	2201      	movs	r2, #1
 8010540:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8010544:	e0f2      	b.n	801072c <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8010546:	4b81      	ldr	r3, [pc, #516]	@ (801074c <ProcessMacCommands+0x9dc>)
 8010548:	2200      	movs	r2, #0
 801054a:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 801054e:	e0ed      	b.n	801072c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8010550:	200c      	movs	r0, #12
 8010552:	f003 fccd 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 8010556:	4603      	mov	r3, r0
 8010558:	2b00      	cmp	r3, #0
 801055a:	f000 80e4 	beq.w	8010726 <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 801055e:	210c      	movs	r1, #12
 8010560:	2000      	movs	r0, #0
 8010562:	f003 fc39 	bl	8013dd8 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8010566:	4b79      	ldr	r3, [pc, #484]	@ (801074c <ProcessMacCommands+0x9dc>)
 8010568:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801056c:	2b04      	cmp	r3, #4
 801056e:	f000 80da 	beq.w	8010726 <ProcessMacCommands+0x9b6>
 8010572:	4b76      	ldr	r3, [pc, #472]	@ (801074c <ProcessMacCommands+0x9dc>)
 8010574:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010578:	2b05      	cmp	r3, #5
 801057a:	f000 80d4 	beq.w	8010726 <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 801057e:	f002 fffe 	bl	801357e <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8010582:	e0d0      	b.n	8010726 <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010584:	2303      	movs	r3, #3
 8010586:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 801058a:	2300      	movs	r3, #0
 801058c:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 801058e:	78fb      	ldrb	r3, [r7, #3]
 8010590:	1c5a      	adds	r2, r3, #1
 8010592:	70fa      	strb	r2, [r7, #3]
 8010594:	461a      	mov	r2, r3
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	4413      	add	r3, r2
 801059a:	781b      	ldrb	r3, [r3, #0]
 801059c:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 801059e:	78fb      	ldrb	r3, [r7, #3]
 80105a0:	1c5a      	adds	r2, r3, #1
 80105a2:	70fa      	strb	r2, [r7, #3]
 80105a4:	461a      	mov	r2, r3
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	4413      	add	r3, r2
 80105aa:	781b      	ldrb	r3, [r3, #0]
 80105ac:	021b      	lsls	r3, r3, #8
 80105ae:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80105b0:	4313      	orrs	r3, r2
 80105b2:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80105b4:	78fb      	ldrb	r3, [r7, #3]
 80105b6:	1c5a      	adds	r2, r3, #1
 80105b8:	70fa      	strb	r2, [r7, #3]
 80105ba:	461a      	mov	r2, r3
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	4413      	add	r3, r2
 80105c0:	781b      	ldrb	r3, [r3, #0]
 80105c2:	041b      	lsls	r3, r3, #16
 80105c4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80105c6:	4313      	orrs	r3, r2
 80105c8:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 80105ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80105cc:	2264      	movs	r2, #100	@ 0x64
 80105ce:	fb02 f303 	mul.w	r3, r2, r3
 80105d2:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 80105d4:	78fb      	ldrb	r3, [r7, #3]
 80105d6:	1c5a      	adds	r2, r3, #1
 80105d8:	70fa      	strb	r2, [r7, #3]
 80105da:	461a      	mov	r2, r3
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	4413      	add	r3, r2
 80105e0:	781b      	ldrb	r3, [r3, #0]
 80105e2:	f003 030f 	and.w	r3, r3, #15
 80105e6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 80105ea:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80105ee:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80105f0:	4618      	mov	r0, r3
 80105f2:	f002 ffca 	bl	801358a <LoRaMacClassBPingSlotChannelReq>
 80105f6:	4603      	mov	r3, r0
 80105f8:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 80105fc:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8010600:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8010604:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010608:	2201      	movs	r2, #1
 801060a:	4619      	mov	r1, r3
 801060c:	2011      	movs	r0, #17
 801060e:	f003 f937 	bl	8013880 <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 8010612:	e08b      	b.n	801072c <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010614:	200d      	movs	r0, #13
 8010616:	f003 fc6b 	bl	8013ef0 <LoRaMacConfirmQueueIsCmdActive>
 801061a:	4603      	mov	r3, r0
 801061c:	2b00      	cmp	r3, #0
 801061e:	f000 8084 	beq.w	801072a <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8010622:	210d      	movs	r1, #13
 8010624:	2000      	movs	r0, #0
 8010626:	f003 fbd7 	bl	8013dd8 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 801062a:	2300      	movs	r3, #0
 801062c:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 8010630:	2300      	movs	r3, #0
 8010632:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010636:	78fb      	ldrb	r3, [r7, #3]
 8010638:	1c5a      	adds	r2, r3, #1
 801063a:	70fa      	strb	r2, [r7, #3]
 801063c:	461a      	mov	r2, r3
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	4413      	add	r3, r2
 8010642:	781b      	ldrb	r3, [r3, #0]
 8010644:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010648:	78fb      	ldrb	r3, [r7, #3]
 801064a:	1c5a      	adds	r2, r3, #1
 801064c:	70fa      	strb	r2, [r7, #3]
 801064e:	461a      	mov	r2, r3
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	4413      	add	r3, r2
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	021b      	lsls	r3, r3, #8
 8010658:	b21a      	sxth	r2, r3
 801065a:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 801065e:	4313      	orrs	r3, r2
 8010660:	b21b      	sxth	r3, r3
 8010662:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8010666:	78fb      	ldrb	r3, [r7, #3]
 8010668:	1c5a      	adds	r2, r3, #1
 801066a:	70fa      	strb	r2, [r7, #3]
 801066c:	461a      	mov	r2, r3
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	4413      	add	r3, r2
 8010672:	781b      	ldrb	r3, [r3, #0]
 8010674:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8010678:	4b35      	ldr	r3, [pc, #212]	@ (8010750 <ProcessMacCommands+0x9e0>)
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 8010680:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8010684:	4618      	mov	r0, r3
 8010686:	f002 ff8c 	bl	80135a2 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 801068a:	e04e      	b.n	801072a <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 801068c:	2300      	movs	r3, #0
 801068e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8010692:	78fb      	ldrb	r3, [r7, #3]
 8010694:	1c5a      	adds	r2, r3, #1
 8010696:	70fa      	strb	r2, [r7, #3]
 8010698:	461a      	mov	r2, r3
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	4413      	add	r3, r2
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80106a4:	78fb      	ldrb	r3, [r7, #3]
 80106a6:	1c5a      	adds	r2, r3, #1
 80106a8:	70fa      	strb	r2, [r7, #3]
 80106aa:	461a      	mov	r2, r3
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	4413      	add	r3, r2
 80106b0:	781b      	ldrb	r3, [r3, #0]
 80106b2:	021b      	lsls	r3, r3, #8
 80106b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80106b8:	4313      	orrs	r3, r2
 80106ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80106be:	78fb      	ldrb	r3, [r7, #3]
 80106c0:	1c5a      	adds	r2, r3, #1
 80106c2:	70fa      	strb	r2, [r7, #3]
 80106c4:	461a      	mov	r2, r3
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	4413      	add	r3, r2
 80106ca:	781b      	ldrb	r3, [r3, #0]
 80106cc:	041b      	lsls	r3, r3, #16
 80106ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80106d2:	4313      	orrs	r3, r2
 80106d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 80106d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80106dc:	2264      	movs	r2, #100	@ 0x64
 80106de:	fb02 f303 	mul.w	r3, r2, r3
 80106e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 80106e6:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80106ea:	f002 ff6d 	bl	80135c8 <LoRaMacClassBBeaconFreqReq>
 80106ee:	4603      	mov	r3, r0
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d003      	beq.n	80106fc <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 80106f4:	2301      	movs	r3, #1
 80106f6:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 80106fa:	e002      	b.n	8010702 <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 80106fc:	2300      	movs	r3, #0
 80106fe:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8010702:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010706:	2201      	movs	r2, #1
 8010708:	4619      	mov	r1, r3
 801070a:	2013      	movs	r0, #19
 801070c:	f003 f8b8 	bl	8013880 <LoRaMacCommandsAddCmd>
                }
                break;
 8010710:	e00c      	b.n	801072c <ProcessMacCommands+0x9bc>
                break;
 8010712:	bf00      	nop
 8010714:	e00a      	b.n	801072c <ProcessMacCommands+0x9bc>
                break;
 8010716:	bf00      	nop
 8010718:	e008      	b.n	801072c <ProcessMacCommands+0x9bc>
                break;
 801071a:	bf00      	nop
 801071c:	e006      	b.n	801072c <ProcessMacCommands+0x9bc>
                break;
 801071e:	bf00      	nop
 8010720:	e004      	b.n	801072c <ProcessMacCommands+0x9bc>
                break;
 8010722:	bf00      	nop
 8010724:	e002      	b.n	801072c <ProcessMacCommands+0x9bc>
                break;
 8010726:	bf00      	nop
 8010728:	e000      	b.n	801072c <ProcessMacCommands+0x9bc>
                break;
 801072a:	bf00      	nop
    while( macIndex < commandsSize )
 801072c:	78fa      	ldrb	r2, [r7, #3]
 801072e:	78bb      	ldrb	r3, [r7, #2]
 8010730:	429a      	cmp	r2, r3
 8010732:	f4ff ab3f 	bcc.w	800fdb4 <ProcessMacCommands+0x44>
 8010736:	e004      	b.n	8010742 <ProcessMacCommands+0x9d2>
        return;
 8010738:	bf00      	nop
 801073a:	e002      	b.n	8010742 <ProcessMacCommands+0x9d2>
            return;
 801073c:	bf00      	nop
 801073e:	e000      	b.n	8010742 <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8010740:	bf00      	nop
        }
    }
}
 8010742:	378c      	adds	r7, #140	@ 0x8c
 8010744:	46bd      	mov	sp, r7
 8010746:	bd90      	pop	{r4, r7, pc}
 8010748:	12d53d80 	.word	0x12d53d80
 801074c:	20000a14 	.word	0x20000a14
 8010750:	20001b78 	.word	0x20001b78

08010754 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010754:	b580      	push	{r7, lr}
 8010756:	b08e      	sub	sp, #56	@ 0x38
 8010758:	af02      	add	r7, sp, #8
 801075a:	60f8      	str	r0, [r7, #12]
 801075c:	607a      	str	r2, [r7, #4]
 801075e:	461a      	mov	r2, r3
 8010760:	460b      	mov	r3, r1
 8010762:	72fb      	strb	r3, [r7, #11]
 8010764:	4613      	mov	r3, r2
 8010766:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010768:	2303      	movs	r3, #3
 801076a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 801076e:	4b66      	ldr	r3, [pc, #408]	@ (8010908 <Send+0x1b4>)
 8010770:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8010774:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8010778:	4b63      	ldr	r3, [pc, #396]	@ (8010908 <Send+0x1b4>)
 801077a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801077e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010782:	4b61      	ldr	r3, [pc, #388]	@ (8010908 <Send+0x1b4>)
 8010784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010786:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010788:	4b5f      	ldr	r3, [pc, #380]	@ (8010908 <Send+0x1b4>)
 801078a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801078e:	2b00      	cmp	r3, #0
 8010790:	d101      	bne.n	8010796 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8010792:	2307      	movs	r3, #7
 8010794:	e0b4      	b.n	8010900 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8010796:	4b5c      	ldr	r3, [pc, #368]	@ (8010908 <Send+0x1b4>)
 8010798:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 801079c:	2b00      	cmp	r3, #0
 801079e:	d102      	bne.n	80107a6 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 80107a0:	4b59      	ldr	r3, [pc, #356]	@ (8010908 <Send+0x1b4>)
 80107a2:	2200      	movs	r2, #0
 80107a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 80107a6:	2300      	movs	r3, #0
 80107a8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 80107ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80107b0:	f36f 0303 	bfc	r3, #0, #4
 80107b4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 80107b8:	4b53      	ldr	r3, [pc, #332]	@ (8010908 <Send+0x1b4>)
 80107ba:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 80107be:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80107c2:	f362 13c7 	bfi	r3, r2, #7, #1
 80107c6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80107ca:	4b4f      	ldr	r3, [pc, #316]	@ (8010908 <Send+0x1b4>)
 80107cc:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80107d0:	2b01      	cmp	r3, #1
 80107d2:	d106      	bne.n	80107e2 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80107d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80107d8:	f043 0310 	orr.w	r3, r3, #16
 80107dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80107e0:	e005      	b.n	80107ee <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80107e2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80107e6:	f36f 1304 	bfc	r3, #4, #1
 80107ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 80107ee:	4b46      	ldr	r3, [pc, #280]	@ (8010908 <Send+0x1b4>)
 80107f0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d005      	beq.n	8010804 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 80107f8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80107fc:	f043 0320 	orr.w	r3, r3, #32
 8010800:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8010804:	2301      	movs	r3, #1
 8010806:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8010808:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801080c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8010810:	b2db      	uxtb	r3, r3
 8010812:	2b00      	cmp	r3, #0
 8010814:	bf14      	ite	ne
 8010816:	2301      	movne	r3, #1
 8010818:	2300      	moveq	r3, #0
 801081a:	b2db      	uxtb	r3, r3
 801081c:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801081e:	4b3a      	ldr	r3, [pc, #232]	@ (8010908 <Send+0x1b4>)
 8010820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010822:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8010824:	4b38      	ldr	r3, [pc, #224]	@ (8010908 <Send+0x1b4>)
 8010826:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 801082a:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 801082c:	4b36      	ldr	r3, [pc, #216]	@ (8010908 <Send+0x1b4>)
 801082e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8010832:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010834:	4b34      	ldr	r3, [pc, #208]	@ (8010908 <Send+0x1b4>)
 8010836:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801083a:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 801083e:	4b32      	ldr	r3, [pc, #200]	@ (8010908 <Send+0x1b4>)
 8010840:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010844:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010848:	4b2f      	ldr	r3, [pc, #188]	@ (8010908 <Send+0x1b4>)
 801084a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801084e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8010852:	4b2d      	ldr	r3, [pc, #180]	@ (8010908 <Send+0x1b4>)
 8010854:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010858:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 801085c:	4b2a      	ldr	r3, [pc, #168]	@ (8010908 <Send+0x1b4>)
 801085e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010862:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8010866:	f107 0014 	add.w	r0, r7, #20
 801086a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801086e:	9300      	str	r3, [sp, #0]
 8010870:	4b26      	ldr	r3, [pc, #152]	@ (801090c <Send+0x1b8>)
 8010872:	4a27      	ldr	r2, [pc, #156]	@ (8010910 <Send+0x1bc>)
 8010874:	4927      	ldr	r1, [pc, #156]	@ (8010914 <Send+0x1c0>)
 8010876:	f002 fd21 	bl	80132bc <LoRaMacAdrCalcNext>
 801087a:	4603      	mov	r3, r0
 801087c:	461a      	mov	r2, r3
 801087e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010882:	f362 1386 	bfi	r3, r2, #6, #1
 8010886:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 801088a:	7afa      	ldrb	r2, [r7, #11]
 801088c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8010890:	893b      	ldrh	r3, [r7, #8]
 8010892:	9300      	str	r3, [sp, #0]
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	68f8      	ldr	r0, [r7, #12]
 8010898:	f000 fc72 	bl	8011180 <PrepareFrame>
 801089c:	4603      	mov	r3, r0
 801089e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 80108a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d003      	beq.n	80108b2 <Send+0x15e>
 80108aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80108ae:	2b0a      	cmp	r3, #10
 80108b0:	d107      	bne.n	80108c2 <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 80108b2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80108b6:	4618      	mov	r0, r3
 80108b8:	f000 f962 	bl	8010b80 <ScheduleTx>
 80108bc:	4603      	mov	r3, r0
 80108be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 80108c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d00a      	beq.n	80108e0 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 80108ca:	4a0f      	ldr	r2, [pc, #60]	@ (8010908 <Send+0x1b4>)
 80108cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80108d0:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 80108d4:	4a0c      	ldr	r2, [pc, #48]	@ (8010908 <Send+0x1b4>)
 80108d6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80108da:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 80108de:	e00d      	b.n	80108fc <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 80108e0:	4b09      	ldr	r3, [pc, #36]	@ (8010908 <Send+0x1b4>)
 80108e2:	2200      	movs	r2, #0
 80108e4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 80108e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108ea:	4a07      	ldr	r2, [pc, #28]	@ (8010908 <Send+0x1b4>)
 80108ec:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 80108ee:	f003 f86d 	bl	80139cc <LoRaMacCommandsRemoveNoneStickyCmds>
 80108f2:	4603      	mov	r3, r0
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d001      	beq.n	80108fc <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80108f8:	2313      	movs	r3, #19
 80108fa:	e001      	b.n	8010900 <Send+0x1ac>
        }
    }
    return status;
 80108fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010900:	4618      	mov	r0, r3
 8010902:	3730      	adds	r7, #48	@ 0x30
 8010904:	46bd      	mov	sp, r7
 8010906:	bd80      	pop	{r7, pc}
 8010908:	20000f48 	.word	0x20000f48
 801090c:	20000fb0 	.word	0x20000fb0
 8010910:	20000f80 	.word	0x20000f80
 8010914:	20000f81 	.word	0x20000f81

08010918 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b084      	sub	sp, #16
 801091c:	af00      	add	r7, sp, #0
 801091e:	4603      	mov	r3, r0
 8010920:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8010922:	2300      	movs	r3, #0
 8010924:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8010926:	2300      	movs	r3, #0
 8010928:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 801092a:	2301      	movs	r3, #1
 801092c:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 801092e:	79fb      	ldrb	r3, [r7, #7]
 8010930:	2bff      	cmp	r3, #255	@ 0xff
 8010932:	d11f      	bne.n	8010974 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8010934:	2000      	movs	r0, #0
 8010936:	f7ff f8e1 	bl	800fafc <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 801093a:	4b15      	ldr	r3, [pc, #84]	@ (8010990 <SendReJoinReq+0x78>)
 801093c:	2200      	movs	r2, #0
 801093e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8010942:	4b13      	ldr	r3, [pc, #76]	@ (8010990 <SendReJoinReq+0x78>)
 8010944:	4a13      	ldr	r2, [pc, #76]	@ (8010994 <SendReJoinReq+0x7c>)
 8010946:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801094a:	4b11      	ldr	r3, [pc, #68]	@ (8010990 <SendReJoinReq+0x78>)
 801094c:	22ff      	movs	r2, #255	@ 0xff
 801094e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8010952:	7b3b      	ldrb	r3, [r7, #12]
 8010954:	f36f 1347 	bfc	r3, #5, #3
 8010958:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 801095a:	7b3a      	ldrb	r2, [r7, #12]
 801095c:	4b0c      	ldr	r3, [pc, #48]	@ (8010990 <SendReJoinReq+0x78>)
 801095e:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 8010962:	480d      	ldr	r0, [pc, #52]	@ (8010998 <SendReJoinReq+0x80>)
 8010964:	f7fb fefc 	bl	800c760 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 8010968:	480c      	ldr	r0, [pc, #48]	@ (801099c <SendReJoinReq+0x84>)
 801096a:	f7fb fec9 	bl	800c700 <SecureElementGetDevEui>

            allowDelayedTx = false;
 801096e:	2300      	movs	r3, #0
 8010970:	73fb      	strb	r3, [r7, #15]

            break;
 8010972:	e002      	b.n	801097a <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010974:	2302      	movs	r3, #2
 8010976:	73bb      	strb	r3, [r7, #14]
            break;
 8010978:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 801097a:	7bfb      	ldrb	r3, [r7, #15]
 801097c:	4618      	mov	r0, r3
 801097e:	f000 f8ff 	bl	8010b80 <ScheduleTx>
 8010982:	4603      	mov	r3, r0
 8010984:	73bb      	strb	r3, [r7, #14]
    return status;
 8010986:	7bbb      	ldrb	r3, [r7, #14]
}
 8010988:	4618      	mov	r0, r3
 801098a:	3710      	adds	r7, #16
 801098c:	46bd      	mov	sp, r7
 801098e:	bd80      	pop	{r7, pc}
 8010990:	20000a14 	.word	0x20000a14
 8010994:	20000a16 	.word	0x20000a16
 8010998:	20000b22 	.word	0x20000b22
 801099c:	20000b2a 	.word	0x20000b2a

080109a0 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 80109a0:	b580      	push	{r7, lr}
 80109a2:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80109a4:	f002 fd9a 	bl	80134dc <LoRaMacClassBIsBeaconExpected>
 80109a8:	4603      	mov	r3, r0
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d001      	beq.n	80109b2 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 80109ae:	230e      	movs	r3, #14
 80109b0:	e013      	b.n	80109da <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80109b2:	4b0b      	ldr	r3, [pc, #44]	@ (80109e0 <CheckForClassBCollision+0x40>)
 80109b4:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80109b8:	2b01      	cmp	r3, #1
 80109ba:	d10d      	bne.n	80109d8 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80109bc:	f002 fd95 	bl	80134ea <LoRaMacClassBIsPingExpected>
 80109c0:	4603      	mov	r3, r0
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d001      	beq.n	80109ca <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80109c6:	230f      	movs	r3, #15
 80109c8:	e007      	b.n	80109da <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80109ca:	f002 fd95 	bl	80134f8 <LoRaMacClassBIsMulticastExpected>
 80109ce:	4603      	mov	r3, r0
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d001      	beq.n	80109d8 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80109d4:	230f      	movs	r3, #15
 80109d6:	e000      	b.n	80109da <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 80109d8:	2300      	movs	r3, #0
}
 80109da:	4618      	mov	r0, r3
 80109dc:	bd80      	pop	{r7, pc}
 80109de:	bf00      	nop
 80109e0:	20000f48 	.word	0x20000f48

080109e4 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 80109e4:	b590      	push	{r4, r7, lr}
 80109e6:	b083      	sub	sp, #12
 80109e8:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80109ea:	4b2d      	ldr	r3, [pc, #180]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 80109ec:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80109f0:	4b2b      	ldr	r3, [pc, #172]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 80109f2:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80109f6:	4b2a      	ldr	r3, [pc, #168]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 80109f8:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 80109fc:	4b28      	ldr	r3, [pc, #160]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 80109fe:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 8010a02:	4b27      	ldr	r3, [pc, #156]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a04:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010a08:	b25b      	sxtb	r3, r3
 8010a0a:	f004 ff74 	bl	80158f6 <RegionApplyDrOffset>
 8010a0e:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010a10:	b259      	sxtb	r1, r3
 8010a12:	4b23      	ldr	r3, [pc, #140]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a14:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8010a18:	4b21      	ldr	r3, [pc, #132]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a1c:	4821      	ldr	r0, [pc, #132]	@ (8010aa4 <ComputeRxWindowParameters+0xc0>)
 8010a1e:	9000      	str	r0, [sp, #0]
 8010a20:	4620      	mov	r0, r4
 8010a22:	f004 fdbc 	bl	801559e <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010a26:	4b1e      	ldr	r3, [pc, #120]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a28:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8010a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a2e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010a32:	b259      	sxtb	r1, r3
 8010a34:	4b1a      	ldr	r3, [pc, #104]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a36:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8010a3a:	4b19      	ldr	r3, [pc, #100]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a3e:	4c1a      	ldr	r4, [pc, #104]	@ (8010aa8 <ComputeRxWindowParameters+0xc4>)
 8010a40:	9400      	str	r4, [sp, #0]
 8010a42:	f004 fdac 	bl	801559e <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010a46:	4b16      	ldr	r3, [pc, #88]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a4a:	4a18      	ldr	r2, [pc, #96]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a4c:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8010a50:	4413      	add	r3, r2
 8010a52:	4a16      	ldr	r2, [pc, #88]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a54:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010a58:	4b11      	ldr	r3, [pc, #68]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010a5c:	4a13      	ldr	r2, [pc, #76]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a5e:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8010a62:	4413      	add	r3, r2
 8010a64:	4a11      	ldr	r2, [pc, #68]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a66:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8010a6a:	4b10      	ldr	r3, [pc, #64]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a6c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010a70:	2b04      	cmp	r3, #4
 8010a72:	d011      	beq.n	8010a98 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010a74:	4b0a      	ldr	r3, [pc, #40]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010a78:	4a0c      	ldr	r2, [pc, #48]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a7a:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8010a7e:	4413      	add	r3, r2
 8010a80:	4a0a      	ldr	r2, [pc, #40]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a82:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010a86:	4b06      	ldr	r3, [pc, #24]	@ (8010aa0 <ComputeRxWindowParameters+0xbc>)
 8010a88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010a8a:	4a08      	ldr	r2, [pc, #32]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a8c:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8010a90:	4413      	add	r3, r2
 8010a92:	4a06      	ldr	r2, [pc, #24]	@ (8010aac <ComputeRxWindowParameters+0xc8>)
 8010a94:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8010a98:	bf00      	nop
 8010a9a:	3704      	adds	r7, #4
 8010a9c:	46bd      	mov	sp, r7
 8010a9e:	bd90      	pop	{r4, r7, pc}
 8010aa0:	20000f48 	.word	0x20000f48
 8010aa4:	20000dcc 	.word	0x20000dcc
 8010aa8:	20000de4 	.word	0x20000de4
 8010aac:	20000a14 	.word	0x20000a14

08010ab0 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b082      	sub	sp, #8
 8010ab4:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8010aba:	4b13      	ldr	r3, [pc, #76]	@ (8010b08 <VerifyTxFrame+0x58>)
 8010abc:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d01b      	beq.n	8010afc <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010ac4:	1d3b      	adds	r3, r7, #4
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	f002 ffd0 	bl	8013a6c <LoRaMacCommandsGetSizeSerializedCmds>
 8010acc:	4603      	mov	r3, r0
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d001      	beq.n	8010ad6 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010ad2:	2313      	movs	r3, #19
 8010ad4:	e013      	b.n	8010afe <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8010ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8010b0c <VerifyTxFrame+0x5c>)
 8010ad8:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010adc:	4a0a      	ldr	r2, [pc, #40]	@ (8010b08 <VerifyTxFrame+0x58>)
 8010ade:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 8010ae2:	687a      	ldr	r2, [r7, #4]
 8010ae4:	b2d2      	uxtb	r2, r2
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	f7ff f91a 	bl	800fd20 <ValidatePayloadLength>
 8010aec:	4603      	mov	r3, r0
 8010aee:	f083 0301 	eor.w	r3, r3, #1
 8010af2:	b2db      	uxtb	r3, r3
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d001      	beq.n	8010afc <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8010af8:	2308      	movs	r3, #8
 8010afa:	e000      	b.n	8010afe <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8010afc:	2300      	movs	r3, #0
}
 8010afe:	4618      	mov	r0, r3
 8010b00:	3708      	adds	r7, #8
 8010b02:	46bd      	mov	sp, r7
 8010b04:	bd80      	pop	{r7, pc}
 8010b06:	bf00      	nop
 8010b08:	20000f48 	.word	0x20000f48
 8010b0c:	20000a14 	.word	0x20000a14

08010b10 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b082      	sub	sp, #8
 8010b14:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8010b16:	4b18      	ldr	r3, [pc, #96]	@ (8010b78 <SerializeTxFrame+0x68>)
 8010b18:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d002      	beq.n	8010b26 <SerializeTxFrame+0x16>
 8010b20:	2b04      	cmp	r3, #4
 8010b22:	d011      	beq.n	8010b48 <SerializeTxFrame+0x38>
 8010b24:	e021      	b.n	8010b6a <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010b26:	4815      	ldr	r0, [pc, #84]	@ (8010b7c <SerializeTxFrame+0x6c>)
 8010b28:	f004 faca 	bl	80150c0 <LoRaMacSerializerJoinRequest>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010b30:	79fb      	ldrb	r3, [r7, #7]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d001      	beq.n	8010b3a <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010b36:	2311      	movs	r3, #17
 8010b38:	e01a      	b.n	8010b70 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8010b78 <SerializeTxFrame+0x68>)
 8010b3c:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010b40:	461a      	mov	r2, r3
 8010b42:	4b0d      	ldr	r3, [pc, #52]	@ (8010b78 <SerializeTxFrame+0x68>)
 8010b44:	801a      	strh	r2, [r3, #0]
            break;
 8010b46:	e012      	b.n	8010b6e <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8010b48:	480c      	ldr	r0, [pc, #48]	@ (8010b7c <SerializeTxFrame+0x6c>)
 8010b4a:	f004 fb3b 	bl	80151c4 <LoRaMacSerializerData>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010b52:	79fb      	ldrb	r3, [r7, #7]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d001      	beq.n	8010b5c <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010b58:	2311      	movs	r3, #17
 8010b5a:	e009      	b.n	8010b70 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010b5c:	4b06      	ldr	r3, [pc, #24]	@ (8010b78 <SerializeTxFrame+0x68>)
 8010b5e:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010b62:	461a      	mov	r2, r3
 8010b64:	4b04      	ldr	r3, [pc, #16]	@ (8010b78 <SerializeTxFrame+0x68>)
 8010b66:	801a      	strh	r2, [r3, #0]
            break;
 8010b68:	e001      	b.n	8010b6e <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010b6a:	2303      	movs	r3, #3
 8010b6c:	e000      	b.n	8010b70 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8010b6e:	2300      	movs	r3, #0
}
 8010b70:	4618      	mov	r0, r3
 8010b72:	3708      	adds	r7, #8
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}
 8010b78:	20000a14 	.word	0x20000a14
 8010b7c:	20000b1c 	.word	0x20000b1c

08010b80 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b090      	sub	sp, #64	@ 0x40
 8010b84:	af02      	add	r7, sp, #8
 8010b86:	4603      	mov	r3, r0
 8010b88:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010b8a:	2303      	movs	r3, #3
 8010b8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8010b90:	f7ff ff06 	bl	80109a0 <CheckForClassBCollision>
 8010b94:	4603      	mov	r3, r0
 8010b96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010b9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d002      	beq.n	8010ba8 <ScheduleTx+0x28>
    {
        return status;
 8010ba2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010ba6:	e092      	b.n	8010cce <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8010ba8:	f000 f8f8 	bl	8010d9c <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8010bac:	f7ff ffb0 	bl	8010b10 <SerializeTxFrame>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010bb6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d002      	beq.n	8010bc4 <ScheduleTx+0x44>
    {
        return status;
 8010bbe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010bc2:	e084      	b.n	8010cce <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8010bc4:	4b44      	ldr	r3, [pc, #272]	@ (8010cd8 <ScheduleTx+0x158>)
 8010bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010bc8:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010bca:	4b43      	ldr	r3, [pc, #268]	@ (8010cd8 <ScheduleTx+0x158>)
 8010bcc:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010bd0:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8010bd2:	4b41      	ldr	r3, [pc, #260]	@ (8010cd8 <ScheduleTx+0x158>)
 8010bd4:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8010bd8:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8010bda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8010bde:	4618      	mov	r0, r3
 8010be0:	f00d f8ae 	bl	801dd40 <SysTimeGetMcuTime>
 8010be4:	4638      	mov	r0, r7
 8010be6:	4b3c      	ldr	r3, [pc, #240]	@ (8010cd8 <ScheduleTx+0x158>)
 8010be8:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 8010bec:	9200      	str	r2, [sp, #0]
 8010bee:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8010bf2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010bf6:	ca06      	ldmia	r2, {r1, r2}
 8010bf8:	f00d f803 	bl	801dc02 <SysTimeSub>
 8010bfc:	f107 0320 	add.w	r3, r7, #32
 8010c00:	463a      	mov	r2, r7
 8010c02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010c06:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8010c0a:	4b33      	ldr	r3, [pc, #204]	@ (8010cd8 <ScheduleTx+0x158>)
 8010c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c0e:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8010c10:	2300      	movs	r3, #0
 8010c12:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 8010c16:	2301      	movs	r3, #1
 8010c18:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8010c1a:	4b30      	ldr	r3, [pc, #192]	@ (8010cdc <ScheduleTx+0x15c>)
 8010c1c:	881b      	ldrh	r3, [r3, #0]
 8010c1e:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010c20:	4b2d      	ldr	r3, [pc, #180]	@ (8010cd8 <ScheduleTx+0x158>)
 8010c22:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d104      	bne.n	8010c34 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8010c2a:	2301      	movs	r3, #1
 8010c2c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8010c30:	2300      	movs	r3, #0
 8010c32:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8010c34:	4b28      	ldr	r3, [pc, #160]	@ (8010cd8 <ScheduleTx+0x158>)
 8010c36:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010c3a:	f107 0114 	add.w	r1, r7, #20
 8010c3e:	4b28      	ldr	r3, [pc, #160]	@ (8010ce0 <ScheduleTx+0x160>)
 8010c40:	9300      	str	r3, [sp, #0]
 8010c42:	4b28      	ldr	r3, [pc, #160]	@ (8010ce4 <ScheduleTx+0x164>)
 8010c44:	4a28      	ldr	r2, [pc, #160]	@ (8010ce8 <ScheduleTx+0x168>)
 8010c46:	f004 fe27 	bl	8015898 <RegionNextChannel>
 8010c4a:	4603      	mov	r3, r0
 8010c4c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 8010c50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d025      	beq.n	8010ca4 <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8010c58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010c5c:	2b0b      	cmp	r3, #11
 8010c5e:	d11e      	bne.n	8010c9e <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8010c60:	4b1e      	ldr	r3, [pc, #120]	@ (8010cdc <ScheduleTx+0x15c>)
 8010c62:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d01c      	beq.n	8010ca4 <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8010c6a:	7bfb      	ldrb	r3, [r7, #15]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d013      	beq.n	8010c98 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8010c70:	4b1a      	ldr	r3, [pc, #104]	@ (8010cdc <ScheduleTx+0x15c>)
 8010c72:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010c76:	f043 0320 	orr.w	r3, r3, #32
 8010c7a:	4a18      	ldr	r2, [pc, #96]	@ (8010cdc <ScheduleTx+0x15c>)
 8010c7c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8010c80:	4b16      	ldr	r3, [pc, #88]	@ (8010cdc <ScheduleTx+0x15c>)
 8010c82:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8010c86:	4619      	mov	r1, r3
 8010c88:	4818      	ldr	r0, [pc, #96]	@ (8010cec <ScheduleTx+0x16c>)
 8010c8a:	f00d fd91 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8010c8e:	4817      	ldr	r0, [pc, #92]	@ (8010cec <ScheduleTx+0x16c>)
 8010c90:	f00d fcb0 	bl	801e5f4 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 8010c94:	2300      	movs	r3, #0
 8010c96:	e01a      	b.n	8010cce <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8010c98:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010c9c:	e017      	b.n	8010cce <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8010c9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010ca2:	e014      	b.n	8010cce <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8010ca4:	f7ff fe9e 	bl	80109e4 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8010ca8:	f7ff ff02 	bl	8010ab0 <VerifyTxFrame>
 8010cac:	4603      	mov	r3, r0
 8010cae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d002      	beq.n	8010cc0 <ScheduleTx+0x140>
    {
        return status;
 8010cba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010cbe:	e006      	b.n	8010cce <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8010cc0:	4b06      	ldr	r3, [pc, #24]	@ (8010cdc <ScheduleTx+0x15c>)
 8010cc2:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f000 fb74 	bl	80113b4 <SendFrameOnChannel>
 8010ccc:	4603      	mov	r3, r0
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3738      	adds	r7, #56	@ 0x38
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}
 8010cd6:	bf00      	nop
 8010cd8:	20000f48 	.word	0x20000f48
 8010cdc:	20000a14 	.word	0x20000a14
 8010ce0:	20000f78 	.word	0x20000f78
 8010ce4:	20000ea8 	.word	0x20000ea8
 8010ce8:	20000e2f 	.word	0x20000e2f
 8010cec:	20000d7c 	.word	0x20000d7c

08010cf0 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b084      	sub	sp, #16
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	4603      	mov	r3, r0
 8010cf8:	460a      	mov	r2, r1
 8010cfa:	71fb      	strb	r3, [r7, #7]
 8010cfc:	4613      	mov	r3, r2
 8010cfe:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8010d00:	2312      	movs	r3, #18
 8010d02:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8010d04:	2300      	movs	r3, #0
 8010d06:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8010d08:	4b22      	ldr	r3, [pc, #136]	@ (8010d94 <SecureFrame+0xa4>)
 8010d0a:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d002      	beq.n	8010d18 <SecureFrame+0x28>
 8010d12:	2b04      	cmp	r3, #4
 8010d14:	d011      	beq.n	8010d3a <SecureFrame+0x4a>
 8010d16:	e036      	b.n	8010d86 <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010d18:	481f      	ldr	r0, [pc, #124]	@ (8010d98 <SecureFrame+0xa8>)
 8010d1a:	f003 fda1 	bl	8014860 <LoRaMacCryptoPrepareJoinRequest>
 8010d1e:	4603      	mov	r3, r0
 8010d20:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010d22:	7bfb      	ldrb	r3, [r7, #15]
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d001      	beq.n	8010d2c <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010d28:	2311      	movs	r3, #17
 8010d2a:	e02f      	b.n	8010d8c <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010d2c:	4b19      	ldr	r3, [pc, #100]	@ (8010d94 <SecureFrame+0xa4>)
 8010d2e:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010d32:	461a      	mov	r2, r3
 8010d34:	4b17      	ldr	r3, [pc, #92]	@ (8010d94 <SecureFrame+0xa4>)
 8010d36:	801a      	strh	r2, [r3, #0]
            break;
 8010d38:	e027      	b.n	8010d8a <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010d3a:	f107 0308 	add.w	r3, r7, #8
 8010d3e:	4618      	mov	r0, r3
 8010d40:	f003 fcc8 	bl	80146d4 <LoRaMacCryptoGetFCntUp>
 8010d44:	4603      	mov	r3, r0
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d001      	beq.n	8010d4e <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010d4a:	2312      	movs	r3, #18
 8010d4c:	e01e      	b.n	8010d8c <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8010d4e:	4b11      	ldr	r3, [pc, #68]	@ (8010d94 <SecureFrame+0xa4>)
 8010d50:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d002      	beq.n	8010d5e <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8010d58:	68bb      	ldr	r3, [r7, #8]
 8010d5a:	3b01      	subs	r3, #1
 8010d5c:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8010d5e:	68b8      	ldr	r0, [r7, #8]
 8010d60:	79ba      	ldrb	r2, [r7, #6]
 8010d62:	79f9      	ldrb	r1, [r7, #7]
 8010d64:	4b0c      	ldr	r3, [pc, #48]	@ (8010d98 <SecureFrame+0xa8>)
 8010d66:	f003 fea3 	bl	8014ab0 <LoRaMacCryptoSecureMessage>
 8010d6a:	4603      	mov	r3, r0
 8010d6c:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010d6e:	7bfb      	ldrb	r3, [r7, #15]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d001      	beq.n	8010d78 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010d74:	2311      	movs	r3, #17
 8010d76:	e009      	b.n	8010d8c <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010d78:	4b06      	ldr	r3, [pc, #24]	@ (8010d94 <SecureFrame+0xa4>)
 8010d7a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010d7e:	461a      	mov	r2, r3
 8010d80:	4b04      	ldr	r3, [pc, #16]	@ (8010d94 <SecureFrame+0xa4>)
 8010d82:	801a      	strh	r2, [r3, #0]
            break;
 8010d84:	e001      	b.n	8010d8a <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010d86:	2303      	movs	r3, #3
 8010d88:	e000      	b.n	8010d8c <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8010d8a:	2300      	movs	r3, #0
}
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	3710      	adds	r7, #16
 8010d90:	46bd      	mov	sp, r7
 8010d92:	bd80      	pop	{r7, pc}
 8010d94:	20000a14 	.word	0x20000a14
 8010d98:	20000b1c 	.word	0x20000b1c

08010d9c <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8010d9c:	b480      	push	{r7}
 8010d9e:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8010da0:	4b09      	ldr	r3, [pc, #36]	@ (8010dc8 <CalculateBackOff+0x2c>)
 8010da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d10a      	bne.n	8010dbe <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8010da8:	4b07      	ldr	r3, [pc, #28]	@ (8010dc8 <CalculateBackOff+0x2c>)
 8010daa:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8010dae:	3b01      	subs	r3, #1
 8010db0:	4a06      	ldr	r2, [pc, #24]	@ (8010dcc <CalculateBackOff+0x30>)
 8010db2:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 8010db6:	fb02 f303 	mul.w	r3, r2, r3
 8010dba:	4a03      	ldr	r2, [pc, #12]	@ (8010dc8 <CalculateBackOff+0x2c>)
 8010dbc:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8010dbe:	bf00      	nop
 8010dc0:	46bd      	mov	sp, r7
 8010dc2:	bc80      	pop	{r7}
 8010dc4:	4770      	bx	lr
 8010dc6:	bf00      	nop
 8010dc8:	20000f48 	.word	0x20000f48
 8010dcc:	20000a14 	.word	0x20000a14

08010dd0 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	b082      	sub	sp, #8
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	7139      	strb	r1, [r7, #4]
 8010dda:	71fb      	strb	r3, [r7, #7]
 8010ddc:	4613      	mov	r3, r2
 8010dde:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8010de0:	79fb      	ldrb	r3, [r7, #7]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d002      	beq.n	8010dec <RemoveMacCommands+0x1c>
 8010de6:	79fb      	ldrb	r3, [r7, #7]
 8010de8:	2b01      	cmp	r3, #1
 8010dea:	d10d      	bne.n	8010e08 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8010dec:	79bb      	ldrb	r3, [r7, #6]
 8010dee:	2b01      	cmp	r3, #1
 8010df0:	d108      	bne.n	8010e04 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8010df2:	793b      	ldrb	r3, [r7, #4]
 8010df4:	f003 0320 	and.w	r3, r3, #32
 8010df8:	b2db      	uxtb	r3, r3
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d004      	beq.n	8010e08 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8010dfe:	f002 fe09 	bl	8013a14 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8010e02:	e001      	b.n	8010e08 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8010e04:	f002 fe06 	bl	8013a14 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8010e08:	bf00      	nop
 8010e0a:	3708      	adds	r7, #8
 8010e0c:	46bd      	mov	sp, r7
 8010e0e:	bd80      	pop	{r7, pc}

08010e10 <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8010e10:	b5b0      	push	{r4, r5, r7, lr}
 8010e12:	b092      	sub	sp, #72	@ 0x48
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	4603      	mov	r3, r0
 8010e18:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8010e1a:	79fb      	ldrb	r3, [r7, #7]
 8010e1c:	f083 0301 	eor.w	r3, r3, #1
 8010e20:	b2db      	uxtb	r3, r3
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d003      	beq.n	8010e2e <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8010e26:	4b88      	ldr	r3, [pc, #544]	@ (8011048 <ResetMacParameters+0x238>)
 8010e28:	2200      	movs	r2, #0
 8010e2a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8010e2e:	4b86      	ldr	r3, [pc, #536]	@ (8011048 <ResetMacParameters+0x238>)
 8010e30:	2200      	movs	r2, #0
 8010e32:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8010e34:	4b85      	ldr	r3, [pc, #532]	@ (801104c <ResetMacParameters+0x23c>)
 8010e36:	2200      	movs	r2, #0
 8010e38:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8010e3c:	4b83      	ldr	r3, [pc, #524]	@ (801104c <ResetMacParameters+0x23c>)
 8010e3e:	2200      	movs	r2, #0
 8010e40:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 8010e44:	4b81      	ldr	r3, [pc, #516]	@ (801104c <ResetMacParameters+0x23c>)
 8010e46:	2200      	movs	r2, #0
 8010e48:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8010e4c:	4b7e      	ldr	r3, [pc, #504]	@ (8011048 <ResetMacParameters+0x238>)
 8010e4e:	2200      	movs	r2, #0
 8010e50:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8010e54:	4b7c      	ldr	r3, [pc, #496]	@ (8011048 <ResetMacParameters+0x238>)
 8010e56:	2201      	movs	r2, #1
 8010e58:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8010e5c:	4b7a      	ldr	r3, [pc, #488]	@ (8011048 <ResetMacParameters+0x238>)
 8010e5e:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8010e62:	4b79      	ldr	r3, [pc, #484]	@ (8011048 <ResetMacParameters+0x238>)
 8010e64:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8010e68:	4b77      	ldr	r3, [pc, #476]	@ (8011048 <ResetMacParameters+0x238>)
 8010e6a:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8010e6e:	4b76      	ldr	r3, [pc, #472]	@ (8011048 <ResetMacParameters+0x238>)
 8010e70:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8010e74:	4b74      	ldr	r3, [pc, #464]	@ (8011048 <ResetMacParameters+0x238>)
 8010e76:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8010e7a:	4b73      	ldr	r3, [pc, #460]	@ (8011048 <ResetMacParameters+0x238>)
 8010e7c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8010e80:	4b71      	ldr	r3, [pc, #452]	@ (8011048 <ResetMacParameters+0x238>)
 8010e82:	4a71      	ldr	r2, [pc, #452]	@ (8011048 <ResetMacParameters+0x238>)
 8010e84:	336c      	adds	r3, #108	@ 0x6c
 8010e86:	32b4      	adds	r2, #180	@ 0xb4
 8010e88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010e8c:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8010e90:	4b6d      	ldr	r3, [pc, #436]	@ (8011048 <ResetMacParameters+0x238>)
 8010e92:	4a6d      	ldr	r2, [pc, #436]	@ (8011048 <ResetMacParameters+0x238>)
 8010e94:	3374      	adds	r3, #116	@ 0x74
 8010e96:	32bc      	adds	r2, #188	@ 0xbc
 8010e98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010e9c:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8010ea0:	4b69      	ldr	r3, [pc, #420]	@ (8011048 <ResetMacParameters+0x238>)
 8010ea2:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 8010ea6:	4b68      	ldr	r3, [pc, #416]	@ (8011048 <ResetMacParameters+0x238>)
 8010ea8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8010eac:	4b66      	ldr	r3, [pc, #408]	@ (8011048 <ResetMacParameters+0x238>)
 8010eae:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 8010eb2:	4b65      	ldr	r3, [pc, #404]	@ (8011048 <ResetMacParameters+0x238>)
 8010eb4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8010eb8:	4b63      	ldr	r3, [pc, #396]	@ (8011048 <ResetMacParameters+0x238>)
 8010eba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8010ebe:	4a62      	ldr	r2, [pc, #392]	@ (8011048 <ResetMacParameters+0x238>)
 8010ec0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8010ec4:	4b60      	ldr	r3, [pc, #384]	@ (8011048 <ResetMacParameters+0x238>)
 8010ec6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8010eca:	4a5f      	ldr	r2, [pc, #380]	@ (8011048 <ResetMacParameters+0x238>)
 8010ecc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8010ed0:	4b5d      	ldr	r3, [pc, #372]	@ (8011048 <ResetMacParameters+0x238>)
 8010ed2:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8010ed6:	4b5c      	ldr	r3, [pc, #368]	@ (8011048 <ResetMacParameters+0x238>)
 8010ed8:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8010edc:	4b5a      	ldr	r3, [pc, #360]	@ (8011048 <ResetMacParameters+0x238>)
 8010ede:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8010ee2:	4b59      	ldr	r3, [pc, #356]	@ (8011048 <ResetMacParameters+0x238>)
 8010ee4:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 8010ee8:	4b58      	ldr	r3, [pc, #352]	@ (801104c <ResetMacParameters+0x23c>)
 8010eea:	2200      	movs	r2, #0
 8010eec:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 8010ef0:	4b55      	ldr	r3, [pc, #340]	@ (8011048 <ResetMacParameters+0x238>)
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8010ef8:	4b53      	ldr	r3, [pc, #332]	@ (8011048 <ResetMacParameters+0x238>)
 8010efa:	2200      	movs	r2, #0
 8010efc:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 8010f00:	4b51      	ldr	r3, [pc, #324]	@ (8011048 <ResetMacParameters+0x238>)
 8010f02:	2200      	movs	r2, #0
 8010f04:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8010f08:	4b4f      	ldr	r3, [pc, #316]	@ (8011048 <ResetMacParameters+0x238>)
 8010f0a:	2200      	movs	r2, #0
 8010f0c:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8010f10:	4b4d      	ldr	r3, [pc, #308]	@ (8011048 <ResetMacParameters+0x238>)
 8010f12:	2200      	movs	r2, #0
 8010f14:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8010f18:	4b4b      	ldr	r3, [pc, #300]	@ (8011048 <ResetMacParameters+0x238>)
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8010f20:	4b49      	ldr	r3, [pc, #292]	@ (8011048 <ResetMacParameters+0x238>)
 8010f22:	2200      	movs	r2, #0
 8010f24:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8010f28:	4b47      	ldr	r3, [pc, #284]	@ (8011048 <ResetMacParameters+0x238>)
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8010f30:	4b45      	ldr	r3, [pc, #276]	@ (8011048 <ResetMacParameters+0x238>)
 8010f32:	2200      	movs	r2, #0
 8010f34:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8010f38:	4b43      	ldr	r3, [pc, #268]	@ (8011048 <ResetMacParameters+0x238>)
 8010f3a:	2200      	movs	r2, #0
 8010f3c:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8010f40:	4b41      	ldr	r3, [pc, #260]	@ (8011048 <ResetMacParameters+0x238>)
 8010f42:	2200      	movs	r2, #0
 8010f44:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8010f48:	2301      	movs	r3, #1
 8010f4a:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8010f4c:	4b40      	ldr	r3, [pc, #256]	@ (8011050 <ResetMacParameters+0x240>)
 8010f4e:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8010f50:	4b40      	ldr	r3, [pc, #256]	@ (8011054 <ResetMacParameters+0x244>)
 8010f52:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 8010f54:	4b40      	ldr	r3, [pc, #256]	@ (8011058 <ResetMacParameters+0x248>)
 8010f56:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8010f58:	4b3b      	ldr	r3, [pc, #236]	@ (8011048 <ResetMacParameters+0x238>)
 8010f5a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010f5e:	f107 020c 	add.w	r2, r7, #12
 8010f62:	4611      	mov	r1, r2
 8010f64:	4618      	mov	r0, r3
 8010f66:	f004 fa88 	bl	801547a <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8010f6a:	4b38      	ldr	r3, [pc, #224]	@ (801104c <ResetMacParameters+0x23c>)
 8010f6c:	2200      	movs	r2, #0
 8010f6e:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8010f72:	4b36      	ldr	r3, [pc, #216]	@ (801104c <ResetMacParameters+0x23c>)
 8010f74:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010f78:	4b34      	ldr	r3, [pc, #208]	@ (801104c <ResetMacParameters+0x23c>)
 8010f7a:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8010f7e:	4b32      	ldr	r3, [pc, #200]	@ (8011048 <ResetMacParameters+0x238>)
 8010f80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f82:	4a32      	ldr	r2, [pc, #200]	@ (801104c <ResetMacParameters+0x23c>)
 8010f84:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010f88:	4b2f      	ldr	r3, [pc, #188]	@ (8011048 <ResetMacParameters+0x238>)
 8010f8a:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010f8e:	4b2f      	ldr	r3, [pc, #188]	@ (801104c <ResetMacParameters+0x23c>)
 8010f90:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010f94:	4b2c      	ldr	r3, [pc, #176]	@ (8011048 <ResetMacParameters+0x238>)
 8010f96:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010f9a:	4b2c      	ldr	r3, [pc, #176]	@ (801104c <ResetMacParameters+0x23c>)
 8010f9c:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8010fa0:	4b2a      	ldr	r3, [pc, #168]	@ (801104c <ResetMacParameters+0x23c>)
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010fa8:	4b28      	ldr	r3, [pc, #160]	@ (801104c <ResetMacParameters+0x23c>)
 8010faa:	2201      	movs	r2, #1
 8010fac:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010fb0:	4b25      	ldr	r3, [pc, #148]	@ (8011048 <ResetMacParameters+0x238>)
 8010fb2:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010fb6:	4b25      	ldr	r3, [pc, #148]	@ (801104c <ResetMacParameters+0x23c>)
 8010fb8:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8010fbc:	4a23      	ldr	r2, [pc, #140]	@ (801104c <ResetMacParameters+0x23c>)
 8010fbe:	4b23      	ldr	r3, [pc, #140]	@ (801104c <ResetMacParameters+0x23c>)
 8010fc0:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8010fc4:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8010fc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010fca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010fcc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010fd0:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8010fd4:	4b1d      	ldr	r3, [pc, #116]	@ (801104c <ResetMacParameters+0x23c>)
 8010fd6:	2201      	movs	r2, #1
 8010fd8:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010fdc:	4b1b      	ldr	r3, [pc, #108]	@ (801104c <ResetMacParameters+0x23c>)
 8010fde:	2202      	movs	r2, #2
 8010fe0:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 8010fe8:	2300      	movs	r3, #0
 8010fea:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 8010fec:	4b17      	ldr	r3, [pc, #92]	@ (801104c <ResetMacParameters+0x23c>)
 8010fee:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d009      	beq.n	801100a <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8010ff6:	4b15      	ldr	r3, [pc, #84]	@ (801104c <ResetMacParameters+0x23c>)
 8010ff8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8011000:	4b12      	ldr	r3, [pc, #72]	@ (801104c <ResetMacParameters+0x23c>)
 8011002:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011006:	695b      	ldr	r3, [r3, #20]
 8011008:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 801100a:	4b14      	ldr	r3, [pc, #80]	@ (801105c <ResetMacParameters+0x24c>)
 801100c:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 801100e:	4b14      	ldr	r3, [pc, #80]	@ (8011060 <ResetMacParameters+0x250>)
 8011010:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8011012:	4b14      	ldr	r3, [pc, #80]	@ (8011064 <ResetMacParameters+0x254>)
 8011014:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8011016:	4b14      	ldr	r3, [pc, #80]	@ (8011068 <ResetMacParameters+0x258>)
 8011018:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 801101a:	4b14      	ldr	r3, [pc, #80]	@ (801106c <ResetMacParameters+0x25c>)
 801101c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 801101e:	4b14      	ldr	r3, [pc, #80]	@ (8011070 <ResetMacParameters+0x260>)
 8011020:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8011022:	4b14      	ldr	r3, [pc, #80]	@ (8011074 <ResetMacParameters+0x264>)
 8011024:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8011026:	4b14      	ldr	r3, [pc, #80]	@ (8011078 <ResetMacParameters+0x268>)
 8011028:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 801102a:	4b14      	ldr	r3, [pc, #80]	@ (801107c <ResetMacParameters+0x26c>)
 801102c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 801102e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8011032:	f107 031c 	add.w	r3, r7, #28
 8011036:	4a12      	ldr	r2, [pc, #72]	@ (8011080 <ResetMacParameters+0x270>)
 8011038:	4618      	mov	r0, r3
 801103a:	f002 f9f8 	bl	801342e <LoRaMacClassBInit>
}
 801103e:	bf00      	nop
 8011040:	3748      	adds	r7, #72	@ 0x48
 8011042:	46bd      	mov	sp, r7
 8011044:	bdb0      	pop	{r4, r5, r7, pc}
 8011046:	bf00      	nop
 8011048:	20000f48 	.word	0x20000f48
 801104c:	20000a14 	.word	0x20000a14
 8011050:	2000116c 	.word	0x2000116c
 8011054:	20001180 	.word	0x20001180
 8011058:	20001ae0 	.word	0x20001ae0
 801105c:	20000e7c 	.word	0x20000e7c
 8011060:	20000e34 	.word	0x20000e34
 8011064:	20000e68 	.word	0x20000e68
 8011068:	20000ea5 	.word	0x20000ea5
 801106c:	2000102c 	.word	0x2000102c
 8011070:	20000f90 	.word	0x20000f90
 8011074:	20000f94 	.word	0x20000f94
 8011078:	20001030 	.word	0x20001030
 801107c:	20001078 	.word	0x20001078
 8011080:	200014fc 	.word	0x200014fc

08011084 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8011084:	b580      	push	{r7, lr}
 8011086:	b082      	sub	sp, #8
 8011088:	af00      	add	r7, sp, #0
 801108a:	6078      	str	r0, [r7, #4]
 801108c:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 801108e:	6878      	ldr	r0, [r7, #4]
 8011090:	f00d fb1e 	bl	801e6d0 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8011094:	4b11      	ldr	r3, [pc, #68]	@ (80110dc <RxWindowSetup+0x58>)
 8011096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011098:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801109a:	4b11      	ldr	r3, [pc, #68]	@ (80110e0 <RxWindowSetup+0x5c>)
 801109c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80110a0:	4a10      	ldr	r2, [pc, #64]	@ (80110e4 <RxWindowSetup+0x60>)
 80110a2:	6839      	ldr	r1, [r7, #0]
 80110a4:	4618      	mov	r0, r3
 80110a6:	f004 faab 	bl	8015600 <RegionRxConfig>
 80110aa:	4603      	mov	r3, r0
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d010      	beq.n	80110d2 <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80110b0:	4b0d      	ldr	r3, [pc, #52]	@ (80110e8 <RxWindowSetup+0x64>)
 80110b2:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 80110b6:	4b0c      	ldr	r3, [pc, #48]	@ (80110e8 <RxWindowSetup+0x64>)
 80110b8:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 80110bc:	4b07      	ldr	r3, [pc, #28]	@ (80110dc <RxWindowSetup+0x58>)
 80110be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110c0:	4a07      	ldr	r2, [pc, #28]	@ (80110e0 <RxWindowSetup+0x5c>)
 80110c2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80110c4:	4610      	mov	r0, r2
 80110c6:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80110c8:	683b      	ldr	r3, [r7, #0]
 80110ca:	7cda      	ldrb	r2, [r3, #19]
 80110cc:	4b06      	ldr	r3, [pc, #24]	@ (80110e8 <RxWindowSetup+0x64>)
 80110ce:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 80110d2:	bf00      	nop
 80110d4:	3708      	adds	r7, #8
 80110d6:	46bd      	mov	sp, r7
 80110d8:	bd80      	pop	{r7, pc}
 80110da:	bf00      	nop
 80110dc:	080200bc 	.word	0x080200bc
 80110e0:	20000f48 	.word	0x20000f48
 80110e4:	20000e38 	.word	0x20000e38
 80110e8:	20000a14 	.word	0x20000a14

080110ec <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 80110ec:	b590      	push	{r4, r7, lr}
 80110ee:	b083      	sub	sp, #12
 80110f0:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80110f2:	4b1e      	ldr	r3, [pc, #120]	@ (801116c <OpenContinuousRxCWindow+0x80>)
 80110f4:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 80110f8:	4b1c      	ldr	r3, [pc, #112]	@ (801116c <OpenContinuousRxCWindow+0x80>)
 80110fa:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80110fe:	b259      	sxtb	r1, r3
 8011100:	4b1a      	ldr	r3, [pc, #104]	@ (801116c <OpenContinuousRxCWindow+0x80>)
 8011102:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011106:	4b19      	ldr	r3, [pc, #100]	@ (801116c <OpenContinuousRxCWindow+0x80>)
 8011108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801110a:	4c19      	ldr	r4, [pc, #100]	@ (8011170 <OpenContinuousRxCWindow+0x84>)
 801110c:	9400      	str	r4, [sp, #0]
 801110e:	f004 fa46 	bl	801559e <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011112:	4b18      	ldr	r3, [pc, #96]	@ (8011174 <OpenContinuousRxCWindow+0x88>)
 8011114:	2202      	movs	r2, #2
 8011116:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801111a:	4b14      	ldr	r3, [pc, #80]	@ (801116c <OpenContinuousRxCWindow+0x80>)
 801111c:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8011120:	4b14      	ldr	r3, [pc, #80]	@ (8011174 <OpenContinuousRxCWindow+0x88>)
 8011122:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011126:	4b13      	ldr	r3, [pc, #76]	@ (8011174 <OpenContinuousRxCWindow+0x88>)
 8011128:	2201      	movs	r2, #1
 801112a:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801112e:	4b0f      	ldr	r3, [pc, #60]	@ (801116c <OpenContinuousRxCWindow+0x80>)
 8011130:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011134:	4a10      	ldr	r2, [pc, #64]	@ (8011178 <OpenContinuousRxCWindow+0x8c>)
 8011136:	490e      	ldr	r1, [pc, #56]	@ (8011170 <OpenContinuousRxCWindow+0x84>)
 8011138:	4618      	mov	r0, r3
 801113a:	f004 fa61 	bl	8015600 <RegionRxConfig>
 801113e:	4603      	mov	r3, r0
 8011140:	2b00      	cmp	r3, #0
 8011142:	d00f      	beq.n	8011164 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011144:	4b0b      	ldr	r3, [pc, #44]	@ (8011174 <OpenContinuousRxCWindow+0x88>)
 8011146:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 801114a:	4b0a      	ldr	r3, [pc, #40]	@ (8011174 <OpenContinuousRxCWindow+0x88>)
 801114c:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 8011150:	4b0a      	ldr	r3, [pc, #40]	@ (801117c <OpenContinuousRxCWindow+0x90>)
 8011152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011154:	2000      	movs	r0, #0
 8011156:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8011158:	4b06      	ldr	r3, [pc, #24]	@ (8011174 <OpenContinuousRxCWindow+0x88>)
 801115a:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 801115e:	4b05      	ldr	r3, [pc, #20]	@ (8011174 <OpenContinuousRxCWindow+0x88>)
 8011160:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 8011164:	bf00      	nop
 8011166:	3704      	adds	r7, #4
 8011168:	46bd      	mov	sp, r7
 801116a:	bd90      	pop	{r4, r7, pc}
 801116c:	20000f48 	.word	0x20000f48
 8011170:	20000dfc 	.word	0x20000dfc
 8011174:	20000a14 	.word	0x20000a14
 8011178:	20000e38 	.word	0x20000e38
 801117c:	080200bc 	.word	0x080200bc

08011180 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b088      	sub	sp, #32
 8011184:	af00      	add	r7, sp, #0
 8011186:	60f8      	str	r0, [r7, #12]
 8011188:	60b9      	str	r1, [r7, #8]
 801118a:	603b      	str	r3, [r7, #0]
 801118c:	4613      	mov	r3, r2
 801118e:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8011190:	4b81      	ldr	r3, [pc, #516]	@ (8011398 <PrepareFrame+0x218>)
 8011192:	2200      	movs	r2, #0
 8011194:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8011196:	4b80      	ldr	r3, [pc, #512]	@ (8011398 <PrepareFrame+0x218>)
 8011198:	2200      	movs	r2, #0
 801119a:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 801119e:	2300      	movs	r3, #0
 80111a0:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80111a2:	2300      	movs	r3, #0
 80111a4:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80111a6:	2300      	movs	r3, #0
 80111a8:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d101      	bne.n	80111b4 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80111b0:	2300      	movs	r3, #0
 80111b2:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80111b4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80111b6:	461a      	mov	r2, r3
 80111b8:	6839      	ldr	r1, [r7, #0]
 80111ba:	4878      	ldr	r0, [pc, #480]	@ (801139c <PrepareFrame+0x21c>)
 80111bc:	f009 f93b 	bl	801a436 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80111c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80111c2:	b2da      	uxtb	r2, r3
 80111c4:	4b74      	ldr	r3, [pc, #464]	@ (8011398 <PrepareFrame+0x218>)
 80111c6:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	781a      	ldrb	r2, [r3, #0]
 80111ce:	4b72      	ldr	r3, [pc, #456]	@ (8011398 <PrepareFrame+0x218>)
 80111d0:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	781b      	ldrb	r3, [r3, #0]
 80111d6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80111da:	b2db      	uxtb	r3, r3
 80111dc:	2b07      	cmp	r3, #7
 80111de:	f000 80b9 	beq.w	8011354 <PrepareFrame+0x1d4>
 80111e2:	2b07      	cmp	r3, #7
 80111e4:	f300 80ce 	bgt.w	8011384 <PrepareFrame+0x204>
 80111e8:	2b02      	cmp	r3, #2
 80111ea:	d006      	beq.n	80111fa <PrepareFrame+0x7a>
 80111ec:	2b04      	cmp	r3, #4
 80111ee:	f040 80c9 	bne.w	8011384 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 80111f2:	4b69      	ldr	r3, [pc, #420]	@ (8011398 <PrepareFrame+0x218>)
 80111f4:	2201      	movs	r2, #1
 80111f6:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 80111fa:	4b67      	ldr	r3, [pc, #412]	@ (8011398 <PrepareFrame+0x218>)
 80111fc:	2204      	movs	r2, #4
 80111fe:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8011202:	4b65      	ldr	r3, [pc, #404]	@ (8011398 <PrepareFrame+0x218>)
 8011204:	4a66      	ldr	r2, [pc, #408]	@ (80113a0 <PrepareFrame+0x220>)
 8011206:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801120a:	4b63      	ldr	r3, [pc, #396]	@ (8011398 <PrepareFrame+0x218>)
 801120c:	22ff      	movs	r2, #255	@ 0xff
 801120e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	781a      	ldrb	r2, [r3, #0]
 8011216:	4b60      	ldr	r3, [pc, #384]	@ (8011398 <PrepareFrame+0x218>)
 8011218:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 801121c:	4a5e      	ldr	r2, [pc, #376]	@ (8011398 <PrepareFrame+0x218>)
 801121e:	79fb      	ldrb	r3, [r7, #7]
 8011220:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8011224:	4b5f      	ldr	r3, [pc, #380]	@ (80113a4 <PrepareFrame+0x224>)
 8011226:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801122a:	4a5b      	ldr	r2, [pc, #364]	@ (8011398 <PrepareFrame+0x218>)
 801122c:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011230:	68bb      	ldr	r3, [r7, #8]
 8011232:	781a      	ldrb	r2, [r3, #0]
 8011234:	4b58      	ldr	r3, [pc, #352]	@ (8011398 <PrepareFrame+0x218>)
 8011236:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 801123a:	4b57      	ldr	r3, [pc, #348]	@ (8011398 <PrepareFrame+0x218>)
 801123c:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8011240:	4b55      	ldr	r3, [pc, #340]	@ (8011398 <PrepareFrame+0x218>)
 8011242:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8011246:	4b54      	ldr	r3, [pc, #336]	@ (8011398 <PrepareFrame+0x218>)
 8011248:	4a54      	ldr	r2, [pc, #336]	@ (801139c <PrepareFrame+0x21c>)
 801124a:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 801124e:	f107 0318 	add.w	r3, r7, #24
 8011252:	4618      	mov	r0, r3
 8011254:	f003 fa3e 	bl	80146d4 <LoRaMacCryptoGetFCntUp>
 8011258:	4603      	mov	r3, r0
 801125a:	2b00      	cmp	r3, #0
 801125c:	d001      	beq.n	8011262 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801125e:	2312      	movs	r3, #18
 8011260:	e096      	b.n	8011390 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8011262:	69bb      	ldr	r3, [r7, #24]
 8011264:	b29a      	uxth	r2, r3
 8011266:	4b4c      	ldr	r3, [pc, #304]	@ (8011398 <PrepareFrame+0x218>)
 8011268:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 801126c:	4b4a      	ldr	r3, [pc, #296]	@ (8011398 <PrepareFrame+0x218>)
 801126e:	2200      	movs	r2, #0
 8011270:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8011274:	4b48      	ldr	r3, [pc, #288]	@ (8011398 <PrepareFrame+0x218>)
 8011276:	2200      	movs	r2, #0
 8011278:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 801127c:	69bb      	ldr	r3, [r7, #24]
 801127e:	4a46      	ldr	r2, [pc, #280]	@ (8011398 <PrepareFrame+0x218>)
 8011280:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011284:	f107 0314 	add.w	r3, r7, #20
 8011288:	4618      	mov	r0, r3
 801128a:	f002 fbef 	bl	8013a6c <LoRaMacCommandsGetSizeSerializedCmds>
 801128e:	4603      	mov	r3, r0
 8011290:	2b00      	cmp	r3, #0
 8011292:	d001      	beq.n	8011298 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011294:	2313      	movs	r3, #19
 8011296:	e07b      	b.n	8011390 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8011298:	697b      	ldr	r3, [r7, #20]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d074      	beq.n	8011388 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 801129e:	4b41      	ldr	r3, [pc, #260]	@ (80113a4 <PrepareFrame+0x224>)
 80112a0:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80112a4:	4618      	mov	r0, r3
 80112a6:	f7fe fd13 	bl	800fcd0 <GetMaxAppPayloadWithoutFOptsLength>
 80112aa:	4603      	mov	r3, r0
 80112ac:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80112ae:	4b3a      	ldr	r3, [pc, #232]	@ (8011398 <PrepareFrame+0x218>)
 80112b0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d01d      	beq.n	80112f4 <PrepareFrame+0x174>
 80112b8:	697b      	ldr	r3, [r7, #20]
 80112ba:	2b0f      	cmp	r3, #15
 80112bc:	d81a      	bhi.n	80112f4 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80112be:	f107 0314 	add.w	r3, r7, #20
 80112c2:	4a39      	ldr	r2, [pc, #228]	@ (80113a8 <PrepareFrame+0x228>)
 80112c4:	4619      	mov	r1, r3
 80112c6:	200f      	movs	r0, #15
 80112c8:	f002 fbe6 	bl	8013a98 <LoRaMacCommandsSerializeCmds>
 80112cc:	4603      	mov	r3, r0
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d001      	beq.n	80112d6 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80112d2:	2313      	movs	r3, #19
 80112d4:	e05c      	b.n	8011390 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80112d6:	697b      	ldr	r3, [r7, #20]
 80112d8:	f003 030f 	and.w	r3, r3, #15
 80112dc:	b2d9      	uxtb	r1, r3
 80112de:	68ba      	ldr	r2, [r7, #8]
 80112e0:	7813      	ldrb	r3, [r2, #0]
 80112e2:	f361 0303 	bfi	r3, r1, #0, #4
 80112e6:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80112e8:	68bb      	ldr	r3, [r7, #8]
 80112ea:	781a      	ldrb	r2, [r3, #0]
 80112ec:	4b2a      	ldr	r3, [pc, #168]	@ (8011398 <PrepareFrame+0x218>)
 80112ee:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 80112f2:	e049      	b.n	8011388 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80112f4:	4b28      	ldr	r3, [pc, #160]	@ (8011398 <PrepareFrame+0x218>)
 80112f6:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d010      	beq.n	8011320 <PrepareFrame+0x1a0>
 80112fe:	697b      	ldr	r3, [r7, #20]
 8011300:	2b0f      	cmp	r3, #15
 8011302:	d90d      	bls.n	8011320 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011304:	7ffb      	ldrb	r3, [r7, #31]
 8011306:	f107 0114 	add.w	r1, r7, #20
 801130a:	4a28      	ldr	r2, [pc, #160]	@ (80113ac <PrepareFrame+0x22c>)
 801130c:	4618      	mov	r0, r3
 801130e:	f002 fbc3 	bl	8013a98 <LoRaMacCommandsSerializeCmds>
 8011312:	4603      	mov	r3, r0
 8011314:	2b00      	cmp	r3, #0
 8011316:	d001      	beq.n	801131c <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011318:	2313      	movs	r3, #19
 801131a:	e039      	b.n	8011390 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 801131c:	230a      	movs	r3, #10
 801131e:	e037      	b.n	8011390 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011320:	7ffb      	ldrb	r3, [r7, #31]
 8011322:	f107 0114 	add.w	r1, r7, #20
 8011326:	4a21      	ldr	r2, [pc, #132]	@ (80113ac <PrepareFrame+0x22c>)
 8011328:	4618      	mov	r0, r3
 801132a:	f002 fbb5 	bl	8013a98 <LoRaMacCommandsSerializeCmds>
 801132e:	4603      	mov	r3, r0
 8011330:	2b00      	cmp	r3, #0
 8011332:	d001      	beq.n	8011338 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011334:	2313      	movs	r3, #19
 8011336:	e02b      	b.n	8011390 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8011338:	4b17      	ldr	r3, [pc, #92]	@ (8011398 <PrepareFrame+0x218>)
 801133a:	2200      	movs	r2, #0
 801133c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8011340:	4b15      	ldr	r3, [pc, #84]	@ (8011398 <PrepareFrame+0x218>)
 8011342:	4a1a      	ldr	r2, [pc, #104]	@ (80113ac <PrepareFrame+0x22c>)
 8011344:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011348:	697b      	ldr	r3, [r7, #20]
 801134a:	b2da      	uxtb	r2, r3
 801134c:	4b12      	ldr	r3, [pc, #72]	@ (8011398 <PrepareFrame+0x218>)
 801134e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 8011352:	e019      	b.n	8011388 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d018      	beq.n	801138c <PrepareFrame+0x20c>
 801135a:	4b0f      	ldr	r3, [pc, #60]	@ (8011398 <PrepareFrame+0x218>)
 801135c:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011360:	2b00      	cmp	r3, #0
 8011362:	d013      	beq.n	801138c <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8011364:	4812      	ldr	r0, [pc, #72]	@ (80113b0 <PrepareFrame+0x230>)
 8011366:	4b0c      	ldr	r3, [pc, #48]	@ (8011398 <PrepareFrame+0x218>)
 8011368:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 801136c:	461a      	mov	r2, r3
 801136e:	6839      	ldr	r1, [r7, #0]
 8011370:	f009 f861 	bl	801a436 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8011374:	4b08      	ldr	r3, [pc, #32]	@ (8011398 <PrepareFrame+0x218>)
 8011376:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 801137a:	3301      	adds	r3, #1
 801137c:	b29a      	uxth	r2, r3
 801137e:	4b06      	ldr	r3, [pc, #24]	@ (8011398 <PrepareFrame+0x218>)
 8011380:	801a      	strh	r2, [r3, #0]
            }
            break;
 8011382:	e003      	b.n	801138c <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011384:	2302      	movs	r3, #2
 8011386:	e003      	b.n	8011390 <PrepareFrame+0x210>
            break;
 8011388:	bf00      	nop
 801138a:	e000      	b.n	801138e <PrepareFrame+0x20e>
            break;
 801138c:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 801138e:	2300      	movs	r3, #0
}
 8011390:	4618      	mov	r0, r3
 8011392:	3720      	adds	r7, #32
 8011394:	46bd      	mov	sp, r7
 8011396:	bd80      	pop	{r7, pc}
 8011398:	20000a14 	.word	0x20000a14
 801139c:	20000b4c 	.word	0x20000b4c
 80113a0:	20000a16 	.word	0x20000a16
 80113a4:	20000f48 	.word	0x20000f48
 80113a8:	20000b2c 	.word	0x20000b2c
 80113ac:	20000ec8 	.word	0x20000ec8
 80113b0:	20000a17 	.word	0x20000a17

080113b4 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b08a      	sub	sp, #40	@ 0x28
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	4603      	mov	r3, r0
 80113bc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80113be:	2303      	movs	r3, #3
 80113c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 80113c4:	2300      	movs	r3, #0
 80113c6:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 80113c8:	79fb      	ldrb	r3, [r7, #7]
 80113ca:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80113cc:	4b4b      	ldr	r3, [pc, #300]	@ (80114fc <SendFrameOnChannel+0x148>)
 80113ce:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80113d2:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80113d4:	4b49      	ldr	r3, [pc, #292]	@ (80114fc <SendFrameOnChannel+0x148>)
 80113d6:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80113da:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80113dc:	4b47      	ldr	r3, [pc, #284]	@ (80114fc <SendFrameOnChannel+0x148>)
 80113de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80113e2:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80113e4:	4b45      	ldr	r3, [pc, #276]	@ (80114fc <SendFrameOnChannel+0x148>)
 80113e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80113ea:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80113ec:	4b44      	ldr	r3, [pc, #272]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80113ee:	881b      	ldrh	r3, [r3, #0]
 80113f0:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80113f2:	4b42      	ldr	r3, [pc, #264]	@ (80114fc <SendFrameOnChannel+0x148>)
 80113f4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80113f8:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 80113fa:	4b40      	ldr	r3, [pc, #256]	@ (80114fc <SendFrameOnChannel+0x148>)
 80113fc:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011400:	f107 020f 	add.w	r2, r7, #15
 8011404:	f107 0110 	add.w	r1, r7, #16
 8011408:	4b3e      	ldr	r3, [pc, #248]	@ (8011504 <SendFrameOnChannel+0x150>)
 801140a:	f004 f921 	bl	8015650 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801140e:	4b3c      	ldr	r3, [pc, #240]	@ (8011500 <SendFrameOnChannel+0x14c>)
 8011410:	2201      	movs	r2, #1
 8011412:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011416:	4b39      	ldr	r3, [pc, #228]	@ (80114fc <SendFrameOnChannel+0x148>)
 8011418:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801141c:	b2da      	uxtb	r2, r3
 801141e:	4b38      	ldr	r3, [pc, #224]	@ (8011500 <SendFrameOnChannel+0x14c>)
 8011420:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8011424:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8011428:	4b35      	ldr	r3, [pc, #212]	@ (8011500 <SendFrameOnChannel+0x14c>)
 801142a:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 801142e:	79fb      	ldrb	r3, [r7, #7]
 8011430:	4a33      	ldr	r2, [pc, #204]	@ (8011500 <SendFrameOnChannel+0x14c>)
 8011432:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011436:	4b32      	ldr	r3, [pc, #200]	@ (8011500 <SendFrameOnChannel+0x14c>)
 8011438:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 801143c:	4a30      	ldr	r2, [pc, #192]	@ (8011500 <SendFrameOnChannel+0x14c>)
 801143e:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011442:	4b2f      	ldr	r3, [pc, #188]	@ (8011500 <SendFrameOnChannel+0x14c>)
 8011444:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011448:	4a2d      	ldr	r2, [pc, #180]	@ (8011500 <SendFrameOnChannel+0x14c>)
 801144a:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 801144e:	f002 f85a 	bl	8013506 <LoRaMacClassBIsBeaconModeActive>
 8011452:	4603      	mov	r3, r0
 8011454:	2b00      	cmp	r3, #0
 8011456:	d00b      	beq.n	8011470 <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011458:	4b29      	ldr	r3, [pc, #164]	@ (8011500 <SendFrameOnChannel+0x14c>)
 801145a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 801145e:	4618      	mov	r0, r3
 8011460:	f002 f8bc 	bl	80135dc <LoRaMacClassBIsUplinkCollision>
 8011464:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011466:	6a3b      	ldr	r3, [r7, #32]
 8011468:	2b00      	cmp	r3, #0
 801146a:	d001      	beq.n	8011470 <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 801146c:	2310      	movs	r3, #16
 801146e:	e040      	b.n	80114f2 <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011470:	4b22      	ldr	r3, [pc, #136]	@ (80114fc <SendFrameOnChannel+0x148>)
 8011472:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011476:	2b01      	cmp	r3, #1
 8011478:	d101      	bne.n	801147e <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 801147a:	f002 f8b9 	bl	80135f0 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 801147e:	f002 f853 	bl	8013528 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8011482:	4b1e      	ldr	r3, [pc, #120]	@ (80114fc <SendFrameOnChannel+0x148>)
 8011484:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011488:	b2db      	uxtb	r3, r3
 801148a:	4a1d      	ldr	r2, [pc, #116]	@ (8011500 <SendFrameOnChannel+0x14c>)
 801148c:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 8011490:	4611      	mov	r1, r2
 8011492:	4618      	mov	r0, r3
 8011494:	f7ff fc2c 	bl	8010cf0 <SecureFrame>
 8011498:	4603      	mov	r3, r0
 801149a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 801149e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d002      	beq.n	80114ac <SendFrameOnChannel+0xf8>
    {
        return status;
 80114a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80114aa:	e022      	b.n	80114f2 <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80114ac:	4b14      	ldr	r3, [pc, #80]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114ae:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80114b2:	f043 0302 	orr.w	r3, r3, #2
 80114b6:	4a12      	ldr	r2, [pc, #72]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114b8:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 80114bc:	4b10      	ldr	r3, [pc, #64]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114be:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80114c2:	3301      	adds	r3, #1
 80114c4:	b2da      	uxtb	r2, r3
 80114c6:	4b0e      	ldr	r3, [pc, #56]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114c8:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 80114cc:	4b0c      	ldr	r3, [pc, #48]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114ce:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80114d2:	4b0b      	ldr	r3, [pc, #44]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114d4:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 80114d8:	4b09      	ldr	r3, [pc, #36]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114da:	2200      	movs	r2, #0
 80114dc:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 80114e0:	4b09      	ldr	r3, [pc, #36]	@ (8011508 <SendFrameOnChannel+0x154>)
 80114e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114e4:	4a06      	ldr	r2, [pc, #24]	@ (8011500 <SendFrameOnChannel+0x14c>)
 80114e6:	8812      	ldrh	r2, [r2, #0]
 80114e8:	b2d2      	uxtb	r2, r2
 80114ea:	4611      	mov	r1, r2
 80114ec:	4807      	ldr	r0, [pc, #28]	@ (801150c <SendFrameOnChannel+0x158>)
 80114ee:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 80114f0:	2300      	movs	r3, #0
}
 80114f2:	4618      	mov	r0, r3
 80114f4:	3728      	adds	r7, #40	@ 0x28
 80114f6:	46bd      	mov	sp, r7
 80114f8:	bd80      	pop	{r7, pc}
 80114fa:	bf00      	nop
 80114fc:	20000f48 	.word	0x20000f48
 8011500:	20000a14 	.word	0x20000a14
 8011504:	20000e30 	.word	0x20000e30
 8011508:	080200bc 	.word	0x080200bc
 801150c:	20000a16 	.word	0x20000a16

08011510 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8011510:	b580      	push	{r7, lr}
 8011512:	b082      	sub	sp, #8
 8011514:	af00      	add	r7, sp, #0
 8011516:	4603      	mov	r3, r0
 8011518:	6039      	str	r1, [r7, #0]
 801151a:	80fb      	strh	r3, [r7, #6]
 801151c:	4613      	mov	r3, r2
 801151e:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8011520:	4b09      	ldr	r3, [pc, #36]	@ (8011548 <SetTxContinuousWave+0x38>)
 8011522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011524:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8011528:	88fa      	ldrh	r2, [r7, #6]
 801152a:	6838      	ldr	r0, [r7, #0]
 801152c:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 801152e:	4b07      	ldr	r3, [pc, #28]	@ (801154c <SetTxContinuousWave+0x3c>)
 8011530:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011534:	f043 0302 	orr.w	r3, r3, #2
 8011538:	4a04      	ldr	r2, [pc, #16]	@ (801154c <SetTxContinuousWave+0x3c>)
 801153a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 801153e:	2300      	movs	r3, #0
}
 8011540:	4618      	mov	r0, r3
 8011542:	3708      	adds	r7, #8
 8011544:	46bd      	mov	sp, r7
 8011546:	bd80      	pop	{r7, pc}
 8011548:	080200bc 	.word	0x080200bc
 801154c:	20000a14 	.word	0x20000a14

08011550 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8011550:	b580      	push	{r7, lr}
 8011552:	b082      	sub	sp, #8
 8011554:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 8011556:	2300      	movs	r3, #0
 8011558:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 801155a:	4b49      	ldr	r3, [pc, #292]	@ (8011680 <RestoreNvmData+0x130>)
 801155c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011560:	2b01      	cmp	r3, #1
 8011562:	d001      	beq.n	8011568 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8011564:	2301      	movs	r3, #1
 8011566:	e087      	b.n	8011678 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8011568:	2124      	movs	r1, #36	@ 0x24
 801156a:	4846      	ldr	r0, [pc, #280]	@ (8011684 <RestoreNvmData+0x134>)
 801156c:	f008 ffb8 	bl	801a4e0 <Crc32>
 8011570:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 8011572:	4b44      	ldr	r3, [pc, #272]	@ (8011684 <RestoreNvmData+0x134>)
 8011574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011576:	687a      	ldr	r2, [r7, #4]
 8011578:	429a      	cmp	r2, r3
 801157a:	d001      	beq.n	8011580 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801157c:	2317      	movs	r3, #23
 801157e:	e07b      	b.n	8011678 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8011580:	211c      	movs	r1, #28
 8011582:	4841      	ldr	r0, [pc, #260]	@ (8011688 <RestoreNvmData+0x138>)
 8011584:	f008 ffac 	bl	801a4e0 <Crc32>
 8011588:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 801158a:	4b3e      	ldr	r3, [pc, #248]	@ (8011684 <RestoreNvmData+0x134>)
 801158c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801158e:	687a      	ldr	r2, [r7, #4]
 8011590:	429a      	cmp	r2, r3
 8011592:	d001      	beq.n	8011598 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011594:	2317      	movs	r3, #23
 8011596:	e06f      	b.n	8011678 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8011598:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801159c:	483b      	ldr	r0, [pc, #236]	@ (801168c <RestoreNvmData+0x13c>)
 801159e:	f008 ff9f 	bl	801a4e0 <Crc32>
 80115a2:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 80115a4:	4b37      	ldr	r3, [pc, #220]	@ (8011684 <RestoreNvmData+0x134>)
 80115a6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80115aa:	687a      	ldr	r2, [r7, #4]
 80115ac:	429a      	cmp	r2, r3
 80115ae:	d001      	beq.n	80115b4 <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80115b0:	2317      	movs	r3, #23
 80115b2:	e061      	b.n	8011678 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 80115b4:	21d4      	movs	r1, #212	@ 0xd4
 80115b6:	4836      	ldr	r0, [pc, #216]	@ (8011690 <RestoreNvmData+0x140>)
 80115b8:	f008 ff92 	bl	801a4e0 <Crc32>
 80115bc:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 80115be:	4b31      	ldr	r3, [pc, #196]	@ (8011684 <RestoreNvmData+0x134>)
 80115c0:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80115c4:	687a      	ldr	r2, [r7, #4]
 80115c6:	429a      	cmp	r2, r3
 80115c8:	d001      	beq.n	80115ce <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80115ca:	2317      	movs	r3, #23
 80115cc:	e054      	b.n	8011678 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 80115ce:	2110      	movs	r1, #16
 80115d0:	4830      	ldr	r0, [pc, #192]	@ (8011694 <RestoreNvmData+0x144>)
 80115d2:	f008 ff85 	bl	801a4e0 <Crc32>
 80115d6:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 80115d8:	4b2a      	ldr	r3, [pc, #168]	@ (8011684 <RestoreNvmData+0x134>)
 80115da:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 80115de:	687a      	ldr	r2, [r7, #4]
 80115e0:	429a      	cmp	r2, r3
 80115e2:	d001      	beq.n	80115e8 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80115e4:	2317      	movs	r3, #23
 80115e6:	e047      	b.n	8011678 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 80115e8:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80115ec:	482a      	ldr	r0, [pc, #168]	@ (8011698 <RestoreNvmData+0x148>)
 80115ee:	f008 ff77 	bl	801a4e0 <Crc32>
 80115f2:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 80115f4:	4b23      	ldr	r3, [pc, #140]	@ (8011684 <RestoreNvmData+0x134>)
 80115f6:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 80115fa:	687a      	ldr	r2, [r7, #4]
 80115fc:	429a      	cmp	r2, r3
 80115fe:	d001      	beq.n	8011604 <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011600:	2317      	movs	r3, #23
 8011602:	e039      	b.n	8011678 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8011604:	2114      	movs	r1, #20
 8011606:	4825      	ldr	r0, [pc, #148]	@ (801169c <RestoreNvmData+0x14c>)
 8011608:	f008 ff6a 	bl	801a4e0 <Crc32>
 801160c:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 801160e:	4b1d      	ldr	r3, [pc, #116]	@ (8011684 <RestoreNvmData+0x134>)
 8011610:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 8011614:	687a      	ldr	r2, [r7, #4]
 8011616:	429a      	cmp	r2, r3
 8011618:	d001      	beq.n	801161e <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801161a:	2317      	movs	r3, #23
 801161c:	e02c      	b.n	8011678 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 801161e:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8011622:	4918      	ldr	r1, [pc, #96]	@ (8011684 <RestoreNvmData+0x134>)
 8011624:	481e      	ldr	r0, [pc, #120]	@ (80116a0 <RestoreNvmData+0x150>)
 8011626:	f008 ff06 	bl	801a436 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 801162a:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 801162e:	2100      	movs	r1, #0
 8011630:	4814      	ldr	r0, [pc, #80]	@ (8011684 <RestoreNvmData+0x134>)
 8011632:	f008 ff3b 	bl	801a4ac <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8011636:	4b12      	ldr	r3, [pc, #72]	@ (8011680 <RestoreNvmData+0x130>)
 8011638:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 801163c:	4b10      	ldr	r3, [pc, #64]	@ (8011680 <RestoreNvmData+0x130>)
 801163e:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8011642:	4b17      	ldr	r3, [pc, #92]	@ (80116a0 <RestoreNvmData+0x150>)
 8011644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011646:	4a0e      	ldr	r2, [pc, #56]	@ (8011680 <RestoreNvmData+0x130>)
 8011648:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801164c:	4b14      	ldr	r3, [pc, #80]	@ (80116a0 <RestoreNvmData+0x150>)
 801164e:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011652:	4b0b      	ldr	r3, [pc, #44]	@ (8011680 <RestoreNvmData+0x130>)
 8011654:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011658:	4b09      	ldr	r3, [pc, #36]	@ (8011680 <RestoreNvmData+0x130>)
 801165a:	2201      	movs	r2, #1
 801165c:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011660:	4b07      	ldr	r3, [pc, #28]	@ (8011680 <RestoreNvmData+0x130>)
 8011662:	2202      	movs	r2, #2
 8011664:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011668:	4b0e      	ldr	r3, [pc, #56]	@ (80116a4 <RestoreNvmData+0x154>)
 801166a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801166c:	4a0c      	ldr	r2, [pc, #48]	@ (80116a0 <RestoreNvmData+0x150>)
 801166e:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8011672:	4610      	mov	r0, r2
 8011674:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8011676:	2300      	movs	r3, #0
}
 8011678:	4618      	mov	r0, r3
 801167a:	3708      	adds	r7, #8
 801167c:	46bd      	mov	sp, r7
 801167e:	bd80      	pop	{r7, pc}
 8011680:	20000a14 	.word	0x20000a14
 8011684:	20001514 	.word	0x20001514
 8011688:	2000153c 	.word	0x2000153c
 801168c:	2000155c 	.word	0x2000155c
 8011690:	20001660 	.word	0x20001660
 8011694:	20001738 	.word	0x20001738
 8011698:	2000174c 	.word	0x2000174c
 801169c:	20001ac8 	.word	0x20001ac8
 80116a0:	20000f48 	.word	0x20000f48
 80116a4:	080200bc 	.word	0x080200bc

080116a8 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 80116a8:	b480      	push	{r7}
 80116aa:	b083      	sub	sp, #12
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
 80116b0:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d002      	beq.n	80116be <DetermineFrameType+0x16>
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d101      	bne.n	80116c2 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80116be:	2303      	movs	r3, #3
 80116c0:	e03b      	b.n	801173a <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	7b1b      	ldrb	r3, [r3, #12]
 80116c6:	f003 030f 	and.w	r3, r3, #15
 80116ca:	b2db      	uxtb	r3, r3
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d008      	beq.n	80116e2 <DetermineFrameType+0x3a>
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d003      	beq.n	80116e2 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 80116da:	683b      	ldr	r3, [r7, #0]
 80116dc:	2200      	movs	r2, #0
 80116de:	701a      	strb	r2, [r3, #0]
 80116e0:	e02a      	b.n	8011738 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d103      	bne.n	80116f4 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 80116ec:	683b      	ldr	r3, [r7, #0]
 80116ee:	2201      	movs	r2, #1
 80116f0:	701a      	strb	r2, [r3, #0]
 80116f2:	e021      	b.n	8011738 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	7b1b      	ldrb	r3, [r3, #12]
 80116f8:	f003 030f 	and.w	r3, r3, #15
 80116fc:	b2db      	uxtb	r3, r3
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d108      	bne.n	8011714 <DetermineFrameType+0x6c>
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d103      	bne.n	8011714 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 801170c:	683b      	ldr	r3, [r7, #0]
 801170e:	2202      	movs	r2, #2
 8011710:	701a      	strb	r2, [r3, #0]
 8011712:	e011      	b.n	8011738 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	7b1b      	ldrb	r3, [r3, #12]
 8011718:	f003 030f 	and.w	r3, r3, #15
 801171c:	b2db      	uxtb	r3, r3
 801171e:	2b00      	cmp	r3, #0
 8011720:	d108      	bne.n	8011734 <DetermineFrameType+0x8c>
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d003      	beq.n	8011734 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 801172c:	683b      	ldr	r3, [r7, #0]
 801172e:	2203      	movs	r2, #3
 8011730:	701a      	strb	r2, [r3, #0]
 8011732:	e001      	b.n	8011738 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8011734:	2318      	movs	r3, #24
 8011736:	e000      	b.n	801173a <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8011738:	2300      	movs	r3, #0
}
 801173a:	4618      	mov	r0, r3
 801173c:	370c      	adds	r7, #12
 801173e:	46bd      	mov	sp, r7
 8011740:	bc80      	pop	{r7}
 8011742:	4770      	bx	lr

08011744 <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8011744:	b480      	push	{r7}
 8011746:	b083      	sub	sp, #12
 8011748:	af00      	add	r7, sp, #0
 801174a:	4603      	mov	r3, r0
 801174c:	460a      	mov	r2, r1
 801174e:	71fb      	strb	r3, [r7, #7]
 8011750:	4613      	mov	r3, r2
 8011752:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8011754:	79fa      	ldrb	r2, [r7, #7]
 8011756:	79bb      	ldrb	r3, [r7, #6]
 8011758:	429a      	cmp	r2, r3
 801175a:	d301      	bcc.n	8011760 <CheckRetrans+0x1c>
    {
        return true;
 801175c:	2301      	movs	r3, #1
 801175e:	e000      	b.n	8011762 <CheckRetrans+0x1e>
    }
    return false;
 8011760:	2300      	movs	r3, #0
}
 8011762:	4618      	mov	r0, r3
 8011764:	370c      	adds	r7, #12
 8011766:	46bd      	mov	sp, r7
 8011768:	bc80      	pop	{r7}
 801176a:	4770      	bx	lr

0801176c <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 801176c:	b580      	push	{r7, lr}
 801176e:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8011770:	4b12      	ldr	r3, [pc, #72]	@ (80117bc <CheckRetransUnconfirmedUplink+0x50>)
 8011772:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011776:	4a12      	ldr	r2, [pc, #72]	@ (80117c0 <CheckRetransUnconfirmedUplink+0x54>)
 8011778:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 801177c:	4611      	mov	r1, r2
 801177e:	4618      	mov	r0, r3
 8011780:	f7ff ffe0 	bl	8011744 <CheckRetrans>
 8011784:	4603      	mov	r3, r0
 8011786:	2b00      	cmp	r3, #0
 8011788:	d001      	beq.n	801178e <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 801178a:	2301      	movs	r3, #1
 801178c:	e014      	b.n	80117b8 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801178e:	4b0b      	ldr	r3, [pc, #44]	@ (80117bc <CheckRetransUnconfirmedUplink+0x50>)
 8011790:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011794:	f003 0302 	and.w	r3, r3, #2
 8011798:	b2db      	uxtb	r3, r3
 801179a:	2b00      	cmp	r3, #0
 801179c:	d00b      	beq.n	80117b6 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801179e:	4b07      	ldr	r3, [pc, #28]	@ (80117bc <CheckRetransUnconfirmedUplink+0x50>)
 80117a0:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d004      	beq.n	80117b2 <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 80117a8:	4b04      	ldr	r3, [pc, #16]	@ (80117bc <CheckRetransUnconfirmedUplink+0x50>)
 80117aa:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80117ae:	2b01      	cmp	r3, #1
 80117b0:	d101      	bne.n	80117b6 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 80117b2:	2301      	movs	r3, #1
 80117b4:	e000      	b.n	80117b8 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 80117b6:	2300      	movs	r3, #0
}
 80117b8:	4618      	mov	r0, r3
 80117ba:	bd80      	pop	{r7, pc}
 80117bc:	20000a14 	.word	0x20000a14
 80117c0:	20000f48 	.word	0x20000f48

080117c4 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80117c8:	4b10      	ldr	r3, [pc, #64]	@ (801180c <CheckRetransConfirmedUplink+0x48>)
 80117ca:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80117ce:	4a10      	ldr	r2, [pc, #64]	@ (8011810 <CheckRetransConfirmedUplink+0x4c>)
 80117d0:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 80117d4:	4611      	mov	r1, r2
 80117d6:	4618      	mov	r0, r3
 80117d8:	f7ff ffb4 	bl	8011744 <CheckRetrans>
 80117dc:	4603      	mov	r3, r0
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d001      	beq.n	80117e6 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80117e2:	2301      	movs	r3, #1
 80117e4:	e00f      	b.n	8011806 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80117e6:	4b09      	ldr	r3, [pc, #36]	@ (801180c <CheckRetransConfirmedUplink+0x48>)
 80117e8:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80117ec:	f003 0302 	and.w	r3, r3, #2
 80117f0:	b2db      	uxtb	r3, r3
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d006      	beq.n	8011804 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 80117f6:	4b05      	ldr	r3, [pc, #20]	@ (801180c <CheckRetransConfirmedUplink+0x48>)
 80117f8:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d001      	beq.n	8011804 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 8011800:	2301      	movs	r3, #1
 8011802:	e000      	b.n	8011806 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8011804:	2300      	movs	r3, #0
}
 8011806:	4618      	mov	r0, r3
 8011808:	bd80      	pop	{r7, pc}
 801180a:	bf00      	nop
 801180c:	20000a14 	.word	0x20000a14
 8011810:	20000f48 	.word	0x20000f48

08011814 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8011814:	b480      	push	{r7}
 8011816:	b083      	sub	sp, #12
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011822:	d002      	beq.n	801182a <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	3301      	adds	r3, #1
 8011828:	607b      	str	r3, [r7, #4]
    }
    return counter;
 801182a:	687b      	ldr	r3, [r7, #4]
}
 801182c:	4618      	mov	r0, r3
 801182e:	370c      	adds	r7, #12
 8011830:	46bd      	mov	sp, r7
 8011832:	bc80      	pop	{r7}
 8011834:	4770      	bx	lr
	...

08011838 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8011838:	b580      	push	{r7, lr}
 801183a:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801183c:	4b1a      	ldr	r3, [pc, #104]	@ (80118a8 <StopRetransmission+0x70>)
 801183e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011842:	f003 0302 	and.w	r3, r3, #2
 8011846:	b2db      	uxtb	r3, r3
 8011848:	2b00      	cmp	r3, #0
 801184a:	d009      	beq.n	8011860 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 801184c:	4b16      	ldr	r3, [pc, #88]	@ (80118a8 <StopRetransmission+0x70>)
 801184e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011852:	2b00      	cmp	r3, #0
 8011854:	d011      	beq.n	801187a <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8011856:	4b14      	ldr	r3, [pc, #80]	@ (80118a8 <StopRetransmission+0x70>)
 8011858:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 801185c:	2b01      	cmp	r3, #1
 801185e:	d00c      	beq.n	801187a <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8011860:	4b12      	ldr	r3, [pc, #72]	@ (80118ac <StopRetransmission+0x74>)
 8011862:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8011866:	2b00      	cmp	r3, #0
 8011868:	d007      	beq.n	801187a <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 801186a:	4b10      	ldr	r3, [pc, #64]	@ (80118ac <StopRetransmission+0x74>)
 801186c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801186e:	4618      	mov	r0, r3
 8011870:	f7ff ffd0 	bl	8011814 <IncreaseAdrAckCounter>
 8011874:	4603      	mov	r3, r0
 8011876:	4a0d      	ldr	r2, [pc, #52]	@ (80118ac <StopRetransmission+0x74>)
 8011878:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 801187a:	4b0b      	ldr	r3, [pc, #44]	@ (80118a8 <StopRetransmission+0x70>)
 801187c:	2200      	movs	r2, #0
 801187e:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 8011882:	4b09      	ldr	r3, [pc, #36]	@ (80118a8 <StopRetransmission+0x70>)
 8011884:	2200      	movs	r2, #0
 8011886:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 801188a:	4b07      	ldr	r3, [pc, #28]	@ (80118a8 <StopRetransmission+0x70>)
 801188c:	2200      	movs	r2, #0
 801188e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8011892:	4b05      	ldr	r3, [pc, #20]	@ (80118a8 <StopRetransmission+0x70>)
 8011894:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011898:	f023 0302 	bic.w	r3, r3, #2
 801189c:	4a02      	ldr	r2, [pc, #8]	@ (80118a8 <StopRetransmission+0x70>)
 801189e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 80118a2:	2301      	movs	r3, #1
}
 80118a4:	4618      	mov	r0, r3
 80118a6:	bd80      	pop	{r7, pc}
 80118a8:	20000a14 	.word	0x20000a14
 80118ac:	20000f48 	.word	0x20000f48

080118b0 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 80118b0:	b580      	push	{r7, lr}
 80118b2:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80118b4:	4b08      	ldr	r3, [pc, #32]	@ (80118d8 <OnMacProcessNotify+0x28>)
 80118b6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d00a      	beq.n	80118d4 <OnMacProcessNotify+0x24>
 80118be:	4b06      	ldr	r3, [pc, #24]	@ (80118d8 <OnMacProcessNotify+0x28>)
 80118c0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80118c4:	695b      	ldr	r3, [r3, #20]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d004      	beq.n	80118d4 <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80118ca:	4b03      	ldr	r3, [pc, #12]	@ (80118d8 <OnMacProcessNotify+0x28>)
 80118cc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80118d0:	695b      	ldr	r3, [r3, #20]
 80118d2:	4798      	blx	r3
    }
}
 80118d4:	bf00      	nop
 80118d6:	bd80      	pop	{r7, pc}
 80118d8:	20000a14 	.word	0x20000a14

080118dc <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 80118dc:	b580      	push	{r7, lr}
 80118de:	b082      	sub	sp, #8
 80118e0:	af00      	add	r7, sp, #0
 80118e2:	4603      	mov	r3, r0
 80118e4:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 80118e6:	4b0b      	ldr	r3, [pc, #44]	@ (8011914 <CallNvmDataChangeCallback+0x38>)
 80118e8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d00c      	beq.n	801190a <CallNvmDataChangeCallback+0x2e>
 80118f0:	4b08      	ldr	r3, [pc, #32]	@ (8011914 <CallNvmDataChangeCallback+0x38>)
 80118f2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80118f6:	691b      	ldr	r3, [r3, #16]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d006      	beq.n	801190a <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 80118fc:	4b05      	ldr	r3, [pc, #20]	@ (8011914 <CallNvmDataChangeCallback+0x38>)
 80118fe:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011902:	691b      	ldr	r3, [r3, #16]
 8011904:	88fa      	ldrh	r2, [r7, #6]
 8011906:	4610      	mov	r0, r2
 8011908:	4798      	blx	r3
    }
}
 801190a:	bf00      	nop
 801190c:	3708      	adds	r7, #8
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop
 8011914:	20000a14 	.word	0x20000a14

08011918 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8011918:	b480      	push	{r7}
 801191a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801191c:	4b0b      	ldr	r3, [pc, #44]	@ (801194c <IsRequestPending+0x34>)
 801191e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011922:	f003 0304 	and.w	r3, r3, #4
 8011926:	b2db      	uxtb	r3, r3
 8011928:	2b00      	cmp	r3, #0
 801192a:	d107      	bne.n	801193c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801192c:	4b07      	ldr	r3, [pc, #28]	@ (801194c <IsRequestPending+0x34>)
 801192e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011932:	f003 0301 	and.w	r3, r3, #1
 8011936:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011938:	2b00      	cmp	r3, #0
 801193a:	d001      	beq.n	8011940 <IsRequestPending+0x28>
    {
        return 1;
 801193c:	2301      	movs	r3, #1
 801193e:	e000      	b.n	8011942 <IsRequestPending+0x2a>
    }
    return 0;
 8011940:	2300      	movs	r3, #0
}
 8011942:	4618      	mov	r0, r3
 8011944:	46bd      	mov	sp, r7
 8011946:	bc80      	pop	{r7}
 8011948:	4770      	bx	lr
 801194a:	bf00      	nop
 801194c:	20000a14 	.word	0x20000a14

08011950 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8011950:	b590      	push	{r4, r7, lr}
 8011952:	b091      	sub	sp, #68	@ 0x44
 8011954:	af02      	add	r7, sp, #8
 8011956:	6178      	str	r0, [r7, #20]
 8011958:	6139      	str	r1, [r7, #16]
 801195a:	4613      	mov	r3, r2
 801195c:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 801195e:	697b      	ldr	r3, [r7, #20]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d002      	beq.n	801196a <LoRaMacInitialization+0x1a>
 8011964:	693b      	ldr	r3, [r7, #16]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d101      	bne.n	801196e <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801196a:	2303      	movs	r3, #3
 801196c:	e27a      	b.n	8011e64 <LoRaMacInitialization+0x514>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801196e:	697b      	ldr	r3, [r7, #20]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d00b      	beq.n	801198e <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8011976:	697b      	ldr	r3, [r7, #20]
 8011978:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801197a:	2b00      	cmp	r3, #0
 801197c:	d007      	beq.n	801198e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801197e:	697b      	ldr	r3, [r7, #20]
 8011980:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8011982:	2b00      	cmp	r3, #0
 8011984:	d003      	beq.n	801198e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8011986:	697b      	ldr	r3, [r7, #20]
 8011988:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801198a:	2b00      	cmp	r3, #0
 801198c:	d101      	bne.n	8011992 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801198e:	2303      	movs	r3, #3
 8011990:	e268      	b.n	8011e64 <LoRaMacInitialization+0x514>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8011992:	7bfb      	ldrb	r3, [r7, #15]
 8011994:	4618      	mov	r0, r3
 8011996:	f003 fd0a 	bl	80153ae <RegionIsActive>
 801199a:	4603      	mov	r3, r0
 801199c:	f083 0301 	eor.w	r3, r3, #1
 80119a0:	b2db      	uxtb	r3, r3
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d001      	beq.n	80119aa <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80119a6:	2309      	movs	r3, #9
 80119a8:	e25c      	b.n	8011e64 <LoRaMacInitialization+0x514>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 80119aa:	6978      	ldr	r0, [r7, #20]
 80119ac:	f002 f996 	bl	8013cdc <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 80119b0:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 80119b4:	2100      	movs	r1, #0
 80119b6:	48c7      	ldr	r0, [pc, #796]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 80119b8:	f008 fd78 	bl	801a4ac <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80119bc:	f240 5234 	movw	r2, #1332	@ 0x534
 80119c0:	2100      	movs	r1, #0
 80119c2:	48c5      	ldr	r0, [pc, #788]	@ (8011cd8 <LoRaMacInitialization+0x388>)
 80119c4:	f008 fd72 	bl	801a4ac <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 80119c8:	4ac2      	ldr	r2, [pc, #776]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 80119ca:	7bfb      	ldrb	r3, [r7, #15]
 80119cc:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80119d0:	4bc0      	ldr	r3, [pc, #768]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 80119d2:	2200      	movs	r2, #0
 80119d4:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 80119d8:	4bbe      	ldr	r3, [pc, #760]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 80119da:	2200      	movs	r2, #0
 80119dc:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80119e0:	4bbc      	ldr	r3, [pc, #752]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 80119e2:	4abe      	ldr	r2, [pc, #760]	@ (8011cdc <LoRaMacInitialization+0x38c>)
 80119e4:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80119e8:	2300      	movs	r3, #0
 80119ea:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80119ee:	4bbc      	ldr	r3, [pc, #752]	@ (8011ce0 <LoRaMacInitialization+0x390>)
 80119f0:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80119f2:	4bbc      	ldr	r3, [pc, #752]	@ (8011ce4 <LoRaMacInitialization+0x394>)
 80119f4:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 80119f6:	4bbc      	ldr	r3, [pc, #752]	@ (8011ce8 <LoRaMacInitialization+0x398>)
 80119f8:	627b      	str	r3, [r7, #36]	@ 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80119fa:	4bb6      	ldr	r3, [pc, #728]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 80119fc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011a00:	f107 021c 	add.w	r2, r7, #28
 8011a04:	4611      	mov	r1, r2
 8011a06:	4618      	mov	r0, r3
 8011a08:	f003 fd37 	bl	801547a <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8011a0c:	230f      	movs	r3, #15
 8011a0e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a12:	4bb0      	ldr	r3, [pc, #704]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011a14:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011a18:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011a1c:	4611      	mov	r1, r2
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f003 fce0 	bl	80153e4 <RegionGetPhyParam>
 8011a24:	4603      	mov	r3, r0
 8011a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8011a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	bf14      	ite	ne
 8011a2e:	2301      	movne	r3, #1
 8011a30:	2300      	moveq	r3, #0
 8011a32:	b2da      	uxtb	r2, r3
 8011a34:	4ba7      	ldr	r3, [pc, #668]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011a36:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8011a3a:	230a      	movs	r3, #10
 8011a3c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a40:	4ba4      	ldr	r3, [pc, #656]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011a42:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011a46:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011a4a:	4611      	mov	r1, r2
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	f003 fcc9 	bl	80153e4 <RegionGetPhyParam>
 8011a52:	4603      	mov	r3, r0
 8011a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8011a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a58:	b25a      	sxtb	r2, r3
 8011a5a:	4b9e      	ldr	r3, [pc, #632]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011a5c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8011a60:	2306      	movs	r3, #6
 8011a62:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a66:	4b9b      	ldr	r3, [pc, #620]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011a68:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011a6c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011a70:	4611      	mov	r1, r2
 8011a72:	4618      	mov	r0, r3
 8011a74:	f003 fcb6 	bl	80153e4 <RegionGetPhyParam>
 8011a78:	4603      	mov	r3, r0
 8011a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8011a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a7e:	b25a      	sxtb	r2, r3
 8011a80:	4b94      	ldr	r3, [pc, #592]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011a82:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8011a86:	2310      	movs	r3, #16
 8011a88:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a8c:	4b91      	ldr	r3, [pc, #580]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011a8e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011a92:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011a96:	4611      	mov	r1, r2
 8011a98:	4618      	mov	r0, r3
 8011a9a:	f003 fca3 	bl	80153e4 <RegionGetPhyParam>
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8011aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011aa4:	4a8b      	ldr	r2, [pc, #556]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011aa6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8011aaa:	2311      	movs	r3, #17
 8011aac:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ab0:	4b88      	ldr	r3, [pc, #544]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011ab2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011ab6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011aba:	4611      	mov	r1, r2
 8011abc:	4618      	mov	r0, r3
 8011abe:	f003 fc91 	bl	80153e4 <RegionGetPhyParam>
 8011ac2:	4603      	mov	r3, r0
 8011ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8011ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ac8:	4a82      	ldr	r2, [pc, #520]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011aca:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8011ace:	2312      	movs	r3, #18
 8011ad0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ad4:	4b7f      	ldr	r3, [pc, #508]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011ad6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011ada:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011ade:	4611      	mov	r1, r2
 8011ae0:	4618      	mov	r0, r3
 8011ae2:	f003 fc7f 	bl	80153e4 <RegionGetPhyParam>
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8011aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011aec:	4a79      	ldr	r2, [pc, #484]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011aee:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8011af2:	2313      	movs	r3, #19
 8011af4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011af8:	4b76      	ldr	r3, [pc, #472]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011afa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011afe:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011b02:	4611      	mov	r1, r2
 8011b04:	4618      	mov	r0, r3
 8011b06:	f003 fc6d 	bl	80153e4 <RegionGetPhyParam>
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8011b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b10:	4a70      	ldr	r2, [pc, #448]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b12:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8011b16:	2314      	movs	r3, #20
 8011b18:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b1c:	4b6d      	ldr	r3, [pc, #436]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b1e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011b22:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011b26:	4611      	mov	r1, r2
 8011b28:	4618      	mov	r0, r3
 8011b2a:	f003 fc5b 	bl	80153e4 <RegionGetPhyParam>
 8011b2e:	4603      	mov	r3, r0
 8011b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8011b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b34:	4a67      	ldr	r2, [pc, #412]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b36:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8011b3a:	2316      	movs	r3, #22
 8011b3c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b40:	4b64      	ldr	r3, [pc, #400]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b42:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011b46:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011b4a:	4611      	mov	r1, r2
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	f003 fc49 	bl	80153e4 <RegionGetPhyParam>
 8011b52:	4603      	mov	r3, r0
 8011b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8011b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b58:	b2da      	uxtb	r2, r3
 8011b5a:	4b5e      	ldr	r3, [pc, #376]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b5c:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8011b60:	2317      	movs	r3, #23
 8011b62:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b66:	4b5b      	ldr	r3, [pc, #364]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b68:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011b6c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011b70:	4611      	mov	r1, r2
 8011b72:	4618      	mov	r0, r3
 8011b74:	f003 fc36 	bl	80153e4 <RegionGetPhyParam>
 8011b78:	4603      	mov	r3, r0
 8011b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8011b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b7e:	4a55      	ldr	r2, [pc, #340]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b80:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8011b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b86:	4a53      	ldr	r2, [pc, #332]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b88:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8011b8c:	2318      	movs	r3, #24
 8011b8e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b92:	4b50      	ldr	r3, [pc, #320]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011b94:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011b98:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011b9c:	4611      	mov	r1, r2
 8011b9e:	4618      	mov	r0, r3
 8011ba0:	f003 fc20 	bl	80153e4 <RegionGetPhyParam>
 8011ba4:	4603      	mov	r3, r0
 8011ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8011ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011baa:	b2da      	uxtb	r2, r3
 8011bac:	4b49      	ldr	r3, [pc, #292]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011bae:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8011bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bb4:	b2da      	uxtb	r2, r3
 8011bb6:	4b47      	ldr	r3, [pc, #284]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011bb8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8011bbc:	231d      	movs	r3, #29
 8011bbe:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011bc2:	4b44      	ldr	r3, [pc, #272]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011bc4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011bc8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011bcc:	4611      	mov	r1, r2
 8011bce:	4618      	mov	r0, r3
 8011bd0:	f003 fc08 	bl	80153e4 <RegionGetPhyParam>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8011bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bda:	b2da      	uxtb	r2, r3
 8011bdc:	4b3d      	ldr	r3, [pc, #244]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011bde:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8011be2:	231e      	movs	r3, #30
 8011be4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011be8:	4b3a      	ldr	r3, [pc, #232]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011bea:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011bee:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011bf2:	4611      	mov	r1, r2
 8011bf4:	4618      	mov	r0, r3
 8011bf6:	f003 fbf5 	bl	80153e4 <RegionGetPhyParam>
 8011bfa:	4603      	mov	r3, r0
 8011bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8011bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c00:	b2da      	uxtb	r2, r3
 8011c02:	4b34      	ldr	r3, [pc, #208]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c04:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8011c08:	231f      	movs	r3, #31
 8011c0a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c0e:	4b31      	ldr	r3, [pc, #196]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c10:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c14:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011c18:	4611      	mov	r1, r2
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	f003 fbe2 	bl	80153e4 <RegionGetPhyParam>
 8011c20:	4603      	mov	r3, r0
 8011c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8011c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c26:	4a2b      	ldr	r2, [pc, #172]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c28:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8011c2c:	2320      	movs	r3, #32
 8011c2e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c32:	4b28      	ldr	r3, [pc, #160]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c34:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c38:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011c3c:	4611      	mov	r1, r2
 8011c3e:	4618      	mov	r0, r3
 8011c40:	f003 fbd0 	bl	80153e4 <RegionGetPhyParam>
 8011c44:	4603      	mov	r3, r0
 8011c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8011c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c4a:	4a22      	ldr	r2, [pc, #136]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c4c:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8011c50:	230b      	movs	r3, #11
 8011c52:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c56:	4b1f      	ldr	r3, [pc, #124]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c58:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c5c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011c60:	4611      	mov	r1, r2
 8011c62:	4618      	mov	r0, r3
 8011c64:	f003 fbbe 	bl	80153e4 <RegionGetPhyParam>
 8011c68:	4603      	mov	r3, r0
 8011c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8011c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c6e:	b29a      	uxth	r2, r3
 8011c70:	4b18      	ldr	r3, [pc, #96]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c72:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8011c76:	230c      	movs	r3, #12
 8011c78:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c7c:	4b15      	ldr	r3, [pc, #84]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c7e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c82:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011c86:	4611      	mov	r1, r2
 8011c88:	4618      	mov	r0, r3
 8011c8a:	f003 fbab 	bl	80153e4 <RegionGetPhyParam>
 8011c8e:	4603      	mov	r3, r0
 8011c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 8011c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c94:	b29a      	uxth	r2, r3
 8011c96:	4b0f      	ldr	r3, [pc, #60]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c98:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8011c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011c9e:	2201      	movs	r2, #1
 8011ca0:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8011ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011ca6:	220a      	movs	r2, #10
 8011ca8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8011cac:	4b09      	ldr	r3, [pc, #36]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011cae:	2206      	movs	r2, #6
 8011cb0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8011cb4:	4b07      	ldr	r3, [pc, #28]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8011cba:	4a06      	ldr	r2, [pc, #24]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8011cbe:	4b05      	ldr	r3, [pc, #20]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011cc0:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8011cc4:	4b03      	ldr	r3, [pc, #12]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8011cca:	4b02      	ldr	r3, [pc, #8]	@ (8011cd4 <LoRaMacInitialization+0x384>)
 8011ccc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8011cd0:	e00c      	b.n	8011cec <LoRaMacInitialization+0x39c>
 8011cd2:	bf00      	nop
 8011cd4:	20000f48 	.word	0x20000f48
 8011cd8:	20000a14 	.word	0x20000a14
 8011cdc:	01000400 	.word	0x01000400
 8011ce0:	2000116c 	.word	0x2000116c
 8011ce4:	20001180 	.word	0x20001180
 8011ce8:	20001ae0 	.word	0x20001ae0
 8011cec:	4a5f      	ldr	r2, [pc, #380]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011cee:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8011cf0:	4b5e      	ldr	r3, [pc, #376]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011cf2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011cf6:	4a5d      	ldr	r2, [pc, #372]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011cf8:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8011cfa:	4b5c      	ldr	r3, [pc, #368]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011cfc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8011d00:	4a5a      	ldr	r2, [pc, #360]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d02:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8011d04:	4b59      	ldr	r3, [pc, #356]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8011d0a:	4a58      	ldr	r2, [pc, #352]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d0c:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8011d0e:	4b57      	ldr	r3, [pc, #348]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011d14:	4a55      	ldr	r2, [pc, #340]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d16:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8011d18:	4b54      	ldr	r3, [pc, #336]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d1a:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8011d1e:	4b53      	ldr	r3, [pc, #332]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d20:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8011d24:	4b51      	ldr	r3, [pc, #324]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d26:	2201      	movs	r2, #1
 8011d28:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8011d2c:	4a50      	ldr	r2, [pc, #320]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011d2e:	693b      	ldr	r3, [r7, #16]
 8011d30:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 8011d34:	2000      	movs	r0, #0
 8011d36:	f7ff f86b 	bl	8010e10 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8011d3a:	4b4c      	ldr	r3, [pc, #304]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d3c:	2201      	movs	r2, #1
 8011d3e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 8011d42:	4a4b      	ldr	r2, [pc, #300]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011d44:	697b      	ldr	r3, [r7, #20]
 8011d46:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8011d4a:	4b49      	ldr	r3, [pc, #292]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 8011d52:	4b47      	ldr	r3, [pc, #284]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011d54:	2201      	movs	r2, #1
 8011d56:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8011d5a:	4b44      	ldr	r3, [pc, #272]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d5c:	2200      	movs	r2, #0
 8011d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011d60:	4b42      	ldr	r3, [pc, #264]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011d62:	2200      	movs	r2, #0
 8011d64:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8011d66:	2300      	movs	r3, #0
 8011d68:	9300      	str	r3, [sp, #0]
 8011d6a:	4b42      	ldr	r3, [pc, #264]	@ (8011e74 <LoRaMacInitialization+0x524>)
 8011d6c:	2200      	movs	r2, #0
 8011d6e:	f04f 31ff 	mov.w	r1, #4294967295
 8011d72:	4841      	ldr	r0, [pc, #260]	@ (8011e78 <LoRaMacInitialization+0x528>)
 8011d74:	f00c fc08 	bl	801e588 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8011d78:	2300      	movs	r3, #0
 8011d7a:	9300      	str	r3, [sp, #0]
 8011d7c:	4b3f      	ldr	r3, [pc, #252]	@ (8011e7c <LoRaMacInitialization+0x52c>)
 8011d7e:	2200      	movs	r2, #0
 8011d80:	f04f 31ff 	mov.w	r1, #4294967295
 8011d84:	483e      	ldr	r0, [pc, #248]	@ (8011e80 <LoRaMacInitialization+0x530>)
 8011d86:	f00c fbff 	bl	801e588 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	9300      	str	r3, [sp, #0]
 8011d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8011e84 <LoRaMacInitialization+0x534>)
 8011d90:	2200      	movs	r2, #0
 8011d92:	f04f 31ff 	mov.w	r1, #4294967295
 8011d96:	483c      	ldr	r0, [pc, #240]	@ (8011e88 <LoRaMacInitialization+0x538>)
 8011d98:	f00c fbf6 	bl	801e588 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	9300      	str	r3, [sp, #0]
 8011da0:	4b3a      	ldr	r3, [pc, #232]	@ (8011e8c <LoRaMacInitialization+0x53c>)
 8011da2:	2200      	movs	r2, #0
 8011da4:	f04f 31ff 	mov.w	r1, #4294967295
 8011da8:	4839      	ldr	r0, [pc, #228]	@ (8011e90 <LoRaMacInitialization+0x540>)
 8011daa:	f00c fbed 	bl	801e588 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8011dae:	4c2f      	ldr	r4, [pc, #188]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011db0:	463b      	mov	r3, r7
 8011db2:	4618      	mov	r0, r3
 8011db4:	f00b ffc4 	bl	801dd40 <SysTimeGetMcuTime>
 8011db8:	f504 7392 	add.w	r3, r4, #292	@ 0x124
 8011dbc:	463a      	mov	r2, r7
 8011dbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011dc2:	e883 0003 	stmia.w	r3, {r0, r1}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8011dc6:	4b33      	ldr	r3, [pc, #204]	@ (8011e94 <LoRaMacInitialization+0x544>)
 8011dc8:	2200      	movs	r2, #0
 8011dca:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8011dcc:	4b28      	ldr	r3, [pc, #160]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011dce:	4a32      	ldr	r2, [pc, #200]	@ (8011e98 <LoRaMacInitialization+0x548>)
 8011dd0:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8011dd4:	4b26      	ldr	r3, [pc, #152]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011dd6:	4a31      	ldr	r2, [pc, #196]	@ (8011e9c <LoRaMacInitialization+0x54c>)
 8011dd8:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8011ddc:	4b24      	ldr	r3, [pc, #144]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011dde:	4a30      	ldr	r2, [pc, #192]	@ (8011ea0 <LoRaMacInitialization+0x550>)
 8011de0:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8011de4:	4b22      	ldr	r3, [pc, #136]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011de6:	4a2f      	ldr	r2, [pc, #188]	@ (8011ea4 <LoRaMacInitialization+0x554>)
 8011de8:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8011dec:	4b20      	ldr	r3, [pc, #128]	@ (8011e70 <LoRaMacInitialization+0x520>)
 8011dee:	4a2e      	ldr	r2, [pc, #184]	@ (8011ea8 <LoRaMacInitialization+0x558>)
 8011df0:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8011df4:	4b2d      	ldr	r3, [pc, #180]	@ (8011eac <LoRaMacInitialization+0x55c>)
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	482d      	ldr	r0, [pc, #180]	@ (8011eb0 <LoRaMacInitialization+0x560>)
 8011dfa:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 8011dfc:	482d      	ldr	r0, [pc, #180]	@ (8011eb4 <LoRaMacInitialization+0x564>)
 8011dfe:	f7fa f9bf 	bl	800c180 <SecureElementInit>
 8011e02:	4603      	mov	r3, r0
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d001      	beq.n	8011e0c <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e08:	2311      	movs	r3, #17
 8011e0a:	e02b      	b.n	8011e64 <LoRaMacInitialization+0x514>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8011e0c:	4817      	ldr	r0, [pc, #92]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011e0e:	f002 fc25 	bl	801465c <LoRaMacCryptoInit>
 8011e12:	4603      	mov	r3, r0
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d001      	beq.n	8011e1c <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e18:	2311      	movs	r3, #17
 8011e1a:	e023      	b.n	8011e64 <LoRaMacInitialization+0x514>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8011e1c:	f001 fd20 	bl	8013860 <LoRaMacCommandsInit>
 8011e20:	4603      	mov	r3, r0
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d001      	beq.n	8011e2a <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011e26:	2313      	movs	r3, #19
 8011e28:	e01c      	b.n	8011e64 <LoRaMacInitialization+0x514>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8011e2a:	4823      	ldr	r0, [pc, #140]	@ (8011eb8 <LoRaMacInitialization+0x568>)
 8011e2c:	f002 fcb6 	bl	801479c <LoRaMacCryptoSetMulticastReference>
 8011e30:	4603      	mov	r3, r0
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d001      	beq.n	8011e3a <LoRaMacInitialization+0x4ea>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e36:	2311      	movs	r3, #17
 8011e38:	e014      	b.n	8011e64 <LoRaMacInitialization+0x514>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8011e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8011eac <LoRaMacInitialization+0x55c>)
 8011e3c:	695b      	ldr	r3, [r3, #20]
 8011e3e:	4798      	blx	r3
 8011e40:	4603      	mov	r3, r0
 8011e42:	4618      	mov	r0, r3
 8011e44:	f008 fad2 	bl	801a3ec <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011e48:	4b18      	ldr	r3, [pc, #96]	@ (8011eac <LoRaMacInitialization+0x55c>)
 8011e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011e4c:	4a07      	ldr	r2, [pc, #28]	@ (8011e6c <LoRaMacInitialization+0x51c>)
 8011e4e:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8011e52:	4610      	mov	r0, r2
 8011e54:	4798      	blx	r3
    Radio.Sleep( );
 8011e56:	4b15      	ldr	r3, [pc, #84]	@ (8011eac <LoRaMacInitialization+0x55c>)
 8011e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e5a:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8011e5c:	2001      	movs	r0, #1
 8011e5e:	f7fd fa67 	bl	800f330 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8011e62:	2300      	movs	r3, #0
}
 8011e64:	4618      	mov	r0, r3
 8011e66:	373c      	adds	r7, #60	@ 0x3c
 8011e68:	46bd      	mov	sp, r7
 8011e6a:	bd90      	pop	{r4, r7, pc}
 8011e6c:	20000f48 	.word	0x20000f48
 8011e70:	20000a14 	.word	0x20000a14
 8011e74:	0800f8bd 	.word	0x0800f8bd
 8011e78:	20000d7c 	.word	0x20000d7c
 8011e7c:	0800f94d 	.word	0x0800f94d
 8011e80:	20000d94 	.word	0x20000d94
 8011e84:	0800f9c5 	.word	0x0800f9c5
 8011e88:	20000dac 	.word	0x20000dac
 8011e8c:	0800fa45 	.word	0x0800fa45
 8011e90:	20000e14 	.word	0x20000e14
 8011e94:	20001b70 	.word	0x20001b70
 8011e98:	0800e33d 	.word	0x0800e33d
 8011e9c:	0800e399 	.word	0x0800e399
 8011ea0:	0800e439 	.word	0x0800e439
 8011ea4:	0800e40d 	.word	0x0800e40d
 8011ea8:	0800e455 	.word	0x0800e455
 8011eac:	080200bc 	.word	0x080200bc
 8011eb0:	20000d60 	.word	0x20000d60
 8011eb4:	20001094 	.word	0x20001094
 8011eb8:	20001030 	.word	0x20001030

08011ebc <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8011ebc:	b580      	push	{r7, lr}
 8011ebe:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8011ec0:	4b04      	ldr	r3, [pc, #16]	@ (8011ed4 <LoRaMacStart+0x18>)
 8011ec2:	2200      	movs	r2, #0
 8011ec4:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 8011ec8:	f7fc fada 	bl	800e480 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 8011ecc:	2300      	movs	r3, #0
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	bd80      	pop	{r7, pc}
 8011ed2:	bf00      	nop
 8011ed4:	20000a14 	.word	0x20000a14

08011ed8 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8011edc:	f7fd f9f0 	bl	800f2c0 <LoRaMacIsBusy>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	f083 0301 	eor.w	r3, r3, #1
 8011ee6:	b2db      	uxtb	r3, r3
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d00d      	beq.n	8011f08 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8011eec:	4b0b      	ldr	r3, [pc, #44]	@ (8011f1c <LoRaMacStop+0x44>)
 8011eee:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011ef2:	2b02      	cmp	r3, #2
 8011ef4:	d102      	bne.n	8011efc <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 8011ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8011f20 <LoRaMacStop+0x48>)
 8011ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011efa:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8011efc:	4b09      	ldr	r3, [pc, #36]	@ (8011f24 <LoRaMacStop+0x4c>)
 8011efe:	2201      	movs	r2, #1
 8011f00:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 8011f04:	2300      	movs	r3, #0
 8011f06:	e007      	b.n	8011f18 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8011f08:	4b06      	ldr	r3, [pc, #24]	@ (8011f24 <LoRaMacStop+0x4c>)
 8011f0a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011f0e:	2b01      	cmp	r3, #1
 8011f10:	d101      	bne.n	8011f16 <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 8011f12:	2300      	movs	r3, #0
 8011f14:	e000      	b.n	8011f18 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 8011f16:	2301      	movs	r3, #1
}
 8011f18:	4618      	mov	r0, r3
 8011f1a:	bd80      	pop	{r7, pc}
 8011f1c:	20000f48 	.word	0x20000f48
 8011f20:	080200bc 	.word	0x080200bc
 8011f24:	20000a14 	.word	0x20000a14

08011f28 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8011f28:	b580      	push	{r7, lr}
 8011f2a:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8011f2c:	4812      	ldr	r0, [pc, #72]	@ (8011f78 <LoRaMacHalt+0x50>)
 8011f2e:	f00c fbcf 	bl	801e6d0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8011f32:	4812      	ldr	r0, [pc, #72]	@ (8011f7c <LoRaMacHalt+0x54>)
 8011f34:	f00c fbcc 	bl	801e6d0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8011f38:	4811      	ldr	r0, [pc, #68]	@ (8011f80 <LoRaMacHalt+0x58>)
 8011f3a:	f00c fbc9 	bl	801e6d0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8011f3e:	4811      	ldr	r0, [pc, #68]	@ (8011f84 <LoRaMacHalt+0x5c>)
 8011f40:	f00c fbc6 	bl	801e6d0 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8011f44:	f001 faf0 	bl	8013528 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8011f48:	4b0f      	ldr	r3, [pc, #60]	@ (8011f88 <LoRaMacHalt+0x60>)
 8011f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f4c:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8011f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8011f8c <LoRaMacHalt+0x64>)
 8011f50:	2200      	movs	r2, #0
 8011f52:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 8011f56:	480e      	ldr	r0, [pc, #56]	@ (8011f90 <LoRaMacHalt+0x68>)
 8011f58:	f7fd fb8c 	bl	800f674 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8011f5c:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8011f60:	490b      	ldr	r1, [pc, #44]	@ (8011f90 <LoRaMacHalt+0x68>)
 8011f62:	480c      	ldr	r0, [pc, #48]	@ (8011f94 <LoRaMacHalt+0x6c>)
 8011f64:	f008 fa67 	bl	801a436 <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8011f68:	4b08      	ldr	r3, [pc, #32]	@ (8011f8c <LoRaMacHalt+0x64>)
 8011f6a:	2201      	movs	r2, #1
 8011f6c:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8011f70:	2300      	movs	r3, #0
}
 8011f72:	4618      	mov	r0, r3
 8011f74:	bd80      	pop	{r7, pc}
 8011f76:	bf00      	nop
 8011f78:	20000d7c 	.word	0x20000d7c
 8011f7c:	20000d94 	.word	0x20000d94
 8011f80:	20000dac 	.word	0x20000dac
 8011f84:	20000e14 	.word	0x20000e14
 8011f88:	080200bc 	.word	0x080200bc
 8011f8c:	20000a14 	.word	0x20000a14
 8011f90:	20000f48 	.word	0x20000f48
 8011f94:	20001514 	.word	0x20001514

08011f98 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8011f98:	b590      	push	{r4, r7, lr}
 8011f9a:	b08d      	sub	sp, #52	@ 0x34
 8011f9c:	af02      	add	r7, sp, #8
 8011f9e:	4603      	mov	r3, r0
 8011fa0:	6039      	str	r1, [r7, #0]
 8011fa2:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011fa4:	4b42      	ldr	r3, [pc, #264]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fa8:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011faa:	4b41      	ldr	r3, [pc, #260]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fac:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 8011fb0:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011fb2:	4b3f      	ldr	r3, [pc, #252]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fb4:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 8011fb8:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8011fba:	4b3e      	ldr	r3, [pc, #248]	@ (80120b4 <LoRaMacQueryTxPossible+0x11c>)
 8011fbc:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011fc0:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8011fc6:	683b      	ldr	r3, [r7, #0]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d101      	bne.n	8011fd0 <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011fcc:	2303      	movs	r3, #3
 8011fce:	e06b      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8011fd4:	4b36      	ldr	r3, [pc, #216]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fd6:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8011fda:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011fdc:	4b34      	ldr	r3, [pc, #208]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fe0:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8011fe2:	4b33      	ldr	r3, [pc, #204]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fe4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8011fe8:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8011fea:	4b31      	ldr	r3, [pc, #196]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011fec:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8011ff0:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011ff2:	4b2f      	ldr	r3, [pc, #188]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011ff4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011ff8:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011ffc:	4b2c      	ldr	r3, [pc, #176]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8011ffe:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8012002:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012006:	4b2b      	ldr	r3, [pc, #172]	@ (80120b4 <LoRaMacQueryTxPossible+0x11c>)
 8012008:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801200c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012010:	4b27      	ldr	r3, [pc, #156]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 8012012:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 801201a:	4b25      	ldr	r3, [pc, #148]	@ (80120b0 <LoRaMacQueryTxPossible+0x118>)
 801201c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012020:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8012024:	f107 040d 	add.w	r4, r7, #13
 8012028:	f107 020e 	add.w	r2, r7, #14
 801202c:	f107 010f 	add.w	r1, r7, #15
 8012030:	f107 0014 	add.w	r0, r7, #20
 8012034:	f107 0310 	add.w	r3, r7, #16
 8012038:	9300      	str	r3, [sp, #0]
 801203a:	4623      	mov	r3, r4
 801203c:	f001 f93e 	bl	80132bc <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8012040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012044:	4618      	mov	r0, r3
 8012046:	f7fd fe43 	bl	800fcd0 <GetMaxAppPayloadWithoutFOptsLength>
 801204a:	4603      	mov	r3, r0
 801204c:	461a      	mov	r2, r3
 801204e:	683b      	ldr	r3, [r7, #0]
 8012050:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012052:	f107 0308 	add.w	r3, r7, #8
 8012056:	4618      	mov	r0, r3
 8012058:	f001 fd08 	bl	8013a6c <LoRaMacCommandsGetSizeSerializedCmds>
 801205c:	4603      	mov	r3, r0
 801205e:	2b00      	cmp	r3, #0
 8012060:	d001      	beq.n	8012066 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012062:	2313      	movs	r3, #19
 8012064:	e020      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8012066:	68bb      	ldr	r3, [r7, #8]
 8012068:	2b0f      	cmp	r3, #15
 801206a:	d819      	bhi.n	80120a0 <LoRaMacQueryTxPossible+0x108>
 801206c:	683b      	ldr	r3, [r7, #0]
 801206e:	785b      	ldrb	r3, [r3, #1]
 8012070:	461a      	mov	r2, r3
 8012072:	68bb      	ldr	r3, [r7, #8]
 8012074:	429a      	cmp	r2, r3
 8012076:	d313      	bcc.n	80120a0 <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	785a      	ldrb	r2, [r3, #1]
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	b2db      	uxtb	r3, r3
 8012080:	1ad3      	subs	r3, r2, r3
 8012082:	b2da      	uxtb	r2, r3
 8012084:	683b      	ldr	r3, [r7, #0]
 8012086:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	785b      	ldrb	r3, [r3, #1]
 801208c:	4619      	mov	r1, r3
 801208e:	79fa      	ldrb	r2, [r7, #7]
 8012090:	68bb      	ldr	r3, [r7, #8]
 8012092:	4413      	add	r3, r2
 8012094:	4299      	cmp	r1, r3
 8012096:	d301      	bcc.n	801209c <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8012098:	2300      	movs	r3, #0
 801209a:	e005      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 801209c:	2308      	movs	r3, #8
 801209e:	e003      	b.n	80120a8 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80120a0:	683b      	ldr	r3, [r7, #0]
 80120a2:	2200      	movs	r2, #0
 80120a4:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80120a6:	2308      	movs	r3, #8
    }
}
 80120a8:	4618      	mov	r0, r3
 80120aa:	372c      	adds	r7, #44	@ 0x2c
 80120ac:	46bd      	mov	sp, r7
 80120ae:	bd90      	pop	{r4, r7, pc}
 80120b0:	20000f48 	.word	0x20000f48
 80120b4:	20000a14 	.word	0x20000a14

080120b8 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80120b8:	b590      	push	{r4, r7, lr}
 80120ba:	b087      	sub	sp, #28
 80120bc:	af00      	add	r7, sp, #0
 80120be:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80120c0:	2300      	movs	r3, #0
 80120c2:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d101      	bne.n	80120ce <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80120ca:	2303      	movs	r3, #3
 80120cc:	e1c4      	b.n	8012458 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	781b      	ldrb	r3, [r3, #0]
 80120d2:	2b41      	cmp	r3, #65	@ 0x41
 80120d4:	f200 81b9 	bhi.w	801244a <LoRaMacMibGetRequestConfirm+0x392>
 80120d8:	a201      	add	r2, pc, #4	@ (adr r2, 80120e0 <LoRaMacMibGetRequestConfirm+0x28>)
 80120da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120de:	bf00      	nop
 80120e0:	080121e9 	.word	0x080121e9
 80120e4:	080121f5 	.word	0x080121f5
 80120e8:	08012201 	.word	0x08012201
 80120ec:	0801220d 	.word	0x0801220d
 80120f0:	08012219 	.word	0x08012219
 80120f4:	08012225 	.word	0x08012225
 80120f8:	08012231 	.word	0x08012231
 80120fc:	0801244b 	.word	0x0801244b
 8012100:	0801244b 	.word	0x0801244b
 8012104:	0801244b 	.word	0x0801244b
 8012108:	0801244b 	.word	0x0801244b
 801210c:	0801244b 	.word	0x0801244b
 8012110:	0801244b 	.word	0x0801244b
 8012114:	0801244b 	.word	0x0801244b
 8012118:	0801244b 	.word	0x0801244b
 801211c:	08012245 	.word	0x08012245
 8012120:	08012251 	.word	0x08012251
 8012124:	0801225d 	.word	0x0801225d
 8012128:	0801227f 	.word	0x0801227f
 801212c:	08012291 	.word	0x08012291
 8012130:	080122a3 	.word	0x080122a3
 8012134:	080122b5 	.word	0x080122b5
 8012138:	080122e9 	.word	0x080122e9
 801213c:	080122c7 	.word	0x080122c7
 8012140:	0801230b 	.word	0x0801230b
 8012144:	08012317 	.word	0x08012317
 8012148:	08012321 	.word	0x08012321
 801214c:	0801232b 	.word	0x0801232b
 8012150:	08012335 	.word	0x08012335
 8012154:	0801233f 	.word	0x0801233f
 8012158:	08012349 	.word	0x08012349
 801215c:	08012375 	.word	0x08012375
 8012160:	08012381 	.word	0x08012381
 8012164:	08012399 	.word	0x08012399
 8012168:	0801238d 	.word	0x0801238d
 801216c:	080123a5 	.word	0x080123a5
 8012170:	080123af 	.word	0x080123af
 8012174:	080123bb 	.word	0x080123bb
 8012178:	080123d7 	.word	0x080123d7
 801217c:	080123c7 	.word	0x080123c7
 8012180:	080123cf 	.word	0x080123cf
 8012184:	0801244b 	.word	0x0801244b
 8012188:	080123e3 	.word	0x080123e3
 801218c:	0801244b 	.word	0x0801244b
 8012190:	0801244b 	.word	0x0801244b
 8012194:	0801244b 	.word	0x0801244b
 8012198:	0801244b 	.word	0x0801244b
 801219c:	0801244b 	.word	0x0801244b
 80121a0:	0801244b 	.word	0x0801244b
 80121a4:	0801244b 	.word	0x0801244b
 80121a8:	0801244b 	.word	0x0801244b
 80121ac:	0801244b 	.word	0x0801244b
 80121b0:	0801244b 	.word	0x0801244b
 80121b4:	0801244b 	.word	0x0801244b
 80121b8:	0801244b 	.word	0x0801244b
 80121bc:	0801244b 	.word	0x0801244b
 80121c0:	0801244b 	.word	0x0801244b
 80121c4:	0801244b 	.word	0x0801244b
 80121c8:	080123f7 	.word	0x080123f7
 80121cc:	08012403 	.word	0x08012403
 80121d0:	0801240f 	.word	0x0801240f
 80121d4:	0801241b 	.word	0x0801241b
 80121d8:	08012427 	.word	0x08012427
 80121dc:	08012433 	.word	0x08012433
 80121e0:	0801243f 	.word	0x0801243f
 80121e4:	08012445 	.word	0x08012445
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80121e8:	4b9d      	ldr	r3, [pc, #628]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80121ea:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	711a      	strb	r2, [r3, #4]
            break;
 80121f2:	e130      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80121f4:	4b9a      	ldr	r3, [pc, #616]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80121f6:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	711a      	strb	r2, [r3, #4]
            break;
 80121fe:	e12a      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	685b      	ldr	r3, [r3, #4]
 8012204:	4618      	mov	r0, r3
 8012206:	f7fa fa7b 	bl	800c700 <SecureElementGetDevEui>
            break;
 801220a:	e124      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	685b      	ldr	r3, [r3, #4]
 8012210:	4618      	mov	r0, r3
 8012212:	f7fa faa5 	bl	800c760 <SecureElementGetJoinEui>
            break;
 8012216:	e11e      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012218:	4b91      	ldr	r3, [pc, #580]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801221a:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	711a      	strb	r2, [r3, #4]
            break;
 8012222:	e118      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8012224:	4b8e      	ldr	r3, [pc, #568]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012226:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	605a      	str	r2, [r3, #4]
            break;
 801222e:	e112      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8012230:	4b8b      	ldr	r3, [pc, #556]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012232:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	3304      	adds	r3, #4
 801223a:	4619      	mov	r1, r3
 801223c:	4610      	mov	r0, r2
 801223e:	f7fa fac1 	bl	800c7c4 <SecureElementGetDevAddr>
            break;
 8012242:	e108      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8012244:	4b86      	ldr	r3, [pc, #536]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012246:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	711a      	strb	r2, [r3, #4]
            break;
 801224e:	e102      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012250:	4b83      	ldr	r3, [pc, #524]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012252:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	711a      	strb	r2, [r3, #4]
            break;
 801225a:	e0fc      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 801225c:	231c      	movs	r3, #28
 801225e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012260:	4b7f      	ldr	r3, [pc, #508]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012262:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012266:	f107 0210 	add.w	r2, r7, #16
 801226a:	4611      	mov	r1, r2
 801226c:	4618      	mov	r0, r3
 801226e:	f003 f8b9 	bl	80153e4 <RegionGetPhyParam>
 8012272:	4603      	mov	r3, r0
 8012274:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8012276:	68fa      	ldr	r2, [r7, #12]
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	605a      	str	r2, [r3, #4]
            break;
 801227c:	e0eb      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	4a77      	ldr	r2, [pc, #476]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012282:	3304      	adds	r3, #4
 8012284:	326c      	adds	r2, #108	@ 0x6c
 8012286:	e892 0003 	ldmia.w	r2, {r0, r1}
 801228a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801228e:	e0e2      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	4a73      	ldr	r2, [pc, #460]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012294:	3304      	adds	r3, #4
 8012296:	32b4      	adds	r2, #180	@ 0xb4
 8012298:	e892 0003 	ldmia.w	r2, {r0, r1}
 801229c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80122a0:	e0d9      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	4a6e      	ldr	r2, [pc, #440]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80122a6:	3304      	adds	r3, #4
 80122a8:	3274      	adds	r2, #116	@ 0x74
 80122aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80122ae:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80122b2:	e0d0      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	4a6a      	ldr	r2, [pc, #424]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80122b8:	3304      	adds	r3, #4
 80122ba:	32bc      	adds	r2, #188	@ 0xbc
 80122bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80122c0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80122c4:	e0c7      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80122c6:	231a      	movs	r3, #26
 80122c8:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80122ca:	4b65      	ldr	r3, [pc, #404]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80122cc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80122d0:	f107 0210 	add.w	r2, r7, #16
 80122d4:	4611      	mov	r1, r2
 80122d6:	4618      	mov	r0, r3
 80122d8:	f003 f884 	bl	80153e4 <RegionGetPhyParam>
 80122dc:	4603      	mov	r3, r0
 80122de:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80122e0:	68fa      	ldr	r2, [r7, #12]
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	605a      	str	r2, [r3, #4]
            break;
 80122e6:	e0b6      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80122e8:	2319      	movs	r3, #25
 80122ea:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80122ec:	4b5c      	ldr	r3, [pc, #368]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80122ee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80122f2:	f107 0210 	add.w	r2, r7, #16
 80122f6:	4611      	mov	r1, r2
 80122f8:	4618      	mov	r0, r3
 80122fa:	f003 f873 	bl	80153e4 <RegionGetPhyParam>
 80122fe:	4603      	mov	r3, r0
 8012300:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8012302:	68fa      	ldr	r2, [r7, #12]
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	605a      	str	r2, [r3, #4]
            break;
 8012308:	e0a5      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 801230a:	4b55      	ldr	r3, [pc, #340]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801230c:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	711a      	strb	r2, [r3, #4]
            break;
 8012314:	e09f      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8012316:	4b52      	ldr	r3, [pc, #328]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012318:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	605a      	str	r2, [r3, #4]
            break;
 801231e:	e09a      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8012320:	4b4f      	ldr	r3, [pc, #316]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012322:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	605a      	str	r2, [r3, #4]
            break;
 8012328:	e095      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 801232a:	4b4d      	ldr	r3, [pc, #308]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801232c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	605a      	str	r2, [r3, #4]
            break;
 8012332:	e090      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8012334:	4b4a      	ldr	r3, [pc, #296]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012336:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	605a      	str	r2, [r3, #4]
            break;
 801233c:	e08b      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 801233e:	4b48      	ldr	r3, [pc, #288]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012340:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	605a      	str	r2, [r3, #4]
            break;
 8012346:	e086      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8012348:	2302      	movs	r3, #2
 801234a:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801234c:	4b44      	ldr	r3, [pc, #272]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801234e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012352:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012354:	4b42      	ldr	r3, [pc, #264]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012356:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801235a:	f107 0210 	add.w	r2, r7, #16
 801235e:	4611      	mov	r1, r2
 8012360:	4618      	mov	r0, r3
 8012362:	f003 f83f 	bl	80153e4 <RegionGetPhyParam>
 8012366:	4603      	mov	r3, r0
 8012368:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	b25a      	sxtb	r2, r3
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	711a      	strb	r2, [r3, #4]
            break;
 8012372:	e070      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012374:	4b3a      	ldr	r3, [pc, #232]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012376:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	711a      	strb	r2, [r3, #4]
            break;
 801237e:	e06a      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012380:	4b37      	ldr	r3, [pc, #220]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012382:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	711a      	strb	r2, [r3, #4]
            break;
 801238a:	e064      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801238c:	4b34      	ldr	r3, [pc, #208]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801238e:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	711a      	strb	r2, [r3, #4]
            break;
 8012396:	e05e      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012398:	4b31      	ldr	r3, [pc, #196]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801239a:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	711a      	strb	r2, [r3, #4]
            break;
 80123a2:	e058      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 80123a4:	4b2e      	ldr	r3, [pc, #184]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	605a      	str	r2, [r3, #4]
            break;
 80123ac:	e053      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 80123ae:	4b2c      	ldr	r3, [pc, #176]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123b0:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	711a      	strb	r2, [r3, #4]
            break;
 80123b8:	e04d      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80123ba:	4b29      	ldr	r3, [pc, #164]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123bc:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	605a      	str	r2, [r3, #4]
            break;
 80123c4:	e047      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	4a25      	ldr	r2, [pc, #148]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123ca:	605a      	str	r2, [r3, #4]
            break;
 80123cc:	e043      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	4a24      	ldr	r2, [pc, #144]	@ (8012464 <LoRaMacMibGetRequestConfirm+0x3ac>)
 80123d2:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 80123d4:	e03f      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80123d6:	4b22      	ldr	r3, [pc, #136]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123d8:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	605a      	str	r2, [r3, #4]
            break;
 80123e0:	e039      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	4a1e      	ldr	r2, [pc, #120]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123e6:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 80123ea:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80123ec:	687c      	ldr	r4, [r7, #4]
 80123ee:	f003 fabf 	bl	8015970 <RegionGetVersion>
 80123f2:	60a0      	str	r0, [r4, #8]
            break;
 80123f4:	e02f      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 80123f6:	4b1a      	ldr	r3, [pc, #104]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123f8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	605a      	str	r2, [r3, #4]
            break;
 8012400:	e029      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 8012402:	4b17      	ldr	r3, [pc, #92]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012404:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	711a      	strb	r2, [r3, #4]
            break;
 801240c:	e023      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801240e:	4b14      	ldr	r3, [pc, #80]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012410:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	809a      	strh	r2, [r3, #4]
            break;
 8012418:	e01d      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 801241a:	4b11      	ldr	r3, [pc, #68]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801241c:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	809a      	strh	r2, [r3, #4]
            break;
 8012424:	e017      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8012426:	4b0e      	ldr	r3, [pc, #56]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012428:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	809a      	strh	r2, [r3, #4]
            break;
 8012430:	e011      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8012432:	4b0b      	ldr	r3, [pc, #44]	@ (8012460 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012434:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	809a      	strh	r2, [r3, #4]
            break;
 801243c:	e00b      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801243e:	2318      	movs	r3, #24
 8012440:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012442:	e008      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012444:	2318      	movs	r3, #24
 8012446:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012448:	e005      	b.n	8012456 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 801244a:	6878      	ldr	r0, [r7, #4]
 801244c:	f001 f883 	bl	8013556 <LoRaMacClassBMibGetRequestConfirm>
 8012450:	4603      	mov	r3, r0
 8012452:	75fb      	strb	r3, [r7, #23]
            break;
 8012454:	bf00      	nop
        }
    }
    return status;
 8012456:	7dfb      	ldrb	r3, [r7, #23]
}
 8012458:	4618      	mov	r0, r3
 801245a:	371c      	adds	r7, #28
 801245c:	46bd      	mov	sp, r7
 801245e:	bd90      	pop	{r4, r7, pc}
 8012460:	20000f48 	.word	0x20000f48
 8012464:	20001514 	.word	0x20001514

08012468 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012468:	b580      	push	{r7, lr}
 801246a:	b086      	sub	sp, #24
 801246c:	af00      	add	r7, sp, #0
 801246e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012470:	2300      	movs	r3, #0
 8012472:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	2b00      	cmp	r3, #0
 8012478:	d101      	bne.n	801247e <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801247a:	2303      	movs	r3, #3
 801247c:	e39e      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801247e:	4bbd      	ldr	r3, [pc, #756]	@ (8012774 <LoRaMacMibSetRequestConfirm+0x30c>)
 8012480:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012484:	f003 0302 	and.w	r3, r3, #2
 8012488:	2b00      	cmp	r3, #0
 801248a:	d001      	beq.n	8012490 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801248c:	2301      	movs	r3, #1
 801248e:	e395      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	781b      	ldrb	r3, [r3, #0]
 8012494:	2b41      	cmp	r3, #65	@ 0x41
 8012496:	f200 8365 	bhi.w	8012b64 <LoRaMacMibSetRequestConfirm+0x6fc>
 801249a:	a201      	add	r2, pc, #4	@ (adr r2, 80124a0 <LoRaMacMibSetRequestConfirm+0x38>)
 801249c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124a0:	080125a9 	.word	0x080125a9
 80124a4:	080125b9 	.word	0x080125b9
 80124a8:	080125d3 	.word	0x080125d3
 80124ac:	080125eb 	.word	0x080125eb
 80124b0:	08012603 	.word	0x08012603
 80124b4:	0801260f 	.word	0x0801260f
 80124b8:	0801261b 	.word	0x0801261b
 80124bc:	08012645 	.word	0x08012645
 80124c0:	0801266b 	.word	0x0801266b
 80124c4:	08012691 	.word	0x08012691
 80124c8:	080126b7 	.word	0x080126b7
 80124cc:	080126dd 	.word	0x080126dd
 80124d0:	08012703 	.word	0x08012703
 80124d4:	08012729 	.word	0x08012729
 80124d8:	0801274f 	.word	0x0801274f
 80124dc:	0801277d 	.word	0x0801277d
 80124e0:	0801279d 	.word	0x0801279d
 80124e4:	08012b65 	.word	0x08012b65
 80124e8:	080127a9 	.word	0x080127a9
 80124ec:	08012819 	.word	0x08012819
 80124f0:	08012859 	.word	0x08012859
 80124f4:	080128bb 	.word	0x080128bb
 80124f8:	0801292b 	.word	0x0801292b
 80124fc:	080128fb 	.word	0x080128fb
 8012500:	0801295b 	.word	0x0801295b
 8012504:	0801297d 	.word	0x0801297d
 8012508:	08012987 	.word	0x08012987
 801250c:	08012991 	.word	0x08012991
 8012510:	0801299b 	.word	0x0801299b
 8012514:	080129a5 	.word	0x080129a5
 8012518:	08012b65 	.word	0x08012b65
 801251c:	080129af 	.word	0x080129af
 8012520:	080129e1 	.word	0x080129e1
 8012524:	08012a55 	.word	0x08012a55
 8012528:	08012a1b 	.word	0x08012a1b
 801252c:	08012a87 	.word	0x08012a87
 8012530:	08012aad 	.word	0x08012aad
 8012534:	08012ac5 	.word	0x08012ac5
 8012538:	08012ad1 	.word	0x08012ad1
 801253c:	08012add 	.word	0x08012add
 8012540:	08012b65 	.word	0x08012b65
 8012544:	08012ae7 	.word	0x08012ae7
 8012548:	08012b65 	.word	0x08012b65
 801254c:	08012b65 	.word	0x08012b65
 8012550:	08012b65 	.word	0x08012b65
 8012554:	08012b65 	.word	0x08012b65
 8012558:	08012b65 	.word	0x08012b65
 801255c:	08012b65 	.word	0x08012b65
 8012560:	08012b65 	.word	0x08012b65
 8012564:	08012b65 	.word	0x08012b65
 8012568:	08012b65 	.word	0x08012b65
 801256c:	08012b65 	.word	0x08012b65
 8012570:	08012b65 	.word	0x08012b65
 8012574:	08012b65 	.word	0x08012b65
 8012578:	08012b65 	.word	0x08012b65
 801257c:	08012b65 	.word	0x08012b65
 8012580:	08012b65 	.word	0x08012b65
 8012584:	08012b65 	.word	0x08012b65
 8012588:	08012b11 	.word	0x08012b11
 801258c:	08012b1d 	.word	0x08012b1d
 8012590:	08012b29 	.word	0x08012b29
 8012594:	08012b35 	.word	0x08012b35
 8012598:	08012b41 	.word	0x08012b41
 801259c:	08012b4d 	.word	0x08012b4d
 80125a0:	08012b59 	.word	0x08012b59
 80125a4:	08012b5f 	.word	0x08012b5f
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	791b      	ldrb	r3, [r3, #4]
 80125ac:	4618      	mov	r0, r3
 80125ae:	f7fd faa5 	bl	800fafc <SwitchClass>
 80125b2:	4603      	mov	r3, r0
 80125b4:	75fb      	strb	r3, [r7, #23]
            break;
 80125b6:	e2f6      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	791b      	ldrb	r3, [r3, #4]
 80125bc:	2b02      	cmp	r3, #2
 80125be:	d005      	beq.n	80125cc <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	791a      	ldrb	r2, [r3, #4]
 80125c4:	4b6c      	ldr	r3, [pc, #432]	@ (8012778 <LoRaMacMibSetRequestConfirm+0x310>)
 80125c6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80125ca:	e2ec      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125cc:	2303      	movs	r3, #3
 80125ce:	75fb      	strb	r3, [r7, #23]
            break;
 80125d0:	e2e9      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	685b      	ldr	r3, [r3, #4]
 80125d6:	4618      	mov	r0, r3
 80125d8:	f7fa f87a 	bl	800c6d0 <SecureElementSetDevEui>
 80125dc:	4603      	mov	r3, r0
 80125de:	2b00      	cmp	r3, #0
 80125e0:	f000 82c6 	beq.w	8012b70 <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125e4:	2303      	movs	r3, #3
 80125e6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80125e8:	e2c2      	b.n	8012b70 <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	685b      	ldr	r3, [r3, #4]
 80125ee:	4618      	mov	r0, r3
 80125f0:	f7fa f89e 	bl	800c730 <SecureElementSetJoinEui>
 80125f4:	4603      	mov	r3, r0
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	f000 82bc 	beq.w	8012b74 <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125fc:	2303      	movs	r3, #3
 80125fe:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012600:	e2b8      	b.n	8012b74 <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	791a      	ldrb	r2, [r3, #4]
 8012606:	4b5c      	ldr	r3, [pc, #368]	@ (8012778 <LoRaMacMibSetRequestConfirm+0x310>)
 8012608:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 801260c:	e2cb      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	685b      	ldr	r3, [r3, #4]
 8012612:	4a59      	ldr	r2, [pc, #356]	@ (8012778 <LoRaMacMibSetRequestConfirm+0x310>)
 8012614:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8012618:	e2c5      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 801261a:	4b57      	ldr	r3, [pc, #348]	@ (8012778 <LoRaMacMibSetRequestConfirm+0x310>)
 801261c:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	685b      	ldr	r3, [r3, #4]
 8012624:	4619      	mov	r1, r3
 8012626:	4610      	mov	r0, r2
 8012628:	f7fa f8b2 	bl	800c790 <SecureElementSetDevAddr>
 801262c:	4603      	mov	r3, r0
 801262e:	2b00      	cmp	r3, #0
 8012630:	d002      	beq.n	8012638 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012632:	2303      	movs	r3, #3
 8012634:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8012636:	e2b6      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	685b      	ldr	r3, [r3, #4]
 801263c:	4a4e      	ldr	r2, [pc, #312]	@ (8012778 <LoRaMacMibSetRequestConfirm+0x310>)
 801263e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8012642:	e2b0      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	685b      	ldr	r3, [r3, #4]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d00b      	beq.n	8012664 <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	685b      	ldr	r3, [r3, #4]
 8012650:	4619      	mov	r1, r3
 8012652:	2000      	movs	r0, #0
 8012654:	f002 f8cc 	bl	80147f0 <LoRaMacCryptoSetKey>
 8012658:	4603      	mov	r3, r0
 801265a:	2b00      	cmp	r3, #0
 801265c:	f000 828c 	beq.w	8012b78 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012660:	2311      	movs	r3, #17
 8012662:	e2ab      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012664:	2303      	movs	r3, #3
 8012666:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012668:	e286      	b.n	8012b78 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	685b      	ldr	r3, [r3, #4]
 801266e:	2b00      	cmp	r3, #0
 8012670:	d00b      	beq.n	801268a <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	685b      	ldr	r3, [r3, #4]
 8012676:	4619      	mov	r1, r3
 8012678:	2001      	movs	r0, #1
 801267a:	f002 f8b9 	bl	80147f0 <LoRaMacCryptoSetKey>
 801267e:	4603      	mov	r3, r0
 8012680:	2b00      	cmp	r3, #0
 8012682:	f000 827b 	beq.w	8012b7c <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012686:	2311      	movs	r3, #17
 8012688:	e298      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801268a:	2303      	movs	r3, #3
 801268c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801268e:	e275      	b.n	8012b7c <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	685b      	ldr	r3, [r3, #4]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d00b      	beq.n	80126b0 <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	685b      	ldr	r3, [r3, #4]
 801269c:	4619      	mov	r1, r3
 801269e:	2008      	movs	r0, #8
 80126a0:	f002 f8a6 	bl	80147f0 <LoRaMacCryptoSetKey>
 80126a4:	4603      	mov	r3, r0
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	f000 826a 	beq.w	8012b80 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126ac:	2311      	movs	r3, #17
 80126ae:	e285      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126b0:	2303      	movs	r3, #3
 80126b2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126b4:	e264      	b.n	8012b80 <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	685b      	ldr	r3, [r3, #4]
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d00b      	beq.n	80126d6 <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	685b      	ldr	r3, [r3, #4]
 80126c2:	4619      	mov	r1, r3
 80126c4:	2009      	movs	r0, #9
 80126c6:	f002 f893 	bl	80147f0 <LoRaMacCryptoSetKey>
 80126ca:	4603      	mov	r3, r0
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	f000 8259 	beq.w	8012b84 <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126d2:	2311      	movs	r3, #17
 80126d4:	e272      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126d6:	2303      	movs	r3, #3
 80126d8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126da:	e253      	b.n	8012b84 <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	685b      	ldr	r3, [r3, #4]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d00b      	beq.n	80126fc <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	685b      	ldr	r3, [r3, #4]
 80126e8:	4619      	mov	r1, r3
 80126ea:	200c      	movs	r0, #12
 80126ec:	f002 f880 	bl	80147f0 <LoRaMacCryptoSetKey>
 80126f0:	4603      	mov	r3, r0
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	f000 8248 	beq.w	8012b88 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126f8:	2311      	movs	r3, #17
 80126fa:	e25f      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126fc:	2303      	movs	r3, #3
 80126fe:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012700:	e242      	b.n	8012b88 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	685b      	ldr	r3, [r3, #4]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d00b      	beq.n	8012722 <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	685b      	ldr	r3, [r3, #4]
 801270e:	4619      	mov	r1, r3
 8012710:	200d      	movs	r0, #13
 8012712:	f002 f86d 	bl	80147f0 <LoRaMacCryptoSetKey>
 8012716:	4603      	mov	r3, r0
 8012718:	2b00      	cmp	r3, #0
 801271a:	f000 8237 	beq.w	8012b8c <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801271e:	2311      	movs	r3, #17
 8012720:	e24c      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012722:	2303      	movs	r3, #3
 8012724:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012726:	e231      	b.n	8012b8c <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	685b      	ldr	r3, [r3, #4]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d00b      	beq.n	8012748 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	685b      	ldr	r3, [r3, #4]
 8012734:	4619      	mov	r1, r3
 8012736:	200e      	movs	r0, #14
 8012738:	f002 f85a 	bl	80147f0 <LoRaMacCryptoSetKey>
 801273c:	4603      	mov	r3, r0
 801273e:	2b00      	cmp	r3, #0
 8012740:	f000 8226 	beq.w	8012b90 <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012744:	2311      	movs	r3, #17
 8012746:	e239      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012748:	2303      	movs	r3, #3
 801274a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801274c:	e220      	b.n	8012b90 <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	685b      	ldr	r3, [r3, #4]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d00b      	beq.n	801276e <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	685b      	ldr	r3, [r3, #4]
 801275a:	4619      	mov	r1, r3
 801275c:	200f      	movs	r0, #15
 801275e:	f002 f847 	bl	80147f0 <LoRaMacCryptoSetKey>
 8012762:	4603      	mov	r3, r0
 8012764:	2b00      	cmp	r3, #0
 8012766:	f000 8215 	beq.w	8012b94 <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801276a:	2311      	movs	r3, #17
 801276c:	e226      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801276e:	2303      	movs	r3, #3
 8012770:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012772:	e20f      	b.n	8012b94 <LoRaMacMibSetRequestConfirm+0x72c>
 8012774:	20000a14 	.word	0x20000a14
 8012778:	20000f48 	.word	0x20000f48
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	791a      	ldrb	r2, [r3, #4]
 8012780:	4bb2      	ldr	r3, [pc, #712]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012782:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012786:	4bb2      	ldr	r3, [pc, #712]	@ (8012a50 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8012788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801278a:	4ab0      	ldr	r2, [pc, #704]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 801278c:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012790:	4610      	mov	r0, r2
 8012792:	4798      	blx	r3
            Radio.Sleep( );
 8012794:	4bae      	ldr	r3, [pc, #696]	@ (8012a50 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8012796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012798:	4798      	blx	r3
            break;
 801279a:	e204      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	791a      	ldrb	r2, [r3, #4]
 80127a0:	4baa      	ldr	r3, [pc, #680]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80127a2:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 80127a6:	e1fe      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	7a1b      	ldrb	r3, [r3, #8]
 80127ac:	b25b      	sxtb	r3, r3
 80127ae:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80127b0:	4ba6      	ldr	r3, [pc, #664]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80127b2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80127b6:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 80127b8:	4ba4      	ldr	r3, [pc, #656]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80127ba:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80127be:	f107 0108 	add.w	r1, r7, #8
 80127c2:	2207      	movs	r2, #7
 80127c4:	4618      	mov	r0, r3
 80127c6:	f002 fe79 	bl	80154bc <RegionVerify>
 80127ca:	4603      	mov	r3, r0
 80127cc:	f083 0301 	eor.w	r3, r3, #1
 80127d0:	b2db      	uxtb	r3, r3
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d002      	beq.n	80127dc <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127d6:	2303      	movs	r3, #3
 80127d8:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 80127da:	e1e4      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	685b      	ldr	r3, [r3, #4]
 80127e0:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 80127e2:	4b9a      	ldr	r3, [pc, #616]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80127e4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80127e8:	f107 0108 	add.w	r1, r7, #8
 80127ec:	2200      	movs	r2, #0
 80127ee:	4618      	mov	r0, r3
 80127f0:	f002 fe64 	bl	80154bc <RegionVerify>
 80127f4:	4603      	mov	r3, r0
 80127f6:	f083 0301 	eor.w	r3, r3, #1
 80127fa:	b2db      	uxtb	r3, r3
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d002      	beq.n	8012806 <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012800:	2303      	movs	r3, #3
 8012802:	75fb      	strb	r3, [r7, #23]
            break;
 8012804:	e1cf      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8012806:	4b91      	ldr	r3, [pc, #580]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012808:	687a      	ldr	r2, [r7, #4]
 801280a:	336c      	adds	r3, #108	@ 0x6c
 801280c:	3204      	adds	r2, #4
 801280e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012812:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012816:	e1c6      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	7a1b      	ldrb	r3, [r3, #8]
 801281c:	b25b      	sxtb	r3, r3
 801281e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012820:	4b8a      	ldr	r3, [pc, #552]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012822:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012826:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012828:	4b88      	ldr	r3, [pc, #544]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 801282a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801282e:	f107 0108 	add.w	r1, r7, #8
 8012832:	2207      	movs	r2, #7
 8012834:	4618      	mov	r0, r3
 8012836:	f002 fe41 	bl	80154bc <RegionVerify>
 801283a:	4603      	mov	r3, r0
 801283c:	2b00      	cmp	r3, #0
 801283e:	d008      	beq.n	8012852 <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8012840:	4b82      	ldr	r3, [pc, #520]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012842:	687a      	ldr	r2, [r7, #4]
 8012844:	33b4      	adds	r3, #180	@ 0xb4
 8012846:	3204      	adds	r2, #4
 8012848:	e892 0003 	ldmia.w	r2, {r0, r1}
 801284c:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012850:	e1a9      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012852:	2303      	movs	r3, #3
 8012854:	75fb      	strb	r3, [r7, #23]
            break;
 8012856:	e1a6      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	7a1b      	ldrb	r3, [r3, #8]
 801285c:	b25b      	sxtb	r3, r3
 801285e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012860:	4b7a      	ldr	r3, [pc, #488]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012862:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012866:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012868:	4b78      	ldr	r3, [pc, #480]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 801286a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801286e:	f107 0108 	add.w	r1, r7, #8
 8012872:	2207      	movs	r2, #7
 8012874:	4618      	mov	r0, r3
 8012876:	f002 fe21 	bl	80154bc <RegionVerify>
 801287a:	4603      	mov	r3, r0
 801287c:	2b00      	cmp	r3, #0
 801287e:	d019      	beq.n	80128b4 <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8012880:	4b72      	ldr	r3, [pc, #456]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012882:	687a      	ldr	r2, [r7, #4]
 8012884:	3374      	adds	r3, #116	@ 0x74
 8012886:	3204      	adds	r2, #4
 8012888:	e892 0003 	ldmia.w	r2, {r0, r1}
 801288c:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8012890:	4b6e      	ldr	r3, [pc, #440]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012892:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012896:	2b02      	cmp	r3, #2
 8012898:	f040 817e 	bne.w	8012b98 <LoRaMacMibSetRequestConfirm+0x730>
 801289c:	4b6b      	ldr	r3, [pc, #428]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 801289e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	f000 8178 	beq.w	8012b98 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 80128a8:	4b69      	ldr	r3, [pc, #420]	@ (8012a50 <LoRaMacMibSetRequestConfirm+0x5e8>)
 80128aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128ac:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 80128ae:	f7fe fc1d 	bl	80110ec <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80128b2:	e171      	b.n	8012b98 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128b4:	2303      	movs	r3, #3
 80128b6:	75fb      	strb	r3, [r7, #23]
            break;
 80128b8:	e16e      	b.n	8012b98 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	7a1b      	ldrb	r3, [r3, #8]
 80128be:	b25b      	sxtb	r3, r3
 80128c0:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80128c2:	4b62      	ldr	r3, [pc, #392]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80128c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80128c8:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80128ca:	4b60      	ldr	r3, [pc, #384]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80128cc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80128d0:	f107 0108 	add.w	r1, r7, #8
 80128d4:	2207      	movs	r2, #7
 80128d6:	4618      	mov	r0, r3
 80128d8:	f002 fdf0 	bl	80154bc <RegionVerify>
 80128dc:	4603      	mov	r3, r0
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d008      	beq.n	80128f4 <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80128e2:	4b5a      	ldr	r3, [pc, #360]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80128e4:	687a      	ldr	r2, [r7, #4]
 80128e6:	33bc      	adds	r3, #188	@ 0xbc
 80128e8:	3204      	adds	r2, #4
 80128ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80128ee:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80128f2:	e158      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128f4:	2303      	movs	r3, #3
 80128f6:	75fb      	strb	r3, [r7, #23]
            break;
 80128f8:	e155      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	685b      	ldr	r3, [r3, #4]
 80128fe:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8012900:	2301      	movs	r3, #1
 8012902:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012904:	4b51      	ldr	r3, [pc, #324]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012906:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801290a:	f107 020c 	add.w	r2, r7, #12
 801290e:	4611      	mov	r1, r2
 8012910:	4618      	mov	r0, r3
 8012912:	f002 fe20 	bl	8015556 <RegionChanMaskSet>
 8012916:	4603      	mov	r3, r0
 8012918:	f083 0301 	eor.w	r3, r3, #1
 801291c:	b2db      	uxtb	r3, r3
 801291e:	2b00      	cmp	r3, #0
 8012920:	f000 813c 	beq.w	8012b9c <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012924:	2303      	movs	r3, #3
 8012926:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012928:	e138      	b.n	8012b9c <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	685b      	ldr	r3, [r3, #4]
 801292e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8012930:	2300      	movs	r3, #0
 8012932:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012934:	4b45      	ldr	r3, [pc, #276]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012936:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801293a:	f107 020c 	add.w	r2, r7, #12
 801293e:	4611      	mov	r1, r2
 8012940:	4618      	mov	r0, r3
 8012942:	f002 fe08 	bl	8015556 <RegionChanMaskSet>
 8012946:	4603      	mov	r3, r0
 8012948:	f083 0301 	eor.w	r3, r3, #1
 801294c:	b2db      	uxtb	r3, r3
 801294e:	2b00      	cmp	r3, #0
 8012950:	f000 8126 	beq.w	8012ba0 <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012954:	2303      	movs	r3, #3
 8012956:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012958:	e122      	b.n	8012ba0 <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	791b      	ldrb	r3, [r3, #4]
 801295e:	2b00      	cmp	r3, #0
 8012960:	d009      	beq.n	8012976 <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012966:	2b0f      	cmp	r3, #15
 8012968:	d805      	bhi.n	8012976 <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	791a      	ldrb	r2, [r3, #4]
 801296e:	4b37      	ldr	r3, [pc, #220]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012970:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012974:	e117      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012976:	2303      	movs	r3, #3
 8012978:	75fb      	strb	r3, [r7, #23]
            break;
 801297a:	e114      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	685b      	ldr	r3, [r3, #4]
 8012980:	4a32      	ldr	r2, [pc, #200]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012982:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 8012984:	e10f      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	685b      	ldr	r3, [r3, #4]
 801298a:	4a30      	ldr	r2, [pc, #192]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 801298c:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 801298e:	e10a      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	4a2d      	ldr	r2, [pc, #180]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012996:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8012998:	e105      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	685b      	ldr	r3, [r3, #4]
 801299e:	4a2b      	ldr	r2, [pc, #172]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129a0:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 80129a2:	e100      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	685b      	ldr	r3, [r3, #4]
 80129a8:	4a28      	ldr	r2, [pc, #160]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129aa:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 80129ac:	e0fb      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80129b4:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 80129b6:	4b25      	ldr	r3, [pc, #148]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129b8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129bc:	f107 0108 	add.w	r1, r7, #8
 80129c0:	2206      	movs	r2, #6
 80129c2:	4618      	mov	r0, r3
 80129c4:	f002 fd7a 	bl	80154bc <RegionVerify>
 80129c8:	4603      	mov	r3, r0
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d005      	beq.n	80129da <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 80129ce:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80129d2:	4b1e      	ldr	r3, [pc, #120]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129d4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80129d8:	e0e5      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80129da:	2303      	movs	r3, #3
 80129dc:	75fb      	strb	r3, [r7, #23]
            break;
 80129de:	e0e2      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80129e6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80129e8:	4b18      	ldr	r3, [pc, #96]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129ea:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80129ee:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80129f0:	4b16      	ldr	r3, [pc, #88]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129f2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129f6:	f107 0108 	add.w	r1, r7, #8
 80129fa:	2205      	movs	r2, #5
 80129fc:	4618      	mov	r0, r3
 80129fe:	f002 fd5d 	bl	80154bc <RegionVerify>
 8012a02:	4603      	mov	r3, r0
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d005      	beq.n	8012a14 <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012a08:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a0e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012a12:	e0c8      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a14:	2303      	movs	r3, #3
 8012a16:	75fb      	strb	r3, [r7, #23]
            break;
 8012a18:	e0c5      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012a20:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8012a22:	4b0a      	ldr	r3, [pc, #40]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a24:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a28:	f107 0108 	add.w	r1, r7, #8
 8012a2c:	220a      	movs	r2, #10
 8012a2e:	4618      	mov	r0, r3
 8012a30:	f002 fd44 	bl	80154bc <RegionVerify>
 8012a34:	4603      	mov	r3, r0
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d005      	beq.n	8012a46 <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8012a3a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012a3e:	4b03      	ldr	r3, [pc, #12]	@ (8012a4c <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a40:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012a44:	e0af      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a46:	2303      	movs	r3, #3
 8012a48:	75fb      	strb	r3, [r7, #23]
            break;
 8012a4a:	e0ac      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
 8012a4c:	20000f48 	.word	0x20000f48
 8012a50:	080200bc 	.word	0x080200bc
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012a5a:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8012a5c:	4b59      	ldr	r3, [pc, #356]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012a5e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a62:	f107 0108 	add.w	r1, r7, #8
 8012a66:	2209      	movs	r2, #9
 8012a68:	4618      	mov	r0, r3
 8012a6a:	f002 fd27 	bl	80154bc <RegionVerify>
 8012a6e:	4603      	mov	r3, r0
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d005      	beq.n	8012a80 <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8012a74:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012a78:	4b52      	ldr	r3, [pc, #328]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012a7a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012a7e:	e092      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a80:	2303      	movs	r3, #3
 8012a82:	75fb      	strb	r3, [r7, #23]
            break;
 8012a84:	e08f      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	685b      	ldr	r3, [r3, #4]
 8012a8a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8012a8e:	d80a      	bhi.n	8012aa6 <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	685b      	ldr	r3, [r3, #4]
 8012a94:	4a4b      	ldr	r2, [pc, #300]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012a96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8012a9a:	4b4a      	ldr	r3, [pc, #296]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012aa0:	4a48      	ldr	r2, [pc, #288]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012aa2:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 8012aa4:	e07f      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012aa6:	2303      	movs	r3, #3
 8012aa8:	75fb      	strb	r3, [r7, #23]
            break;
 8012aaa:	e07c      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	791a      	ldrb	r2, [r3, #4]
 8012ab0:	4b44      	ldr	r3, [pc, #272]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012ab2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 8012ab6:	4b43      	ldr	r3, [pc, #268]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012ab8:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8012abc:	4b41      	ldr	r3, [pc, #260]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 8012ac2:	e070      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	685b      	ldr	r3, [r3, #4]
 8012ac8:	4a3e      	ldr	r2, [pc, #248]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012aca:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 8012ace:	e06a      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	685b      	ldr	r3, [r3, #4]
 8012ad4:	4a3b      	ldr	r2, [pc, #236]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012ad6:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 8012ada:	e064      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 8012adc:	f7fe fd38 	bl	8011550 <RestoreNvmData>
 8012ae0:	4603      	mov	r3, r0
 8012ae2:	75fb      	strb	r3, [r7, #23]
            break;
 8012ae4:	e05f      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	799b      	ldrb	r3, [r3, #6]
 8012aea:	2b01      	cmp	r3, #1
 8012aec:	d80d      	bhi.n	8012b0a <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8012aee:	4a35      	ldr	r2, [pc, #212]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	685b      	ldr	r3, [r3, #4]
 8012af4:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	6858      	ldr	r0, [r3, #4]
 8012afc:	f001 fdda 	bl	80146b4 <LoRaMacCryptoSetLrWanVersion>
 8012b00:	4603      	mov	r3, r0
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d04e      	beq.n	8012ba4 <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012b06:	2311      	movs	r3, #17
 8012b08:	e058      	b.n	8012bbc <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012b0a:	2303      	movs	r3, #3
 8012b0c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012b0e:	e049      	b.n	8012ba4 <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	685b      	ldr	r3, [r3, #4]
 8012b14:	4a2b      	ldr	r2, [pc, #172]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012b16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8012b1a:	e044      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	791a      	ldrb	r2, [r3, #4]
 8012b20:	4b28      	ldr	r3, [pc, #160]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012b22:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 8012b26:	e03e      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	889a      	ldrh	r2, [r3, #4]
 8012b2c:	4b25      	ldr	r3, [pc, #148]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012b2e:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 8012b32:	e038      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	889a      	ldrh	r2, [r3, #4]
 8012b38:	4b22      	ldr	r3, [pc, #136]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012b3a:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8012b3e:	e032      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	889a      	ldrh	r2, [r3, #4]
 8012b44:	4b1f      	ldr	r3, [pc, #124]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012b46:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 8012b4a:	e02c      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	889a      	ldrh	r2, [r3, #4]
 8012b50:	4b1c      	ldr	r3, [pc, #112]	@ (8012bc4 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012b52:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 8012b56:	e026      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012b58:	2318      	movs	r3, #24
 8012b5a:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012b5c:	e023      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012b5e:	2318      	movs	r3, #24
 8012b60:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012b62:	e020      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8012b64:	6878      	ldr	r0, [r7, #4]
 8012b66:	f000 fd00 	bl	801356a <LoRaMacMibClassBSetRequestConfirm>
 8012b6a:	4603      	mov	r3, r0
 8012b6c:	75fb      	strb	r3, [r7, #23]
            break;
 8012b6e:	e01a      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b70:	bf00      	nop
 8012b72:	e018      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b74:	bf00      	nop
 8012b76:	e016      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b78:	bf00      	nop
 8012b7a:	e014      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b7c:	bf00      	nop
 8012b7e:	e012      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b80:	bf00      	nop
 8012b82:	e010      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b84:	bf00      	nop
 8012b86:	e00e      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b88:	bf00      	nop
 8012b8a:	e00c      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b8c:	bf00      	nop
 8012b8e:	e00a      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b90:	bf00      	nop
 8012b92:	e008      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b94:	bf00      	nop
 8012b96:	e006      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b98:	bf00      	nop
 8012b9a:	e004      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012b9c:	bf00      	nop
 8012b9e:	e002      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012ba0:	bf00      	nop
 8012ba2:	e000      	b.n	8012ba6 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012ba4:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 8012ba6:	7dfb      	ldrb	r3, [r7, #23]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d106      	bne.n	8012bba <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8012bac:	4a06      	ldr	r2, [pc, #24]	@ (8012bc8 <LoRaMacMibSetRequestConfirm+0x760>)
 8012bae:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012bb2:	f043 0320 	orr.w	r3, r3, #32
 8012bb6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 8012bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	3718      	adds	r7, #24
 8012bc0:	46bd      	mov	sp, r7
 8012bc2:	bd80      	pop	{r7, pc}
 8012bc4:	20000f48 	.word	0x20000f48
 8012bc8:	20000a14 	.word	0x20000a14

08012bcc <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b082      	sub	sp, #8
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 8012bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8012c00 <OnAbpJoinPendingTimerEvent+0x34>)
 8012bd6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012bda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012bde:	4a08      	ldr	r2, [pc, #32]	@ (8012c00 <OnAbpJoinPendingTimerEvent+0x34>)
 8012be0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012be4:	4a06      	ldr	r2, [pc, #24]	@ (8012c00 <OnAbpJoinPendingTimerEvent+0x34>)
 8012be6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012bea:	f043 0310 	orr.w	r3, r3, #16
 8012bee:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 8012bf2:	f7fe fe5d 	bl	80118b0 <OnMacProcessNotify>
}
 8012bf6:	bf00      	nop
 8012bf8:	3708      	adds	r7, #8
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bd80      	pop	{r7, pc}
 8012bfe:	bf00      	nop
 8012c00:	20000a14 	.word	0x20000a14

08012c04 <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 8012c04:	b580      	push	{r7, lr}
 8012c06:	b082      	sub	sp, #8
 8012c08:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8012c0a:	4b14      	ldr	r3, [pc, #80]	@ (8012c5c <AbpJoinPendingStart+0x58>)
 8012c0c:	781b      	ldrb	r3, [r3, #0]
 8012c0e:	f083 0301 	eor.w	r3, r3, #1
 8012c12:	b2db      	uxtb	r3, r3
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d00b      	beq.n	8012c30 <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8012c18:	4b10      	ldr	r3, [pc, #64]	@ (8012c5c <AbpJoinPendingStart+0x58>)
 8012c1a:	2201      	movs	r2, #1
 8012c1c:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8012c1e:	2300      	movs	r3, #0
 8012c20:	9300      	str	r3, [sp, #0]
 8012c22:	4b0f      	ldr	r3, [pc, #60]	@ (8012c60 <AbpJoinPendingStart+0x5c>)
 8012c24:	2200      	movs	r2, #0
 8012c26:	f04f 31ff 	mov.w	r1, #4294967295
 8012c2a:	480e      	ldr	r0, [pc, #56]	@ (8012c64 <AbpJoinPendingStart+0x60>)
 8012c2c:	f00b fcac 	bl	801e588 <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8012c30:	4b0d      	ldr	r3, [pc, #52]	@ (8012c68 <AbpJoinPendingStart+0x64>)
 8012c32:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012c36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012c3a:	4a0b      	ldr	r2, [pc, #44]	@ (8012c68 <AbpJoinPendingStart+0x64>)
 8012c3c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8012c40:	4808      	ldr	r0, [pc, #32]	@ (8012c64 <AbpJoinPendingStart+0x60>)
 8012c42:	f00b fd45 	bl	801e6d0 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 8012c46:	210a      	movs	r1, #10
 8012c48:	4806      	ldr	r0, [pc, #24]	@ (8012c64 <AbpJoinPendingStart+0x60>)
 8012c4a:	f00b fdb1 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 8012c4e:	4805      	ldr	r0, [pc, #20]	@ (8012c64 <AbpJoinPendingStart+0x60>)
 8012c50:	f00b fcd0 	bl	801e5f4 <UTIL_TIMER_Start>
}
 8012c54:	bf00      	nop
 8012c56:	46bd      	mov	sp, r7
 8012c58:	bd80      	pop	{r7, pc}
 8012c5a:	bf00      	nop
 8012c5c:	20001b88 	.word	0x20001b88
 8012c60:	08012bcd 	.word	0x08012bcd
 8012c64:	20000eb0 	.word	0x20000eb0
 8012c68:	20000a14 	.word	0x20000a14

08012c6c <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b08a      	sub	sp, #40	@ 0x28
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012c74:	2302      	movs	r3, #2
 8012c76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8012c80:	2300      	movs	r3, #0
 8012c82:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d101      	bne.n	8012c8e <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012c8a:	2303      	movs	r3, #3
 8012c8c:	e188      	b.n	8012fa0 <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	2200      	movs	r2, #0
 8012c92:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8012c94:	f7fc fb14 	bl	800f2c0 <LoRaMacIsBusy>
 8012c98:	4603      	mov	r3, r0
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d001      	beq.n	8012ca2 <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8012c9e:	2301      	movs	r3, #1
 8012ca0:	e17e      	b.n	8012fa0 <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8012ca2:	f001 f99d 	bl	8013fe0 <LoRaMacConfirmQueueIsFull>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d001      	beq.n	8012cb0 <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 8012cac:	2301      	movs	r3, #1
 8012cae:	e177      	b.n	8012fa0 <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012cb0:	f001 f98a 	bl	8013fc8 <LoRaMacConfirmQueueGetCnt>
 8012cb4:	4603      	mov	r3, r0
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d104      	bne.n	8012cc4 <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8012cba:	2214      	movs	r2, #20
 8012cbc:	2100      	movs	r1, #0
 8012cbe:	48ba      	ldr	r0, [pc, #744]	@ (8012fa8 <LoRaMacMlmeRequest+0x33c>)
 8012cc0:	f007 fbf4 	bl	801a4ac <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012cc4:	4bb9      	ldr	r3, [pc, #740]	@ (8012fac <LoRaMacMlmeRequest+0x340>)
 8012cc6:	2201      	movs	r2, #1
 8012cc8:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8012ccc:	4ab7      	ldr	r2, [pc, #732]	@ (8012fac <LoRaMacMlmeRequest+0x340>)
 8012cce:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012cd2:	f043 0304 	orr.w	r3, r3, #4
 8012cd6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	781b      	ldrb	r3, [r3, #0]
 8012cde:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012ce2:	2301      	movs	r3, #1
 8012ce4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8012ce8:	2300      	movs	r3, #0
 8012cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 8012cee:	2300      	movs	r3, #0
 8012cf0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	781b      	ldrb	r3, [r3, #0]
 8012cf8:	3b01      	subs	r3, #1
 8012cfa:	2b0c      	cmp	r3, #12
 8012cfc:	f200 811e 	bhi.w	8012f3c <LoRaMacMlmeRequest+0x2d0>
 8012d00:	a201      	add	r2, pc, #4	@ (adr r2, 8012d08 <LoRaMacMlmeRequest+0x9c>)
 8012d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d06:	bf00      	nop
 8012d08:	08012d3d 	.word	0x08012d3d
 8012d0c:	08012f3d 	.word	0x08012f3d
 8012d10:	08012f3d 	.word	0x08012f3d
 8012d14:	08012f3d 	.word	0x08012f3d
 8012d18:	08012e21 	.word	0x08012e21
 8012d1c:	08012e45 	.word	0x08012e45
 8012d20:	08012f3d 	.word	0x08012f3d
 8012d24:	08012f3d 	.word	0x08012f3d
 8012d28:	08012e63 	.word	0x08012e63
 8012d2c:	08012f3d 	.word	0x08012f3d
 8012d30:	08012f0b 	.word	0x08012f0b
 8012d34:	08012e9f 	.word	0x08012e9f
 8012d38:	08012ee9 	.word	0x08012ee9
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8012d3c:	4b9b      	ldr	r3, [pc, #620]	@ (8012fac <LoRaMacMlmeRequest+0x340>)
 8012d3e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012d42:	f003 0320 	and.w	r3, r3, #32
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d001      	beq.n	8012d4e <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 8012d4a:	2301      	movs	r3, #1
 8012d4c:	e128      	b.n	8012fa0 <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	791b      	ldrb	r3, [r3, #4]
 8012d52:	2b02      	cmp	r3, #2
 8012d54:	d135      	bne.n	8012dc2 <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 8012d56:	2000      	movs	r0, #0
 8012d58:	f7fe f85a 	bl	8010e10 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8012d5c:	4b94      	ldr	r3, [pc, #592]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012d5e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	795b      	ldrb	r3, [r3, #5]
 8012d66:	b25b      	sxtb	r3, r3
 8012d68:	2200      	movs	r2, #0
 8012d6a:	4619      	mov	r1, r3
 8012d6c:	f002 fd61 	bl	8015832 <RegionAlternateDr>
 8012d70:	4603      	mov	r3, r0
 8012d72:	461a      	mov	r2, r3
 8012d74:	4b8e      	ldr	r3, [pc, #568]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012d76:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8012d80:	4b8b      	ldr	r3, [pc, #556]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012d82:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8012d86:	2307      	movs	r3, #7
 8012d88:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 8012d8c:	20ff      	movs	r0, #255	@ 0xff
 8012d8e:	f7fd fdc3 	bl	8010918 <SendReJoinReq>
 8012d92:	4603      	mov	r3, r0
 8012d94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 8012d98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	f000 80cf 	beq.w	8012f40 <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8012da2:	4b83      	ldr	r3, [pc, #524]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012da4:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	795b      	ldrb	r3, [r3, #5]
 8012dac:	b25b      	sxtb	r3, r3
 8012dae:	2201      	movs	r2, #1
 8012db0:	4619      	mov	r1, r3
 8012db2:	f002 fd3e 	bl	8015832 <RegionAlternateDr>
 8012db6:	4603      	mov	r3, r0
 8012db8:	461a      	mov	r2, r3
 8012dba:	4b7d      	ldr	r3, [pc, #500]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012dbc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8012dc0:	e0be      	b.n	8012f40 <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	791b      	ldrb	r3, [r3, #4]
 8012dc6:	2b01      	cmp	r3, #1
 8012dc8:	f040 80ba 	bne.w	8012f40 <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8012dcc:	4b78      	ldr	r3, [pc, #480]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012dce:	2200      	movs	r2, #0
 8012dd0:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8012dd4:	2302      	movs	r3, #2
 8012dd6:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012dd8:	4b75      	ldr	r3, [pc, #468]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012dda:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012dde:	f107 020c 	add.w	r2, r7, #12
 8012de2:	4611      	mov	r1, r2
 8012de4:	4618      	mov	r0, r3
 8012de6:	f002 fb48 	bl	801547a <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	791a      	ldrb	r2, [r3, #4]
 8012dee:	4b70      	ldr	r3, [pc, #448]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012df0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012df4:	2300      	movs	r3, #0
 8012df6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8012dfa:	2301      	movs	r3, #1
 8012dfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 8012e00:	f7fe fd56 	bl	80118b0 <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012e04:	4a69      	ldr	r2, [pc, #420]	@ (8012fac <LoRaMacMlmeRequest+0x340>)
 8012e06:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012e0a:	f043 0310 	orr.w	r3, r3, #16
 8012e0e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 8012e12:	2301      	movs	r3, #1
 8012e14:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8012e18:	2300      	movs	r3, #0
 8012e1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012e1e:	e08f      	b.n	8012f40 <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012e20:	2300      	movs	r3, #0
 8012e22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012e26:	f107 031c 	add.w	r3, r7, #28
 8012e2a:	2200      	movs	r2, #0
 8012e2c:	4619      	mov	r1, r3
 8012e2e:	2002      	movs	r0, #2
 8012e30:	f000 fd26 	bl	8013880 <LoRaMacCommandsAddCmd>
 8012e34:	4603      	mov	r3, r0
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	f000 8084 	beq.w	8012f44 <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012e3c:	2313      	movs	r3, #19
 8012e3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8012e42:	e07f      	b.n	8012f44 <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	8898      	ldrh	r0, [r3, #4]
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	6899      	ldr	r1, [r3, #8]
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8012e52:	b2db      	uxtb	r3, r3
 8012e54:	461a      	mov	r2, r3
 8012e56:	f7fe fb5b 	bl	8011510 <SetTxContinuousWave>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012e60:	e077      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012e62:	2300      	movs	r3, #0
 8012e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8012e68:	f107 0308 	add.w	r3, r7, #8
 8012e6c:	4619      	mov	r1, r3
 8012e6e:	200d      	movs	r0, #13
 8012e70:	f000 fd86 	bl	8013980 <LoRaMacCommandsGetCmd>
 8012e74:	4603      	mov	r3, r0
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d103      	bne.n	8012e82 <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8012e80:	e062      	b.n	8012f48 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012e82:	f107 031c 	add.w	r3, r7, #28
 8012e86:	2200      	movs	r2, #0
 8012e88:	4619      	mov	r1, r3
 8012e8a:	200d      	movs	r0, #13
 8012e8c:	f000 fcf8 	bl	8013880 <LoRaMacCommandsAddCmd>
 8012e90:	4603      	mov	r3, r0
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d058      	beq.n	8012f48 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012e96:	2313      	movs	r3, #19
 8012e98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012e9c:	e054      	b.n	8012f48 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8012e9e:	4b44      	ldr	r3, [pc, #272]	@ (8012fb0 <LoRaMacMlmeRequest+0x344>)
 8012ea0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d151      	bne.n	8012f4c <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	791b      	ldrb	r3, [r3, #4]
 8012eac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	791b      	ldrb	r3, [r3, #4]
 8012eb4:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8012eb8:	b2db      	uxtb	r3, r3
 8012eba:	4618      	mov	r0, r3
 8012ebc:	f000 fb2a 	bl	8013514 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8012ec0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8012ec4:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8012ec6:	2300      	movs	r3, #0
 8012ec8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8012ecc:	f107 031c 	add.w	r3, r7, #28
 8012ed0:	2201      	movs	r2, #1
 8012ed2:	4619      	mov	r1, r3
 8012ed4:	2010      	movs	r0, #16
 8012ed6:	f000 fcd3 	bl	8013880 <LoRaMacCommandsAddCmd>
 8012eda:	4603      	mov	r3, r0
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d035      	beq.n	8012f4c <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012ee0:	2313      	movs	r3, #19
 8012ee2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 8012ee6:	e031      	b.n	8012f4c <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012ee8:	2300      	movs	r3, #0
 8012eea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012eee:	f107 031c 	add.w	r3, r7, #28
 8012ef2:	2200      	movs	r2, #0
 8012ef4:	4619      	mov	r1, r3
 8012ef6:	2012      	movs	r0, #18
 8012ef8:	f000 fcc2 	bl	8013880 <LoRaMacCommandsAddCmd>
 8012efc:	4603      	mov	r3, r0
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d026      	beq.n	8012f50 <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012f02:	2313      	movs	r3, #19
 8012f04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8012f08:	e022      	b.n	8012f50 <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8012f0a:	2301      	movs	r3, #1
 8012f0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8012f10:	f000 fab6 	bl	8013480 <LoRaMacClassBIsAcquisitionInProgress>
 8012f14:	4603      	mov	r3, r0
 8012f16:	f083 0301 	eor.w	r3, r3, #1
 8012f1a:	b2db      	uxtb	r3, r3
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d009      	beq.n	8012f34 <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8012f20:	2000      	movs	r0, #0
 8012f22:	f000 fa8f 	bl	8013444 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8012f26:	2000      	movs	r0, #0
 8012f28:	f000 fab1 	bl	801348e <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8012f2c:	2300      	movs	r3, #0
 8012f2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8012f32:	e00e      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 8012f34:	2301      	movs	r3, #1
 8012f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012f3a:	e00a      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8012f3c:	bf00      	nop
 8012f3e:	e008      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
            break;
 8012f40:	bf00      	nop
 8012f42:	e006      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
            break;
 8012f44:	bf00      	nop
 8012f46:	e004      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
            break;
 8012f48:	bf00      	nop
 8012f4a:	e002      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
            break;
 8012f4c:	bf00      	nop
 8012f4e:	e000      	b.n	8012f52 <LoRaMacMlmeRequest+0x2e6>
            break;
 8012f50:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012f52:	4b16      	ldr	r3, [pc, #88]	@ (8012fac <LoRaMacMlmeRequest+0x340>)
 8012f54:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8012f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d010      	beq.n	8012f86 <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012f64:	f001 f830 	bl	8013fc8 <LoRaMacConfirmQueueGetCnt>
 8012f68:	4603      	mov	r3, r0
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d116      	bne.n	8012f9c <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 8012f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8012fac <LoRaMacMlmeRequest+0x340>)
 8012f70:	2200      	movs	r2, #0
 8012f72:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012f76:	4a0d      	ldr	r2, [pc, #52]	@ (8012fac <LoRaMacMlmeRequest+0x340>)
 8012f78:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012f7c:	f36f 0382 	bfc	r3, #2, #1
 8012f80:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8012f84:	e00a      	b.n	8012f9c <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8012f86:	f107 0320 	add.w	r3, r7, #32
 8012f8a:	4618      	mov	r0, r3
 8012f8c:	f000 fec8 	bl	8013d20 <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 8012f90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d001      	beq.n	8012f9c <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 8012f98:	f7ff fe34 	bl	8012c04 <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8012f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012fa0:	4618      	mov	r0, r3
 8012fa2:	3728      	adds	r7, #40	@ 0x28
 8012fa4:	46bd      	mov	sp, r7
 8012fa6:	bd80      	pop	{r7, pc}
 8012fa8:	20000e68 	.word	0x20000e68
 8012fac:	20000a14 	.word	0x20000a14
 8012fb0:	20000f48 	.word	0x20000f48

08012fb4 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8012fb4:	b5b0      	push	{r4, r5, r7, lr}
 8012fb6:	b092      	sub	sp, #72	@ 0x48
 8012fb8:	af02      	add	r7, sp, #8
 8012fba:	6078      	str	r0, [r7, #4]
 8012fbc:	460b      	mov	r3, r1
 8012fbe:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012fc0:	2302      	movs	r3, #2
 8012fc2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 8012fcc:	2300      	movs	r3, #0
 8012fce:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8012fd0:	2300      	movs	r3, #0
 8012fd2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d101      	bne.n	8012fe6 <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012fe2:	2303      	movs	r3, #3
 8012fe4:	e113      	b.n	801320e <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	2200      	movs	r2, #0
 8012fea:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8012fec:	f7fc f968 	bl	800f2c0 <LoRaMacIsBusy>
 8012ff0:	4603      	mov	r3, r0
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d001      	beq.n	8012ffa <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8012ff6:	2301      	movs	r3, #1
 8012ff8:	e109      	b.n	801320e <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	f107 040c 	add.w	r4, r7, #12
 8013000:	461d      	mov	r5, r3
 8013002:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013004:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013006:	682b      	ldr	r3, [r5, #0]
 8013008:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 801300a:	2300      	movs	r3, #0
 801300c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8013010:	2214      	movs	r2, #20
 8013012:	2100      	movs	r1, #0
 8013014:	4880      	ldr	r0, [pc, #512]	@ (8013218 <LoRaMacMcpsRequest+0x264>)
 8013016:	f007 fa49 	bl	801a4ac <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801301a:	4b80      	ldr	r3, [pc, #512]	@ (801321c <LoRaMacMcpsRequest+0x268>)
 801301c:	2201      	movs	r2, #1
 801301e:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8013022:	4b7f      	ldr	r3, [pc, #508]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013024:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8013028:	2b02      	cmp	r3, #2
 801302a:	d111      	bne.n	8013050 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 801302c:	4b7c      	ldr	r3, [pc, #496]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 801302e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8013032:	2b02      	cmp	r3, #2
 8013034:	d10c      	bne.n	8013050 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013036:	4b7a      	ldr	r3, [pc, #488]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013038:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 801303c:	f083 0301 	eor.w	r3, r3, #1
 8013040:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8013042:	2b00      	cmp	r3, #0
 8013044:	d004      	beq.n	8013050 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 8013046:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013048:	2b00      	cmp	r3, #0
 801304a:	d101      	bne.n	8013050 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 801304c:	2301      	movs	r3, #1
 801304e:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8013050:	7b3b      	ldrb	r3, [r7, #12]
 8013052:	2b03      	cmp	r3, #3
 8013054:	d030      	beq.n	80130b8 <LoRaMacMcpsRequest+0x104>
 8013056:	2b03      	cmp	r3, #3
 8013058:	dc3f      	bgt.n	80130da <LoRaMacMcpsRequest+0x126>
 801305a:	2b00      	cmp	r3, #0
 801305c:	d002      	beq.n	8013064 <LoRaMacMcpsRequest+0xb0>
 801305e:	2b01      	cmp	r3, #1
 8013060:	d015      	beq.n	801308e <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8013062:	e03a      	b.n	80130da <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 8013064:	2301      	movs	r3, #1
 8013066:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 801306a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801306e:	2202      	movs	r2, #2
 8013070:	f362 1347 	bfi	r3, r2, #5, #3
 8013074:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8013078:	7c3b      	ldrb	r3, [r7, #16]
 801307a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 801307e:	697b      	ldr	r3, [r7, #20]
 8013080:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 8013082:	8b3b      	ldrh	r3, [r7, #24]
 8013084:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8013086:	7ebb      	ldrb	r3, [r7, #26]
 8013088:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 801308c:	e026      	b.n	80130dc <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 801308e:	2301      	movs	r3, #1
 8013090:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8013094:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013098:	2204      	movs	r2, #4
 801309a:	f362 1347 	bfi	r3, r2, #5, #3
 801309e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 80130a2:	7c3b      	ldrb	r3, [r7, #16]
 80130a4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 80130a8:	697b      	ldr	r3, [r7, #20]
 80130aa:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 80130ac:	8b3b      	ldrh	r3, [r7, #24]
 80130ae:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 80130b0:	7ebb      	ldrb	r3, [r7, #26]
 80130b2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80130b6:	e011      	b.n	80130dc <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80130b8:	2301      	movs	r3, #1
 80130ba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80130be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80130c2:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80130c6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 80130ca:	693b      	ldr	r3, [r7, #16]
 80130cc:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 80130ce:	8abb      	ldrh	r3, [r7, #20]
 80130d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 80130d2:	7dbb      	ldrb	r3, [r7, #22]
 80130d4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80130d8:	e000      	b.n	80130dc <LoRaMacMcpsRequest+0x128>
            break;
 80130da:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 80130dc:	2302      	movs	r3, #2
 80130de:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80130e2:	4b4f      	ldr	r3, [pc, #316]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 80130e4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80130e8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80130ec:	4b4c      	ldr	r3, [pc, #304]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 80130ee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130f2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80130f6:	4611      	mov	r1, r2
 80130f8:	4618      	mov	r0, r3
 80130fa:	f002 f973 	bl	80153e4 <RegionGetPhyParam>
 80130fe:	4603      	mov	r3, r0
 8013100:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8013102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013104:	b25b      	sxtb	r3, r3
 8013106:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 801310a:	4293      	cmp	r3, r2
 801310c:	bfb8      	it	lt
 801310e:	4613      	movlt	r3, r2
 8013110:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8013114:	4b42      	ldr	r3, [pc, #264]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013116:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801311a:	4a41      	ldr	r2, [pc, #260]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 801311c:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8013120:	4a3f      	ldr	r2, [pc, #252]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013122:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 8013126:	4618      	mov	r0, r3
 8013128:	f7fc fa66 	bl	800f5f8 <CheckForMinimumAbpDatarate>
 801312c:	4603      	mov	r3, r0
 801312e:	2b00      	cmp	r3, #0
 8013130:	d002      	beq.n	8013138 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 8013132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013134:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8013138:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801313c:	2b00      	cmp	r3, #0
 801313e:	d05f      	beq.n	8013200 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8013140:	4b37      	ldr	r3, [pc, #220]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013142:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013146:	f083 0301 	eor.w	r3, r3, #1
 801314a:	b2db      	uxtb	r3, r3
 801314c:	2b00      	cmp	r3, #0
 801314e:	d10e      	bne.n	801316e <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8013150:	4b33      	ldr	r3, [pc, #204]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013152:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013156:	4a32      	ldr	r2, [pc, #200]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013158:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 801315c:	4a30      	ldr	r2, [pc, #192]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 801315e:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 8013162:	4618      	mov	r0, r3
 8013164:	f7fc fa48 	bl	800f5f8 <CheckForMinimumAbpDatarate>
 8013168:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 801316a:	2b00      	cmp	r3, #0
 801316c:	d01c      	beq.n	80131a8 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 801316e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8013172:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013176:	4b2a      	ldr	r3, [pc, #168]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013178:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801317c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013180:	4b27      	ldr	r3, [pc, #156]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 8013182:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013186:	f107 0120 	add.w	r1, r7, #32
 801318a:	2205      	movs	r2, #5
 801318c:	4618      	mov	r0, r3
 801318e:	f002 f995 	bl	80154bc <RegionVerify>
 8013192:	4603      	mov	r3, r0
 8013194:	2b00      	cmp	r3, #0
 8013196:	d005      	beq.n	80131a4 <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013198:	f997 2020 	ldrsb.w	r2, [r7, #32]
 801319c:	4b20      	ldr	r3, [pc, #128]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 801319e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80131a2:	e001      	b.n	80131a8 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80131a4:	2303      	movs	r3, #3
 80131a6:	e032      	b.n	801320e <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80131a8:	4b1d      	ldr	r3, [pc, #116]	@ (8013220 <LoRaMacMcpsRequest+0x26c>)
 80131aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80131ae:	4a1b      	ldr	r2, [pc, #108]	@ (801321c <LoRaMacMcpsRequest+0x268>)
 80131b0:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 80131b4:	4611      	mov	r1, r2
 80131b6:	4618      	mov	r0, r3
 80131b8:	f7fc fb0a 	bl	800f7d0 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80131bc:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80131be:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80131c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80131c6:	78fb      	ldrb	r3, [r7, #3]
 80131c8:	9300      	str	r3, [sp, #0]
 80131ca:	4613      	mov	r3, r2
 80131cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80131ce:	f7fd fac1 	bl	8010754 <Send>
 80131d2:	4603      	mov	r3, r0
 80131d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80131d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d10b      	bne.n	80131f8 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80131e0:	7b3a      	ldrb	r2, [r7, #12]
 80131e2:	4b0e      	ldr	r3, [pc, #56]	@ (801321c <LoRaMacMcpsRequest+0x268>)
 80131e4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80131e8:	4a0c      	ldr	r2, [pc, #48]	@ (801321c <LoRaMacMcpsRequest+0x268>)
 80131ea:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80131ee:	f043 0301 	orr.w	r3, r3, #1
 80131f2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 80131f6:	e003      	b.n	8013200 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80131f8:	4b08      	ldr	r3, [pc, #32]	@ (801321c <LoRaMacMcpsRequest+0x268>)
 80131fa:	2200      	movs	r2, #0
 80131fc:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013200:	4b06      	ldr	r3, [pc, #24]	@ (801321c <LoRaMacMcpsRequest+0x268>)
 8013202:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	611a      	str	r2, [r3, #16]

    return status;
 801320a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801320e:	4618      	mov	r0, r3
 8013210:	3740      	adds	r7, #64	@ 0x40
 8013212:	46bd      	mov	sp, r7
 8013214:	bdb0      	pop	{r4, r5, r7, pc}
 8013216:	bf00      	nop
 8013218:	20000e54 	.word	0x20000e54
 801321c:	20000a14 	.word	0x20000a14
 8013220:	20000f48 	.word	0x20000f48

08013224 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8013224:	b580      	push	{r7, lr}
 8013226:	b084      	sub	sp, #16
 8013228:	af00      	add	r7, sp, #0
 801322a:	4603      	mov	r3, r0
 801322c:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 801322e:	79fb      	ldrb	r3, [r7, #7]
 8013230:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8013232:	4b0d      	ldr	r3, [pc, #52]	@ (8013268 <LoRaMacTestSetDutyCycleOn+0x44>)
 8013234:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013238:	f107 010c 	add.w	r1, r7, #12
 801323c:	220f      	movs	r2, #15
 801323e:	4618      	mov	r0, r3
 8013240:	f002 f93c 	bl	80154bc <RegionVerify>
 8013244:	4603      	mov	r3, r0
 8013246:	2b00      	cmp	r3, #0
 8013248:	d00a      	beq.n	8013260 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 801324a:	4a07      	ldr	r2, [pc, #28]	@ (8013268 <LoRaMacTestSetDutyCycleOn+0x44>)
 801324c:	79fb      	ldrb	r3, [r7, #7]
 801324e:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8013252:	4a06      	ldr	r2, [pc, #24]	@ (801326c <LoRaMacTestSetDutyCycleOn+0x48>)
 8013254:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013258:	f043 0320 	orr.w	r3, r3, #32
 801325c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 8013260:	bf00      	nop
 8013262:	3710      	adds	r7, #16
 8013264:	46bd      	mov	sp, r7
 8013266:	bd80      	pop	{r7, pc}
 8013268:	20000f48 	.word	0x20000f48
 801326c:	20000a14 	.word	0x20000a14

08013270 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8013270:	b580      	push	{r7, lr}
 8013272:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8013274:	f7fe fe30 	bl	8011ed8 <LoRaMacStop>
 8013278:	4603      	mov	r3, r0
 801327a:	2b00      	cmp	r3, #0
 801327c:	d112      	bne.n	80132a4 <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 801327e:	480b      	ldr	r0, [pc, #44]	@ (80132ac <LoRaMacDeInitialization+0x3c>)
 8013280:	f00b fa26 	bl	801e6d0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 8013284:	480a      	ldr	r0, [pc, #40]	@ (80132b0 <LoRaMacDeInitialization+0x40>)
 8013286:	f00b fa23 	bl	801e6d0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 801328a:	480a      	ldr	r0, [pc, #40]	@ (80132b4 <LoRaMacDeInitialization+0x44>)
 801328c:	f00b fa20 	bl	801e6d0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8013290:	f000 f94a 	bl	8013528 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 8013294:	2000      	movs	r0, #0
 8013296:	f7fd fdbb 	bl	8010e10 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 801329a:	4b07      	ldr	r3, [pc, #28]	@ (80132b8 <LoRaMacDeInitialization+0x48>)
 801329c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801329e:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 80132a0:	2300      	movs	r3, #0
 80132a2:	e000      	b.n	80132a6 <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 80132a4:	2301      	movs	r3, #1
    }
}
 80132a6:	4618      	mov	r0, r3
 80132a8:	bd80      	pop	{r7, pc}
 80132aa:	bf00      	nop
 80132ac:	20000d7c 	.word	0x20000d7c
 80132b0:	20000d94 	.word	0x20000d94
 80132b4:	20000dac 	.word	0x20000dac
 80132b8:	080200bc 	.word	0x080200bc

080132bc <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80132bc:	b580      	push	{r7, lr}
 80132be:	b08c      	sub	sp, #48	@ 0x30
 80132c0:	af00      	add	r7, sp, #0
 80132c2:	60f8      	str	r0, [r7, #12]
 80132c4:	60b9      	str	r1, [r7, #8]
 80132c6:	607a      	str	r2, [r7, #4]
 80132c8:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80132ca:	2300      	movs	r3, #0
 80132cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	7b1b      	ldrb	r3, [r3, #12]
 80132d4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80132d8:	68fb      	ldr	r3, [r7, #12]
 80132da:	7b5b      	ldrb	r3, [r3, #13]
 80132dc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 80132e0:	68fb      	ldr	r3, [r7, #12]
 80132e2:	7b9b      	ldrb	r3, [r3, #14]
 80132e4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	685a      	ldr	r2, [r3, #4]
 80132ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132ee:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	785b      	ldrb	r3, [r3, #1]
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	f000 8088 	beq.w	801340a <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80132fa:	2302      	movs	r3, #2
 80132fc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013300:	68fb      	ldr	r3, [r7, #12]
 8013302:	7bdb      	ldrb	r3, [r3, #15]
 8013304:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	7c1b      	ldrb	r3, [r3, #16]
 801330c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013310:	4611      	mov	r1, r2
 8013312:	4618      	mov	r0, r3
 8013314:	f002 f866 	bl	80153e4 <RegionGetPhyParam>
 8013318:	4603      	mov	r3, r0
 801331a:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 801331c:	6a3b      	ldr	r3, [r7, #32]
 801331e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 8013322:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 8013326:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 801332a:	4293      	cmp	r3, r2
 801332c:	bfb8      	it	lt
 801332e:	4613      	movlt	r3, r2
 8013330:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	685b      	ldr	r3, [r3, #4]
 8013338:	68fa      	ldr	r2, [r7, #12]
 801333a:	8912      	ldrh	r2, [r2, #8]
 801333c:	4293      	cmp	r3, r2
 801333e:	d302      	bcc.n	8013346 <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8013340:	2301      	movs	r3, #1
 8013342:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	685b      	ldr	r3, [r3, #4]
 801334a:	68fa      	ldr	r2, [r7, #12]
 801334c:	8912      	ldrh	r2, [r2, #8]
 801334e:	4611      	mov	r1, r2
 8013350:	68fa      	ldr	r2, [r7, #12]
 8013352:	8952      	ldrh	r2, [r2, #10]
 8013354:	440a      	add	r2, r1
 8013356:	4293      	cmp	r3, r2
 8013358:	d30f      	bcc.n	801337a <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 801335a:	230a      	movs	r3, #10
 801335c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	7c1b      	ldrb	r3, [r3, #16]
 8013364:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013368:	4611      	mov	r1, r2
 801336a:	4618      	mov	r0, r3
 801336c:	f002 f83a 	bl	80153e4 <RegionGetPhyParam>
 8013370:	4603      	mov	r3, r0
 8013372:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8013374:	6a3b      	ldr	r3, [r7, #32]
 8013376:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	685b      	ldr	r3, [r3, #4]
 801337e:	68fa      	ldr	r2, [r7, #12]
 8013380:	8912      	ldrh	r2, [r2, #8]
 8013382:	4611      	mov	r1, r2
 8013384:	68fa      	ldr	r2, [r7, #12]
 8013386:	8952      	ldrh	r2, [r2, #10]
 8013388:	0052      	lsls	r2, r2, #1
 801338a:	440a      	add	r2, r1
 801338c:	4293      	cmp	r3, r2
 801338e:	d33c      	bcc.n	801340a <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	685b      	ldr	r3, [r3, #4]
 8013394:	68fa      	ldr	r2, [r7, #12]
 8013396:	8912      	ldrh	r2, [r2, #8]
 8013398:	1a9b      	subs	r3, r3, r2
 801339a:	68fa      	ldr	r2, [r7, #12]
 801339c:	8952      	ldrh	r2, [r2, #10]
 801339e:	fbb3 f1f2 	udiv	r1, r3, r2
 80133a2:	fb01 f202 	mul.w	r2, r1, r2
 80133a6:	1a9b      	subs	r3, r3, r2
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d12e      	bne.n	801340a <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 80133ac:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 80133b0:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80133b4:	429a      	cmp	r2, r3
 80133b6:	d110      	bne.n	80133da <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	781b      	ldrb	r3, [r3, #0]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d009      	beq.n	80133d4 <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80133c0:	2302      	movs	r3, #2
 80133c2:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	7c1b      	ldrb	r3, [r3, #16]
 80133c8:	f107 0210 	add.w	r2, r7, #16
 80133cc:	4611      	mov	r1, r2
 80133ce:	4618      	mov	r0, r3
 80133d0:	f002 f853 	bl	801547a <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80133d4:	2301      	movs	r3, #1
 80133d6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80133da:	2321      	movs	r3, #33	@ 0x21
 80133dc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 80133e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80133e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	7bdb      	ldrb	r3, [r3, #15]
 80133ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	7c1b      	ldrb	r3, [r3, #16]
 80133f4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80133f8:	4611      	mov	r1, r2
 80133fa:	4618      	mov	r0, r3
 80133fc:	f001 fff2 	bl	80153e4 <RegionGetPhyParam>
 8013400:	4603      	mov	r3, r0
 8013402:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8013404:	6a3b      	ldr	r3, [r7, #32]
 8013406:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 801340a:	68bb      	ldr	r3, [r7, #8]
 801340c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8013410:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8013418:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 801341a:	683b      	ldr	r3, [r7, #0]
 801341c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013420:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8013422:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013426:	4618      	mov	r0, r3
 8013428:	3730      	adds	r7, #48	@ 0x30
 801342a:	46bd      	mov	sp, r7
 801342c:	bd80      	pop	{r7, pc}

0801342e <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 801342e:	b480      	push	{r7}
 8013430:	b085      	sub	sp, #20
 8013432:	af00      	add	r7, sp, #0
 8013434:	60f8      	str	r0, [r7, #12]
 8013436:	60b9      	str	r1, [r7, #8]
 8013438:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801343a:	bf00      	nop
 801343c:	3714      	adds	r7, #20
 801343e:	46bd      	mov	sp, r7
 8013440:	bc80      	pop	{r7}
 8013442:	4770      	bx	lr

08013444 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8013444:	b480      	push	{r7}
 8013446:	b083      	sub	sp, #12
 8013448:	af00      	add	r7, sp, #0
 801344a:	4603      	mov	r3, r0
 801344c:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801344e:	bf00      	nop
 8013450:	370c      	adds	r7, #12
 8013452:	46bd      	mov	sp, r7
 8013454:	bc80      	pop	{r7}
 8013456:	4770      	bx	lr

08013458 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8013458:	b480      	push	{r7}
 801345a:	b083      	sub	sp, #12
 801345c:	af00      	add	r7, sp, #0
 801345e:	4603      	mov	r3, r0
 8013460:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013462:	bf00      	nop
 8013464:	370c      	adds	r7, #12
 8013466:	46bd      	mov	sp, r7
 8013468:	bc80      	pop	{r7}
 801346a:	4770      	bx	lr

0801346c <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 801346c:	b480      	push	{r7}
 801346e:	b083      	sub	sp, #12
 8013470:	af00      	add	r7, sp, #0
 8013472:	4603      	mov	r3, r0
 8013474:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013476:	bf00      	nop
 8013478:	370c      	adds	r7, #12
 801347a:	46bd      	mov	sp, r7
 801347c:	bc80      	pop	{r7}
 801347e:	4770      	bx	lr

08013480 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8013480:	b480      	push	{r7}
 8013482:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8013484:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013486:	4618      	mov	r0, r3
 8013488:	46bd      	mov	sp, r7
 801348a:	bc80      	pop	{r7}
 801348c:	4770      	bx	lr

0801348e <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 801348e:	b480      	push	{r7}
 8013490:	b083      	sub	sp, #12
 8013492:	af00      	add	r7, sp, #0
 8013494:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013496:	bf00      	nop
 8013498:	370c      	adds	r7, #12
 801349a:	46bd      	mov	sp, r7
 801349c:	bc80      	pop	{r7}
 801349e:	4770      	bx	lr

080134a0 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80134a0:	b480      	push	{r7}
 80134a2:	b083      	sub	sp, #12
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80134a8:	bf00      	nop
 80134aa:	370c      	adds	r7, #12
 80134ac:	46bd      	mov	sp, r7
 80134ae:	bc80      	pop	{r7}
 80134b0:	4770      	bx	lr

080134b2 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80134b2:	b480      	push	{r7}
 80134b4:	b083      	sub	sp, #12
 80134b6:	af00      	add	r7, sp, #0
 80134b8:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80134ba:	bf00      	nop
 80134bc:	370c      	adds	r7, #12
 80134be:	46bd      	mov	sp, r7
 80134c0:	bc80      	pop	{r7}
 80134c2:	4770      	bx	lr

080134c4 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 80134c4:	b480      	push	{r7}
 80134c6:	b083      	sub	sp, #12
 80134c8:	af00      	add	r7, sp, #0
 80134ca:	6078      	str	r0, [r7, #4]
 80134cc:	460b      	mov	r3, r1
 80134ce:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 80134d0:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80134d2:	4618      	mov	r0, r3
 80134d4:	370c      	adds	r7, #12
 80134d6:	46bd      	mov	sp, r7
 80134d8:	bc80      	pop	{r7}
 80134da:	4770      	bx	lr

080134dc <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 80134dc:	b480      	push	{r7}
 80134de:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80134e0:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80134e2:	4618      	mov	r0, r3
 80134e4:	46bd      	mov	sp, r7
 80134e6:	bc80      	pop	{r7}
 80134e8:	4770      	bx	lr

080134ea <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 80134ea:	b480      	push	{r7}
 80134ec:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80134ee:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80134f0:	4618      	mov	r0, r3
 80134f2:	46bd      	mov	sp, r7
 80134f4:	bc80      	pop	{r7}
 80134f6:	4770      	bx	lr

080134f8 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 80134f8:	b480      	push	{r7}
 80134fa:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80134fc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80134fe:	4618      	mov	r0, r3
 8013500:	46bd      	mov	sp, r7
 8013502:	bc80      	pop	{r7}
 8013504:	4770      	bx	lr

08013506 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8013506:	b480      	push	{r7}
 8013508:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801350a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801350c:	4618      	mov	r0, r3
 801350e:	46bd      	mov	sp, r7
 8013510:	bc80      	pop	{r7}
 8013512:	4770      	bx	lr

08013514 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8013514:	b480      	push	{r7}
 8013516:	b083      	sub	sp, #12
 8013518:	af00      	add	r7, sp, #0
 801351a:	4603      	mov	r3, r0
 801351c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801351e:	bf00      	nop
 8013520:	370c      	adds	r7, #12
 8013522:	46bd      	mov	sp, r7
 8013524:	bc80      	pop	{r7}
 8013526:	4770      	bx	lr

08013528 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8013528:	b480      	push	{r7}
 801352a:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801352c:	bf00      	nop
 801352e:	46bd      	mov	sp, r7
 8013530:	bc80      	pop	{r7}
 8013532:	4770      	bx	lr

08013534 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8013534:	b480      	push	{r7}
 8013536:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013538:	bf00      	nop
 801353a:	46bd      	mov	sp, r7
 801353c:	bc80      	pop	{r7}
 801353e:	4770      	bx	lr

08013540 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8013540:	b480      	push	{r7}
 8013542:	b083      	sub	sp, #12
 8013544:	af00      	add	r7, sp, #0
 8013546:	4603      	mov	r3, r0
 8013548:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801354a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801354c:	4618      	mov	r0, r3
 801354e:	370c      	adds	r7, #12
 8013550:	46bd      	mov	sp, r7
 8013552:	bc80      	pop	{r7}
 8013554:	4770      	bx	lr

08013556 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8013556:	b480      	push	{r7}
 8013558:	b083      	sub	sp, #12
 801355a:	af00      	add	r7, sp, #0
 801355c:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801355e:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013560:	4618      	mov	r0, r3
 8013562:	370c      	adds	r7, #12
 8013564:	46bd      	mov	sp, r7
 8013566:	bc80      	pop	{r7}
 8013568:	4770      	bx	lr

0801356a <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 801356a:	b480      	push	{r7}
 801356c:	b083      	sub	sp, #12
 801356e:	af00      	add	r7, sp, #0
 8013570:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013572:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013574:	4618      	mov	r0, r3
 8013576:	370c      	adds	r7, #12
 8013578:	46bd      	mov	sp, r7
 801357a:	bc80      	pop	{r7}
 801357c:	4770      	bx	lr

0801357e <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 801357e:	b480      	push	{r7}
 8013580:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013582:	bf00      	nop
 8013584:	46bd      	mov	sp, r7
 8013586:	bc80      	pop	{r7}
 8013588:	4770      	bx	lr

0801358a <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 801358a:	b480      	push	{r7}
 801358c:	b083      	sub	sp, #12
 801358e:	af00      	add	r7, sp, #0
 8013590:	4603      	mov	r3, r0
 8013592:	6039      	str	r1, [r7, #0]
 8013594:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 8013596:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013598:	4618      	mov	r0, r3
 801359a:	370c      	adds	r7, #12
 801359c:	46bd      	mov	sp, r7
 801359e:	bc80      	pop	{r7}
 80135a0:	4770      	bx	lr

080135a2 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80135a2:	b480      	push	{r7}
 80135a4:	b083      	sub	sp, #12
 80135a6:	af00      	add	r7, sp, #0
 80135a8:	4603      	mov	r3, r0
 80135aa:	603a      	str	r2, [r7, #0]
 80135ac:	80fb      	strh	r3, [r7, #6]
 80135ae:	460b      	mov	r3, r1
 80135b0:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80135b2:	bf00      	nop
 80135b4:	370c      	adds	r7, #12
 80135b6:	46bd      	mov	sp, r7
 80135b8:	bc80      	pop	{r7}
 80135ba:	4770      	bx	lr

080135bc <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 80135bc:	b480      	push	{r7}
 80135be:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80135c0:	bf00      	nop
 80135c2:	46bd      	mov	sp, r7
 80135c4:	bc80      	pop	{r7}
 80135c6:	4770      	bx	lr

080135c8 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 80135c8:	b480      	push	{r7}
 80135ca:	b083      	sub	sp, #12
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 80135d0:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80135d2:	4618      	mov	r0, r3
 80135d4:	370c      	adds	r7, #12
 80135d6:	46bd      	mov	sp, r7
 80135d8:	bc80      	pop	{r7}
 80135da:	4770      	bx	lr

080135dc <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 80135dc:	b480      	push	{r7}
 80135de:	b083      	sub	sp, #12
 80135e0:	af00      	add	r7, sp, #0
 80135e2:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 80135e4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80135e6:	4618      	mov	r0, r3
 80135e8:	370c      	adds	r7, #12
 80135ea:	46bd      	mov	sp, r7
 80135ec:	bc80      	pop	{r7}
 80135ee:	4770      	bx	lr

080135f0 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 80135f0:	b480      	push	{r7}
 80135f2:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80135f4:	bf00      	nop
 80135f6:	46bd      	mov	sp, r7
 80135f8:	bc80      	pop	{r7}
 80135fa:	4770      	bx	lr

080135fc <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 80135fc:	b480      	push	{r7}
 80135fe:	b083      	sub	sp, #12
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
 8013604:	460b      	mov	r3, r1
 8013606:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013608:	bf00      	nop
 801360a:	370c      	adds	r7, #12
 801360c:	46bd      	mov	sp, r7
 801360e:	bc80      	pop	{r7}
 8013610:	4770      	bx	lr

08013612 <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 8013612:	b480      	push	{r7}
 8013614:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013616:	bf00      	nop
 8013618:	46bd      	mov	sp, r7
 801361a:	bc80      	pop	{r7}
 801361c:	4770      	bx	lr

0801361e <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 801361e:	b480      	push	{r7}
 8013620:	b085      	sub	sp, #20
 8013622:	af00      	add	r7, sp, #0
 8013624:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801362a:	2300      	movs	r3, #0
 801362c:	81fb      	strh	r3, [r7, #14]
 801362e:	e00a      	b.n	8013646 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8013630:	89fb      	ldrh	r3, [r7, #14]
 8013632:	68ba      	ldr	r2, [r7, #8]
 8013634:	4413      	add	r3, r2
 8013636:	781b      	ldrb	r3, [r3, #0]
 8013638:	2b00      	cmp	r3, #0
 801363a:	d001      	beq.n	8013640 <IsSlotFree+0x22>
        {
            return false;
 801363c:	2300      	movs	r3, #0
 801363e:	e006      	b.n	801364e <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013640:	89fb      	ldrh	r3, [r7, #14]
 8013642:	3301      	adds	r3, #1
 8013644:	81fb      	strh	r3, [r7, #14]
 8013646:	89fb      	ldrh	r3, [r7, #14]
 8013648:	2b0f      	cmp	r3, #15
 801364a:	d9f1      	bls.n	8013630 <IsSlotFree+0x12>
        }
    }
    return true;
 801364c:	2301      	movs	r3, #1
}
 801364e:	4618      	mov	r0, r3
 8013650:	3714      	adds	r7, #20
 8013652:	46bd      	mov	sp, r7
 8013654:	bc80      	pop	{r7}
 8013656:	4770      	bx	lr

08013658 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8013658:	b580      	push	{r7, lr}
 801365a:	b082      	sub	sp, #8
 801365c:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 801365e:	2300      	movs	r3, #0
 8013660:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8013662:	e007      	b.n	8013674 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8013664:	79fb      	ldrb	r3, [r7, #7]
 8013666:	3301      	adds	r3, #1
 8013668:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 801366a:	79fb      	ldrb	r3, [r7, #7]
 801366c:	2b20      	cmp	r3, #32
 801366e:	d101      	bne.n	8013674 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8013670:	2300      	movs	r3, #0
 8013672:	e012      	b.n	801369a <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8013674:	79fb      	ldrb	r3, [r7, #7]
 8013676:	011b      	lsls	r3, r3, #4
 8013678:	3308      	adds	r3, #8
 801367a:	4a0a      	ldr	r2, [pc, #40]	@ (80136a4 <MallocNewMacCommandSlot+0x4c>)
 801367c:	4413      	add	r3, r2
 801367e:	4618      	mov	r0, r3
 8013680:	f7ff ffcd 	bl	801361e <IsSlotFree>
 8013684:	4603      	mov	r3, r0
 8013686:	f083 0301 	eor.w	r3, r3, #1
 801368a:	b2db      	uxtb	r3, r3
 801368c:	2b00      	cmp	r3, #0
 801368e:	d1e9      	bne.n	8013664 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8013690:	79fb      	ldrb	r3, [r7, #7]
 8013692:	011b      	lsls	r3, r3, #4
 8013694:	3308      	adds	r3, #8
 8013696:	4a03      	ldr	r2, [pc, #12]	@ (80136a4 <MallocNewMacCommandSlot+0x4c>)
 8013698:	4413      	add	r3, r2
}
 801369a:	4618      	mov	r0, r3
 801369c:	3708      	adds	r7, #8
 801369e:	46bd      	mov	sp, r7
 80136a0:	bd80      	pop	{r7, pc}
 80136a2:	bf00      	nop
 80136a4:	20001b8c 	.word	0x20001b8c

080136a8 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80136a8:	b580      	push	{r7, lr}
 80136aa:	b082      	sub	sp, #8
 80136ac:	af00      	add	r7, sp, #0
 80136ae:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d101      	bne.n	80136ba <FreeMacCommandSlot+0x12>
    {
        return false;
 80136b6:	2300      	movs	r3, #0
 80136b8:	e005      	b.n	80136c6 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80136ba:	2210      	movs	r2, #16
 80136bc:	2100      	movs	r1, #0
 80136be:	6878      	ldr	r0, [r7, #4]
 80136c0:	f006 fef4 	bl	801a4ac <memset1>

    return true;
 80136c4:	2301      	movs	r3, #1
}
 80136c6:	4618      	mov	r0, r3
 80136c8:	3708      	adds	r7, #8
 80136ca:	46bd      	mov	sp, r7
 80136cc:	bd80      	pop	{r7, pc}

080136ce <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 80136ce:	b480      	push	{r7}
 80136d0:	b083      	sub	sp, #12
 80136d2:	af00      	add	r7, sp, #0
 80136d4:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d101      	bne.n	80136e0 <LinkedListInit+0x12>
    {
        return false;
 80136dc:	2300      	movs	r3, #0
 80136de:	e006      	b.n	80136ee <LinkedListInit+0x20>
    }

    list->First = NULL;
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	2200      	movs	r2, #0
 80136e4:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	2200      	movs	r2, #0
 80136ea:	605a      	str	r2, [r3, #4]

    return true;
 80136ec:	2301      	movs	r3, #1
}
 80136ee:	4618      	mov	r0, r3
 80136f0:	370c      	adds	r7, #12
 80136f2:	46bd      	mov	sp, r7
 80136f4:	bc80      	pop	{r7}
 80136f6:	4770      	bx	lr

080136f8 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 80136f8:	b480      	push	{r7}
 80136fa:	b083      	sub	sp, #12
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	6078      	str	r0, [r7, #4]
 8013700:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d002      	beq.n	801370e <LinkedListAdd+0x16>
 8013708:	683b      	ldr	r3, [r7, #0]
 801370a:	2b00      	cmp	r3, #0
 801370c:	d101      	bne.n	8013712 <LinkedListAdd+0x1a>
    {
        return false;
 801370e:	2300      	movs	r3, #0
 8013710:	e015      	b.n	801373e <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d102      	bne.n	8013720 <LinkedListAdd+0x28>
    {
        list->First = element;
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	683a      	ldr	r2, [r7, #0]
 801371e:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	685b      	ldr	r3, [r3, #4]
 8013724:	2b00      	cmp	r3, #0
 8013726:	d003      	beq.n	8013730 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	685b      	ldr	r3, [r3, #4]
 801372c:	683a      	ldr	r2, [r7, #0]
 801372e:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8013730:	683b      	ldr	r3, [r7, #0]
 8013732:	2200      	movs	r2, #0
 8013734:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	683a      	ldr	r2, [r7, #0]
 801373a:	605a      	str	r2, [r3, #4]

    return true;
 801373c:	2301      	movs	r3, #1
}
 801373e:	4618      	mov	r0, r3
 8013740:	370c      	adds	r7, #12
 8013742:	46bd      	mov	sp, r7
 8013744:	bc80      	pop	{r7}
 8013746:	4770      	bx	lr

08013748 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8013748:	b480      	push	{r7}
 801374a:	b085      	sub	sp, #20
 801374c:	af00      	add	r7, sp, #0
 801374e:	6078      	str	r0, [r7, #4]
 8013750:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	2b00      	cmp	r3, #0
 8013756:	d002      	beq.n	801375e <LinkedListGetPrevious+0x16>
 8013758:	683b      	ldr	r3, [r7, #0]
 801375a:	2b00      	cmp	r3, #0
 801375c:	d101      	bne.n	8013762 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 801375e:	2300      	movs	r3, #0
 8013760:	e016      	b.n	8013790 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8013768:	683a      	ldr	r2, [r7, #0]
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	429a      	cmp	r2, r3
 801376e:	d00c      	beq.n	801378a <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013770:	e002      	b.n	8013778 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	2b00      	cmp	r3, #0
 801377c:	d007      	beq.n	801378e <LinkedListGetPrevious+0x46>
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	683a      	ldr	r2, [r7, #0]
 8013784:	429a      	cmp	r2, r3
 8013786:	d1f4      	bne.n	8013772 <LinkedListGetPrevious+0x2a>
 8013788:	e001      	b.n	801378e <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 801378a:	2300      	movs	r3, #0
 801378c:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 801378e:	68fb      	ldr	r3, [r7, #12]
}
 8013790:	4618      	mov	r0, r3
 8013792:	3714      	adds	r7, #20
 8013794:	46bd      	mov	sp, r7
 8013796:	bc80      	pop	{r7}
 8013798:	4770      	bx	lr

0801379a <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 801379a:	b580      	push	{r7, lr}
 801379c:	b084      	sub	sp, #16
 801379e:	af00      	add	r7, sp, #0
 80137a0:	6078      	str	r0, [r7, #4]
 80137a2:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d002      	beq.n	80137b0 <LinkedListRemove+0x16>
 80137aa:	683b      	ldr	r3, [r7, #0]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d101      	bne.n	80137b4 <LinkedListRemove+0x1a>
    {
        return false;
 80137b0:	2300      	movs	r3, #0
 80137b2:	e020      	b.n	80137f6 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80137b4:	6839      	ldr	r1, [r7, #0]
 80137b6:	6878      	ldr	r0, [r7, #4]
 80137b8:	f7ff ffc6 	bl	8013748 <LinkedListGetPrevious>
 80137bc:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	683a      	ldr	r2, [r7, #0]
 80137c4:	429a      	cmp	r2, r3
 80137c6:	d103      	bne.n	80137d0 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80137c8:	683b      	ldr	r3, [r7, #0]
 80137ca:	681a      	ldr	r2, [r3, #0]
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	685b      	ldr	r3, [r3, #4]
 80137d4:	683a      	ldr	r2, [r7, #0]
 80137d6:	429a      	cmp	r2, r3
 80137d8:	d102      	bne.n	80137e0 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	68fa      	ldr	r2, [r7, #12]
 80137de:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d003      	beq.n	80137ee <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 80137e6:	683b      	ldr	r3, [r7, #0]
 80137e8:	681a      	ldr	r2, [r3, #0]
 80137ea:	68fb      	ldr	r3, [r7, #12]
 80137ec:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 80137ee:	683b      	ldr	r3, [r7, #0]
 80137f0:	2200      	movs	r2, #0
 80137f2:	601a      	str	r2, [r3, #0]

    return true;
 80137f4:	2301      	movs	r3, #1
}
 80137f6:	4618      	mov	r0, r3
 80137f8:	3710      	adds	r7, #16
 80137fa:	46bd      	mov	sp, r7
 80137fc:	bd80      	pop	{r7, pc}
	...

08013800 <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8013800:	b480      	push	{r7}
 8013802:	b083      	sub	sp, #12
 8013804:	af00      	add	r7, sp, #0
 8013806:	4603      	mov	r3, r0
 8013808:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 801380a:	79fb      	ldrb	r3, [r7, #7]
 801380c:	2b11      	cmp	r3, #17
 801380e:	bf8c      	ite	hi
 8013810:	2201      	movhi	r2, #1
 8013812:	2200      	movls	r2, #0
 8013814:	b2d2      	uxtb	r2, r2
 8013816:	2a00      	cmp	r2, #0
 8013818:	d10d      	bne.n	8013836 <IsSticky+0x36>
 801381a:	4a0a      	ldr	r2, [pc, #40]	@ (8013844 <IsSticky+0x44>)
 801381c:	fa22 f303 	lsr.w	r3, r2, r3
 8013820:	f003 0301 	and.w	r3, r3, #1
 8013824:	2b00      	cmp	r3, #0
 8013826:	bf14      	ite	ne
 8013828:	2301      	movne	r3, #1
 801382a:	2300      	moveq	r3, #0
 801382c:	b2db      	uxtb	r3, r3
 801382e:	2b00      	cmp	r3, #0
 8013830:	d001      	beq.n	8013836 <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8013832:	2301      	movs	r3, #1
 8013834:	e000      	b.n	8013838 <IsSticky+0x38>
        default:
            return false;
 8013836:	2300      	movs	r3, #0
    }
}
 8013838:	4618      	mov	r0, r3
 801383a:	370c      	adds	r7, #12
 801383c:	46bd      	mov	sp, r7
 801383e:	bc80      	pop	{r7}
 8013840:	4770      	bx	lr
 8013842:	bf00      	nop
 8013844:	00020720 	.word	0x00020720

08013848 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8013848:	b480      	push	{r7}
 801384a:	b083      	sub	sp, #12
 801384c:	af00      	add	r7, sp, #0
 801384e:	4603      	mov	r3, r0
 8013850:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 8013852:	2300      	movs	r3, #0
    }
}
 8013854:	4618      	mov	r0, r3
 8013856:	370c      	adds	r7, #12
 8013858:	46bd      	mov	sp, r7
 801385a:	bc80      	pop	{r7}
 801385c:	4770      	bx	lr
	...

08013860 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8013860:	b580      	push	{r7, lr}
 8013862:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8013864:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8013868:	2100      	movs	r1, #0
 801386a:	4804      	ldr	r0, [pc, #16]	@ (801387c <LoRaMacCommandsInit+0x1c>)
 801386c:	f006 fe1e 	bl	801a4ac <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8013870:	4802      	ldr	r0, [pc, #8]	@ (801387c <LoRaMacCommandsInit+0x1c>)
 8013872:	f7ff ff2c 	bl	80136ce <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8013876:	2300      	movs	r3, #0
}
 8013878:	4618      	mov	r0, r3
 801387a:	bd80      	pop	{r7, pc}
 801387c:	20001b8c 	.word	0x20001b8c

08013880 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8013880:	b580      	push	{r7, lr}
 8013882:	b086      	sub	sp, #24
 8013884:	af00      	add	r7, sp, #0
 8013886:	4603      	mov	r3, r0
 8013888:	60b9      	str	r1, [r7, #8]
 801388a:	607a      	str	r2, [r7, #4]
 801388c:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801388e:	68bb      	ldr	r3, [r7, #8]
 8013890:	2b00      	cmp	r3, #0
 8013892:	d101      	bne.n	8013898 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013894:	2301      	movs	r3, #1
 8013896:	e03b      	b.n	8013910 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8013898:	f7ff fede 	bl	8013658 <MallocNewMacCommandSlot>
 801389c:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 801389e:	697b      	ldr	r3, [r7, #20]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d101      	bne.n	80138a8 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80138a4:	2302      	movs	r3, #2
 80138a6:	e033      	b.n	8013910 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 80138a8:	6979      	ldr	r1, [r7, #20]
 80138aa:	481b      	ldr	r0, [pc, #108]	@ (8013918 <LoRaMacCommandsAddCmd+0x98>)
 80138ac:	f7ff ff24 	bl	80136f8 <LinkedListAdd>
 80138b0:	4603      	mov	r3, r0
 80138b2:	f083 0301 	eor.w	r3, r3, #1
 80138b6:	b2db      	uxtb	r3, r3
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d001      	beq.n	80138c0 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80138bc:	2305      	movs	r3, #5
 80138be:	e027      	b.n	8013910 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 80138c0:	697b      	ldr	r3, [r7, #20]
 80138c2:	7bfa      	ldrb	r2, [r7, #15]
 80138c4:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80138c6:	697b      	ldr	r3, [r7, #20]
 80138c8:	687a      	ldr	r2, [r7, #4]
 80138ca:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80138cc:	697b      	ldr	r3, [r7, #20]
 80138ce:	3305      	adds	r3, #5
 80138d0:	687a      	ldr	r2, [r7, #4]
 80138d2:	b292      	uxth	r2, r2
 80138d4:	68b9      	ldr	r1, [r7, #8]
 80138d6:	4618      	mov	r0, r3
 80138d8:	f006 fdad 	bl	801a436 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80138dc:	7bfb      	ldrb	r3, [r7, #15]
 80138de:	4618      	mov	r0, r3
 80138e0:	f7ff ff8e 	bl	8013800 <IsSticky>
 80138e4:	4603      	mov	r3, r0
 80138e6:	461a      	mov	r2, r3
 80138e8:	697b      	ldr	r3, [r7, #20]
 80138ea:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 80138ec:	7bfb      	ldrb	r3, [r7, #15]
 80138ee:	4618      	mov	r0, r3
 80138f0:	f7ff ffaa 	bl	8013848 <IsConfirmationRequired>
 80138f4:	4603      	mov	r3, r0
 80138f6:	461a      	mov	r2, r3
 80138f8:	697b      	ldr	r3, [r7, #20]
 80138fa:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80138fc:	4b06      	ldr	r3, [pc, #24]	@ (8013918 <LoRaMacCommandsAddCmd+0x98>)
 80138fe:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	4413      	add	r3, r2
 8013906:	3301      	adds	r3, #1
 8013908:	4a03      	ldr	r2, [pc, #12]	@ (8013918 <LoRaMacCommandsAddCmd+0x98>)
 801390a:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 801390e:	2300      	movs	r3, #0
}
 8013910:	4618      	mov	r0, r3
 8013912:	3718      	adds	r7, #24
 8013914:	46bd      	mov	sp, r7
 8013916:	bd80      	pop	{r7, pc}
 8013918:	20001b8c 	.word	0x20001b8c

0801391c <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 801391c:	b580      	push	{r7, lr}
 801391e:	b082      	sub	sp, #8
 8013920:	af00      	add	r7, sp, #0
 8013922:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	2b00      	cmp	r3, #0
 8013928:	d101      	bne.n	801392e <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801392a:	2301      	movs	r3, #1
 801392c:	e021      	b.n	8013972 <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 801392e:	6879      	ldr	r1, [r7, #4]
 8013930:	4812      	ldr	r0, [pc, #72]	@ (801397c <LoRaMacCommandsRemoveCmd+0x60>)
 8013932:	f7ff ff32 	bl	801379a <LinkedListRemove>
 8013936:	4603      	mov	r3, r0
 8013938:	f083 0301 	eor.w	r3, r3, #1
 801393c:	b2db      	uxtb	r3, r3
 801393e:	2b00      	cmp	r3, #0
 8013940:	d001      	beq.n	8013946 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8013942:	2303      	movs	r3, #3
 8013944:	e015      	b.n	8013972 <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8013946:	4b0d      	ldr	r3, [pc, #52]	@ (801397c <LoRaMacCommandsRemoveCmd+0x60>)
 8013948:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	689b      	ldr	r3, [r3, #8]
 8013950:	1ad3      	subs	r3, r2, r3
 8013952:	3b01      	subs	r3, #1
 8013954:	4a09      	ldr	r2, [pc, #36]	@ (801397c <LoRaMacCommandsRemoveCmd+0x60>)
 8013956:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 801395a:	6878      	ldr	r0, [r7, #4]
 801395c:	f7ff fea4 	bl	80136a8 <FreeMacCommandSlot>
 8013960:	4603      	mov	r3, r0
 8013962:	f083 0301 	eor.w	r3, r3, #1
 8013966:	b2db      	uxtb	r3, r3
 8013968:	2b00      	cmp	r3, #0
 801396a:	d001      	beq.n	8013970 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 801396c:	2305      	movs	r3, #5
 801396e:	e000      	b.n	8013972 <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013970:	2300      	movs	r3, #0
}
 8013972:	4618      	mov	r0, r3
 8013974:	3708      	adds	r7, #8
 8013976:	46bd      	mov	sp, r7
 8013978:	bd80      	pop	{r7, pc}
 801397a:	bf00      	nop
 801397c:	20001b8c 	.word	0x20001b8c

08013980 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8013980:	b480      	push	{r7}
 8013982:	b085      	sub	sp, #20
 8013984:	af00      	add	r7, sp, #0
 8013986:	4603      	mov	r3, r0
 8013988:	6039      	str	r1, [r7, #0]
 801398a:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 801398c:	4b0e      	ldr	r3, [pc, #56]	@ (80139c8 <LoRaMacCommandsGetCmd+0x48>)
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8013992:	e002      	b.n	801399a <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	2b00      	cmp	r3, #0
 801399e:	d004      	beq.n	80139aa <LoRaMacCommandsGetCmd+0x2a>
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	791b      	ldrb	r3, [r3, #4]
 80139a4:	79fa      	ldrb	r2, [r7, #7]
 80139a6:	429a      	cmp	r2, r3
 80139a8:	d1f4      	bne.n	8013994 <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 80139aa:	683b      	ldr	r3, [r7, #0]
 80139ac:	68fa      	ldr	r2, [r7, #12]
 80139ae:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d101      	bne.n	80139ba <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80139b6:	2303      	movs	r3, #3
 80139b8:	e000      	b.n	80139bc <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 80139ba:	2300      	movs	r3, #0
}
 80139bc:	4618      	mov	r0, r3
 80139be:	3714      	adds	r7, #20
 80139c0:	46bd      	mov	sp, r7
 80139c2:	bc80      	pop	{r7}
 80139c4:	4770      	bx	lr
 80139c6:	bf00      	nop
 80139c8:	20001b8c 	.word	0x20001b8c

080139cc <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b082      	sub	sp, #8
 80139d0:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80139d2:	4b0f      	ldr	r3, [pc, #60]	@ (8013a10 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80139d8:	e012      	b.n	8013a00 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	7b1b      	ldrb	r3, [r3, #12]
 80139de:	f083 0301 	eor.w	r3, r3, #1
 80139e2:	b2db      	uxtb	r3, r3
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d008      	beq.n	80139fa <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 80139ee:	6878      	ldr	r0, [r7, #4]
 80139f0:	f7ff ff94 	bl	801391c <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80139f4:	683b      	ldr	r3, [r7, #0]
 80139f6:	607b      	str	r3, [r7, #4]
 80139f8:	e002      	b.n	8013a00 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d1e9      	bne.n	80139da <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013a06:	2300      	movs	r3, #0
}
 8013a08:	4618      	mov	r0, r3
 8013a0a:	3708      	adds	r7, #8
 8013a0c:	46bd      	mov	sp, r7
 8013a0e:	bd80      	pop	{r7, pc}
 8013a10:	20001b8c 	.word	0x20001b8c

08013a14 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8013a14:	b580      	push	{r7, lr}
 8013a16:	b082      	sub	sp, #8
 8013a18:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013a1a:	4b13      	ldr	r3, [pc, #76]	@ (8013a68 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8013a20:	e01a      	b.n	8013a58 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	791b      	ldrb	r3, [r3, #4]
 8013a2c:	4618      	mov	r0, r3
 8013a2e:	f7ff fee7 	bl	8013800 <IsSticky>
 8013a32:	4603      	mov	r3, r0
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d00d      	beq.n	8013a54 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	791b      	ldrb	r3, [r3, #4]
 8013a3c:	4618      	mov	r0, r3
 8013a3e:	f7ff ff03 	bl	8013848 <IsConfirmationRequired>
 8013a42:	4603      	mov	r3, r0
 8013a44:	f083 0301 	eor.w	r3, r3, #1
 8013a48:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d002      	beq.n	8013a54 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8013a4e:	6878      	ldr	r0, [r7, #4]
 8013a50:	f7ff ff64 	bl	801391c <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8013a54:	683b      	ldr	r3, [r7, #0]
 8013a56:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d1e1      	bne.n	8013a22 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013a5e:	2300      	movs	r3, #0
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3708      	adds	r7, #8
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}
 8013a68:	20001b8c 	.word	0x20001b8c

08013a6c <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8013a6c:	b480      	push	{r7}
 8013a6e:	b083      	sub	sp, #12
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d101      	bne.n	8013a7e <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013a7a:	2301      	movs	r3, #1
 8013a7c:	e005      	b.n	8013a8a <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8013a7e:	4b05      	ldr	r3, [pc, #20]	@ (8013a94 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8013a80:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8013a88:	2300      	movs	r3, #0
}
 8013a8a:	4618      	mov	r0, r3
 8013a8c:	370c      	adds	r7, #12
 8013a8e:	46bd      	mov	sp, r7
 8013a90:	bc80      	pop	{r7}
 8013a92:	4770      	bx	lr
 8013a94:	20001b8c 	.word	0x20001b8c

08013a98 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8013a98:	b580      	push	{r7, lr}
 8013a9a:	b088      	sub	sp, #32
 8013a9c:	af00      	add	r7, sp, #0
 8013a9e:	60f8      	str	r0, [r7, #12]
 8013aa0:	60b9      	str	r1, [r7, #8]
 8013aa2:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8013aa4:	4b25      	ldr	r3, [pc, #148]	@ (8013b3c <LoRaMacCommandsSerializeCmds+0xa4>)
 8013aa6:	681b      	ldr	r3, [r3, #0]
 8013aa8:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8013aaa:	2300      	movs	r3, #0
 8013aac:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d002      	beq.n	8013aba <LoRaMacCommandsSerializeCmds+0x22>
 8013ab4:	68bb      	ldr	r3, [r7, #8]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d126      	bne.n	8013b08 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013aba:	2301      	movs	r3, #1
 8013abc:	e039      	b.n	8013b32 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8013abe:	7efb      	ldrb	r3, [r7, #27]
 8013ac0:	68fa      	ldr	r2, [r7, #12]
 8013ac2:	1ad2      	subs	r2, r2, r3
 8013ac4:	69fb      	ldr	r3, [r7, #28]
 8013ac6:	689b      	ldr	r3, [r3, #8]
 8013ac8:	3301      	adds	r3, #1
 8013aca:	429a      	cmp	r2, r3
 8013acc:	d320      	bcc.n	8013b10 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8013ace:	7efb      	ldrb	r3, [r7, #27]
 8013ad0:	1c5a      	adds	r2, r3, #1
 8013ad2:	76fa      	strb	r2, [r7, #27]
 8013ad4:	461a      	mov	r2, r3
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	4413      	add	r3, r2
 8013ada:	69fa      	ldr	r2, [r7, #28]
 8013adc:	7912      	ldrb	r2, [r2, #4]
 8013ade:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8013ae0:	7efb      	ldrb	r3, [r7, #27]
 8013ae2:	687a      	ldr	r2, [r7, #4]
 8013ae4:	18d0      	adds	r0, r2, r3
 8013ae6:	69fb      	ldr	r3, [r7, #28]
 8013ae8:	1d59      	adds	r1, r3, #5
 8013aea:	69fb      	ldr	r3, [r7, #28]
 8013aec:	689b      	ldr	r3, [r3, #8]
 8013aee:	b29b      	uxth	r3, r3
 8013af0:	461a      	mov	r2, r3
 8013af2:	f006 fca0 	bl	801a436 <memcpy1>
            itr += curElement->PayloadSize;
 8013af6:	69fb      	ldr	r3, [r7, #28]
 8013af8:	689b      	ldr	r3, [r3, #8]
 8013afa:	b2da      	uxtb	r2, r3
 8013afc:	7efb      	ldrb	r3, [r7, #27]
 8013afe:	4413      	add	r3, r2
 8013b00:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8013b02:	69fb      	ldr	r3, [r7, #28]
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013b08:	69fb      	ldr	r3, [r7, #28]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d1d7      	bne.n	8013abe <LoRaMacCommandsSerializeCmds+0x26>
 8013b0e:	e009      	b.n	8013b24 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8013b10:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8013b12:	e007      	b.n	8013b24 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8013b14:	69fb      	ldr	r3, [r7, #28]
 8013b16:	681b      	ldr	r3, [r3, #0]
 8013b18:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8013b1a:	69f8      	ldr	r0, [r7, #28]
 8013b1c:	f7ff fefe 	bl	801391c <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8013b20:	697b      	ldr	r3, [r7, #20]
 8013b22:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013b24:	69fb      	ldr	r3, [r7, #28]
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d1f4      	bne.n	8013b14 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8013b2a:	68b8      	ldr	r0, [r7, #8]
 8013b2c:	f7ff ff9e 	bl	8013a6c <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8013b30:	2300      	movs	r3, #0
}
 8013b32:	4618      	mov	r0, r3
 8013b34:	3720      	adds	r7, #32
 8013b36:	46bd      	mov	sp, r7
 8013b38:	bd80      	pop	{r7, pc}
 8013b3a:	bf00      	nop
 8013b3c:	20001b8c 	.word	0x20001b8c

08013b40 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8013b40:	b480      	push	{r7}
 8013b42:	b085      	sub	sp, #20
 8013b44:	af00      	add	r7, sp, #0
 8013b46:	4603      	mov	r3, r0
 8013b48:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8013b4e:	79fb      	ldrb	r3, [r7, #7]
 8013b50:	3b02      	subs	r3, #2
 8013b52:	2b11      	cmp	r3, #17
 8013b54:	d850      	bhi.n	8013bf8 <LoRaMacCommandsGetCmdSize+0xb8>
 8013b56:	a201      	add	r2, pc, #4	@ (adr r2, 8013b5c <LoRaMacCommandsGetCmdSize+0x1c>)
 8013b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b5c:	08013ba5 	.word	0x08013ba5
 8013b60:	08013bab 	.word	0x08013bab
 8013b64:	08013bb1 	.word	0x08013bb1
 8013b68:	08013bb7 	.word	0x08013bb7
 8013b6c:	08013bbd 	.word	0x08013bbd
 8013b70:	08013bc3 	.word	0x08013bc3
 8013b74:	08013bc9 	.word	0x08013bc9
 8013b78:	08013bcf 	.word	0x08013bcf
 8013b7c:	08013bd5 	.word	0x08013bd5
 8013b80:	08013bf9 	.word	0x08013bf9
 8013b84:	08013bf9 	.word	0x08013bf9
 8013b88:	08013bdb 	.word	0x08013bdb
 8013b8c:	08013bf9 	.word	0x08013bf9
 8013b90:	08013bf9 	.word	0x08013bf9
 8013b94:	08013be1 	.word	0x08013be1
 8013b98:	08013be7 	.word	0x08013be7
 8013b9c:	08013bed 	.word	0x08013bed
 8013ba0:	08013bf3 	.word	0x08013bf3
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8013ba4:	2303      	movs	r3, #3
 8013ba6:	73fb      	strb	r3, [r7, #15]
            break;
 8013ba8:	e027      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8013baa:	2305      	movs	r3, #5
 8013bac:	73fb      	strb	r3, [r7, #15]
            break;
 8013bae:	e024      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8013bb0:	2302      	movs	r3, #2
 8013bb2:	73fb      	strb	r3, [r7, #15]
            break;
 8013bb4:	e021      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8013bb6:	2305      	movs	r3, #5
 8013bb8:	73fb      	strb	r3, [r7, #15]
            break;
 8013bba:	e01e      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8013bbc:	2301      	movs	r3, #1
 8013bbe:	73fb      	strb	r3, [r7, #15]
            break;
 8013bc0:	e01b      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8013bc2:	2306      	movs	r3, #6
 8013bc4:	73fb      	strb	r3, [r7, #15]
            break;
 8013bc6:	e018      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8013bc8:	2302      	movs	r3, #2
 8013bca:	73fb      	strb	r3, [r7, #15]
            break;
 8013bcc:	e015      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8013bce:	2302      	movs	r3, #2
 8013bd0:	73fb      	strb	r3, [r7, #15]
            break;
 8013bd2:	e012      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8013bd4:	2305      	movs	r3, #5
 8013bd6:	73fb      	strb	r3, [r7, #15]
            break;
 8013bd8:	e00f      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8013bda:	2306      	movs	r3, #6
 8013bdc:	73fb      	strb	r3, [r7, #15]
            break;
 8013bde:	e00c      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8013be0:	2301      	movs	r3, #1
 8013be2:	73fb      	strb	r3, [r7, #15]
            break;
 8013be4:	e009      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8013be6:	2305      	movs	r3, #5
 8013be8:	73fb      	strb	r3, [r7, #15]
            break;
 8013bea:	e006      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8013bec:	2304      	movs	r3, #4
 8013bee:	73fb      	strb	r3, [r7, #15]
            break;
 8013bf0:	e003      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8013bf2:	2304      	movs	r3, #4
 8013bf4:	73fb      	strb	r3, [r7, #15]
            break;
 8013bf6:	e000      	b.n	8013bfa <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8013bf8:	bf00      	nop
        }
    }
    return cidSize;
 8013bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bfc:	4618      	mov	r0, r3
 8013bfe:	3714      	adds	r7, #20
 8013c00:	46bd      	mov	sp, r7
 8013c02:	bc80      	pop	{r7}
 8013c04:	4770      	bx	lr
 8013c06:	bf00      	nop

08013c08 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8013c08:	b480      	push	{r7}
 8013c0a:	b083      	sub	sp, #12
 8013c0c:	af00      	add	r7, sp, #0
 8013c0e:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	4a07      	ldr	r2, [pc, #28]	@ (8013c30 <IncreaseBufferPointer+0x28>)
 8013c14:	4293      	cmp	r3, r2
 8013c16:	d102      	bne.n	8013c1e <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013c18:	4b06      	ldr	r3, [pc, #24]	@ (8013c34 <IncreaseBufferPointer+0x2c>)
 8013c1a:	607b      	str	r3, [r7, #4]
 8013c1c:	e002      	b.n	8013c24 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	3304      	adds	r3, #4
 8013c22:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8013c24:	687b      	ldr	r3, [r7, #4]
}
 8013c26:	4618      	mov	r0, r3
 8013c28:	370c      	adds	r7, #12
 8013c2a:	46bd      	mov	sp, r7
 8013c2c:	bc80      	pop	{r7}
 8013c2e:	4770      	bx	lr
 8013c30:	20001db4 	.word	0x20001db4
 8013c34:	20001da4 	.word	0x20001da4

08013c38 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8013c38:	b480      	push	{r7}
 8013c3a:	b083      	sub	sp, #12
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	4603      	mov	r3, r0
 8013c40:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8013c42:	79fb      	ldrb	r3, [r7, #7]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d101      	bne.n	8013c4c <IsListEmpty+0x14>
    {
        return true;
 8013c48:	2301      	movs	r3, #1
 8013c4a:	e000      	b.n	8013c4e <IsListEmpty+0x16>
    }
    return false;
 8013c4c:	2300      	movs	r3, #0
}
 8013c4e:	4618      	mov	r0, r3
 8013c50:	370c      	adds	r7, #12
 8013c52:	46bd      	mov	sp, r7
 8013c54:	bc80      	pop	{r7}
 8013c56:	4770      	bx	lr

08013c58 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8013c58:	b480      	push	{r7}
 8013c5a:	b083      	sub	sp, #12
 8013c5c:	af00      	add	r7, sp, #0
 8013c5e:	4603      	mov	r3, r0
 8013c60:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8013c62:	79fb      	ldrb	r3, [r7, #7]
 8013c64:	2b04      	cmp	r3, #4
 8013c66:	d901      	bls.n	8013c6c <IsListFull+0x14>
    {
        return true;
 8013c68:	2301      	movs	r3, #1
 8013c6a:	e000      	b.n	8013c6e <IsListFull+0x16>
    }
    return false;
 8013c6c:	2300      	movs	r3, #0
}
 8013c6e:	4618      	mov	r0, r3
 8013c70:	370c      	adds	r7, #12
 8013c72:	46bd      	mov	sp, r7
 8013c74:	bc80      	pop	{r7}
 8013c76:	4770      	bx	lr

08013c78 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8013c78:	b580      	push	{r7, lr}
 8013c7a:	b086      	sub	sp, #24
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	4603      	mov	r3, r0
 8013c80:	60b9      	str	r1, [r7, #8]
 8013c82:	607a      	str	r2, [r7, #4]
 8013c84:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8013c86:	68bb      	ldr	r3, [r7, #8]
 8013c88:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013c8a:	4b13      	ldr	r3, [pc, #76]	@ (8013cd8 <GetElement+0x60>)
 8013c8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013c90:	4618      	mov	r0, r3
 8013c92:	f7ff ffd1 	bl	8013c38 <IsListEmpty>
 8013c96:	4603      	mov	r3, r0
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d001      	beq.n	8013ca0 <GetElement+0x28>
    {
        return NULL;
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	e017      	b.n	8013cd0 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013ca0:	2300      	movs	r3, #0
 8013ca2:	74fb      	strb	r3, [r7, #19]
 8013ca4:	e00d      	b.n	8013cc2 <GetElement+0x4a>
    {
        if( element->Request == request )
 8013ca6:	697b      	ldr	r3, [r7, #20]
 8013ca8:	781b      	ldrb	r3, [r3, #0]
 8013caa:	7bfa      	ldrb	r2, [r7, #15]
 8013cac:	429a      	cmp	r2, r3
 8013cae:	d101      	bne.n	8013cb4 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8013cb0:	697b      	ldr	r3, [r7, #20]
 8013cb2:	e00d      	b.n	8013cd0 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8013cb4:	6978      	ldr	r0, [r7, #20]
 8013cb6:	f7ff ffa7 	bl	8013c08 <IncreaseBufferPointer>
 8013cba:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013cbc:	7cfb      	ldrb	r3, [r7, #19]
 8013cbe:	3301      	adds	r3, #1
 8013cc0:	74fb      	strb	r3, [r7, #19]
 8013cc2:	4b05      	ldr	r3, [pc, #20]	@ (8013cd8 <GetElement+0x60>)
 8013cc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013cc8:	7cfa      	ldrb	r2, [r7, #19]
 8013cca:	429a      	cmp	r2, r3
 8013ccc:	d3eb      	bcc.n	8013ca6 <GetElement+0x2e>
    }

    return NULL;
 8013cce:	2300      	movs	r3, #0
}
 8013cd0:	4618      	mov	r0, r3
 8013cd2:	3718      	adds	r7, #24
 8013cd4:	46bd      	mov	sp, r7
 8013cd6:	bd80      	pop	{r7, pc}
 8013cd8:	20001d98 	.word	0x20001d98

08013cdc <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	b082      	sub	sp, #8
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8013ce4:	4a0c      	ldr	r2, [pc, #48]	@ (8013d18 <LoRaMacConfirmQueueInit+0x3c>)
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8013cea:	4b0b      	ldr	r3, [pc, #44]	@ (8013d18 <LoRaMacConfirmQueueInit+0x3c>)
 8013cec:	2200      	movs	r2, #0
 8013cee:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013cf2:	4b09      	ldr	r3, [pc, #36]	@ (8013d18 <LoRaMacConfirmQueueInit+0x3c>)
 8013cf4:	4a09      	ldr	r2, [pc, #36]	@ (8013d1c <LoRaMacConfirmQueueInit+0x40>)
 8013cf6:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013cf8:	4b07      	ldr	r3, [pc, #28]	@ (8013d18 <LoRaMacConfirmQueueInit+0x3c>)
 8013cfa:	4a08      	ldr	r2, [pc, #32]	@ (8013d1c <LoRaMacConfirmQueueInit+0x40>)
 8013cfc:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8013cfe:	2214      	movs	r2, #20
 8013d00:	21ff      	movs	r1, #255	@ 0xff
 8013d02:	4806      	ldr	r0, [pc, #24]	@ (8013d1c <LoRaMacConfirmQueueInit+0x40>)
 8013d04:	f006 fbd2 	bl	801a4ac <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013d08:	4b03      	ldr	r3, [pc, #12]	@ (8013d18 <LoRaMacConfirmQueueInit+0x3c>)
 8013d0a:	2201      	movs	r2, #1
 8013d0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8013d10:	bf00      	nop
 8013d12:	3708      	adds	r7, #8
 8013d14:	46bd      	mov	sp, r7
 8013d16:	bd80      	pop	{r7, pc}
 8013d18:	20001d98 	.word	0x20001d98
 8013d1c:	20001da4 	.word	0x20001da4

08013d20 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b082      	sub	sp, #8
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013d28:	4b19      	ldr	r3, [pc, #100]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013d2e:	4618      	mov	r0, r3
 8013d30:	f7ff ff92 	bl	8013c58 <IsListFull>
 8013d34:	4603      	mov	r3, r0
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d001      	beq.n	8013d3e <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	e024      	b.n	8013d88 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8013d3e:	4b14      	ldr	r3, [pc, #80]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d40:	689b      	ldr	r3, [r3, #8]
 8013d42:	687a      	ldr	r2, [r7, #4]
 8013d44:	7812      	ldrb	r2, [r2, #0]
 8013d46:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8013d48:	4b11      	ldr	r3, [pc, #68]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d4a:	689b      	ldr	r3, [r3, #8]
 8013d4c:	687a      	ldr	r2, [r7, #4]
 8013d4e:	7852      	ldrb	r2, [r2, #1]
 8013d50:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8013d52:	4b0f      	ldr	r3, [pc, #60]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d54:	689b      	ldr	r3, [r3, #8]
 8013d56:	687a      	ldr	r2, [r7, #4]
 8013d58:	78d2      	ldrb	r2, [r2, #3]
 8013d5a:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8013d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d5e:	689b      	ldr	r3, [r3, #8]
 8013d60:	687a      	ldr	r2, [r7, #4]
 8013d62:	7892      	ldrb	r2, [r2, #2]
 8013d64:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8013d66:	4b0a      	ldr	r3, [pc, #40]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013d6c:	3301      	adds	r3, #1
 8013d6e:	b2da      	uxtb	r2, r3
 8013d70:	4b07      	ldr	r3, [pc, #28]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d72:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8013d76:	4b06      	ldr	r3, [pc, #24]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d78:	689b      	ldr	r3, [r3, #8]
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	f7ff ff44 	bl	8013c08 <IncreaseBufferPointer>
 8013d80:	4603      	mov	r3, r0
 8013d82:	4a03      	ldr	r2, [pc, #12]	@ (8013d90 <LoRaMacConfirmQueueAdd+0x70>)
 8013d84:	6093      	str	r3, [r2, #8]

    return true;
 8013d86:	2301      	movs	r3, #1
}
 8013d88:	4618      	mov	r0, r3
 8013d8a:	3708      	adds	r7, #8
 8013d8c:	46bd      	mov	sp, r7
 8013d8e:	bd80      	pop	{r7, pc}
 8013d90:	20001d98 	.word	0x20001d98

08013d94 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8013d94:	b580      	push	{r7, lr}
 8013d96:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013d98:	4b0e      	ldr	r3, [pc, #56]	@ (8013dd4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013d9e:	4618      	mov	r0, r3
 8013da0:	f7ff ff4a 	bl	8013c38 <IsListEmpty>
 8013da4:	4603      	mov	r3, r0
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d001      	beq.n	8013dae <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8013daa:	2300      	movs	r3, #0
 8013dac:	e010      	b.n	8013dd0 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8013dae:	4b09      	ldr	r3, [pc, #36]	@ (8013dd4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013db0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013db4:	3b01      	subs	r3, #1
 8013db6:	b2da      	uxtb	r2, r3
 8013db8:	4b06      	ldr	r3, [pc, #24]	@ (8013dd4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013dba:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8013dbe:	4b05      	ldr	r3, [pc, #20]	@ (8013dd4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013dc0:	685b      	ldr	r3, [r3, #4]
 8013dc2:	4618      	mov	r0, r3
 8013dc4:	f7ff ff20 	bl	8013c08 <IncreaseBufferPointer>
 8013dc8:	4603      	mov	r3, r0
 8013dca:	4a02      	ldr	r2, [pc, #8]	@ (8013dd4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013dcc:	6053      	str	r3, [r2, #4]

    return true;
 8013dce:	2301      	movs	r3, #1
}
 8013dd0:	4618      	mov	r0, r3
 8013dd2:	bd80      	pop	{r7, pc}
 8013dd4:	20001d98 	.word	0x20001d98

08013dd8 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b084      	sub	sp, #16
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	4603      	mov	r3, r0
 8013de0:	460a      	mov	r2, r1
 8013de2:	71fb      	strb	r3, [r7, #7]
 8013de4:	4613      	mov	r3, r2
 8013de6:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8013de8:	2300      	movs	r3, #0
 8013dea:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013dec:	4b10      	ldr	r3, [pc, #64]	@ (8013e30 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013dee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013df2:	4618      	mov	r0, r3
 8013df4:	f7ff ff20 	bl	8013c38 <IsListEmpty>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	f083 0301 	eor.w	r3, r3, #1
 8013dfe:	b2db      	uxtb	r3, r3
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d011      	beq.n	8013e28 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013e04:	4b0a      	ldr	r3, [pc, #40]	@ (8013e30 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013e06:	6859      	ldr	r1, [r3, #4]
 8013e08:	4b09      	ldr	r3, [pc, #36]	@ (8013e30 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013e0a:	689a      	ldr	r2, [r3, #8]
 8013e0c:	79bb      	ldrb	r3, [r7, #6]
 8013e0e:	4618      	mov	r0, r3
 8013e10:	f7ff ff32 	bl	8013c78 <GetElement>
 8013e14:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d005      	beq.n	8013e28 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	79fa      	ldrb	r2, [r7, #7]
 8013e20:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	2201      	movs	r2, #1
 8013e26:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8013e28:	bf00      	nop
 8013e2a:	3710      	adds	r7, #16
 8013e2c:	46bd      	mov	sp, r7
 8013e2e:	bd80      	pop	{r7, pc}
 8013e30:	20001d98 	.word	0x20001d98

08013e34 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b084      	sub	sp, #16
 8013e38:	af00      	add	r7, sp, #0
 8013e3a:	4603      	mov	r3, r0
 8013e3c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8013e3e:	2300      	movs	r3, #0
 8013e40:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013e42:	4b10      	ldr	r3, [pc, #64]	@ (8013e84 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013e44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013e48:	4618      	mov	r0, r3
 8013e4a:	f7ff fef5 	bl	8013c38 <IsListEmpty>
 8013e4e:	4603      	mov	r3, r0
 8013e50:	f083 0301 	eor.w	r3, r3, #1
 8013e54:	b2db      	uxtb	r3, r3
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	d00e      	beq.n	8013e78 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8013e84 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013e5c:	6859      	ldr	r1, [r3, #4]
 8013e5e:	4b09      	ldr	r3, [pc, #36]	@ (8013e84 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013e60:	689a      	ldr	r2, [r3, #8]
 8013e62:	79fb      	ldrb	r3, [r7, #7]
 8013e64:	4618      	mov	r0, r3
 8013e66:	f7ff ff07 	bl	8013c78 <GetElement>
 8013e6a:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d002      	beq.n	8013e78 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	785b      	ldrb	r3, [r3, #1]
 8013e76:	e000      	b.n	8013e7a <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013e78:	2301      	movs	r3, #1
}
 8013e7a:	4618      	mov	r0, r3
 8013e7c:	3710      	adds	r7, #16
 8013e7e:	46bd      	mov	sp, r7
 8013e80:	bd80      	pop	{r7, pc}
 8013e82:	bf00      	nop
 8013e84:	20001d98 	.word	0x20001d98

08013e88 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b084      	sub	sp, #16
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	4603      	mov	r3, r0
 8013e90:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8013e92:	4b16      	ldr	r3, [pc, #88]	@ (8013eec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013e94:	685b      	ldr	r3, [r3, #4]
 8013e96:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8013e98:	4a14      	ldr	r2, [pc, #80]	@ (8013eec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013e9a:	79fb      	ldrb	r3, [r7, #7]
 8013e9c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013ea0:	4b12      	ldr	r3, [pc, #72]	@ (8013eec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013ea2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	f7ff fec6 	bl	8013c38 <IsListEmpty>
 8013eac:	4603      	mov	r3, r0
 8013eae:	f083 0301 	eor.w	r3, r3, #1
 8013eb2:	b2db      	uxtb	r3, r3
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d015      	beq.n	8013ee4 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	79fa      	ldrb	r2, [r7, #7]
 8013ebc:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	78db      	ldrb	r3, [r3, #3]
 8013ec2:	f083 0301 	eor.w	r3, r3, #1
 8013ec6:	b2db      	uxtb	r3, r3
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d002      	beq.n	8013ed2 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	2201      	movs	r2, #1
 8013ed0:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8013ed2:	68f8      	ldr	r0, [r7, #12]
 8013ed4:	f7ff fe98 	bl	8013c08 <IncreaseBufferPointer>
 8013ed8:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8013eda:	4b04      	ldr	r3, [pc, #16]	@ (8013eec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013edc:	689b      	ldr	r3, [r3, #8]
 8013ede:	68fa      	ldr	r2, [r7, #12]
 8013ee0:	429a      	cmp	r2, r3
 8013ee2:	d1e9      	bne.n	8013eb8 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8013ee4:	bf00      	nop
 8013ee6:	3710      	adds	r7, #16
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}
 8013eec:	20001d98 	.word	0x20001d98

08013ef0 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8013ef0:	b580      	push	{r7, lr}
 8013ef2:	b082      	sub	sp, #8
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	4603      	mov	r3, r0
 8013ef8:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8013efa:	4b09      	ldr	r3, [pc, #36]	@ (8013f20 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013efc:	6859      	ldr	r1, [r3, #4]
 8013efe:	4b08      	ldr	r3, [pc, #32]	@ (8013f20 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013f00:	689a      	ldr	r2, [r3, #8]
 8013f02:	79fb      	ldrb	r3, [r7, #7]
 8013f04:	4618      	mov	r0, r3
 8013f06:	f7ff feb7 	bl	8013c78 <GetElement>
 8013f0a:	4603      	mov	r3, r0
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d001      	beq.n	8013f14 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8013f10:	2301      	movs	r3, #1
 8013f12:	e000      	b.n	8013f16 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8013f14:	2300      	movs	r3, #0
}
 8013f16:	4618      	mov	r0, r3
 8013f18:	3708      	adds	r7, #8
 8013f1a:	46bd      	mov	sp, r7
 8013f1c:	bd80      	pop	{r7, pc}
 8013f1e:	bf00      	nop
 8013f20:	20001d98 	.word	0x20001d98

08013f24 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8013f24:	b580      	push	{r7, lr}
 8013f26:	b084      	sub	sp, #16
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013f2c:	4b25      	ldr	r3, [pc, #148]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013f32:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8013f34:	2300      	movs	r3, #0
 8013f36:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8013f38:	f107 0308 	add.w	r3, r7, #8
 8013f3c:	2204      	movs	r2, #4
 8013f3e:	2100      	movs	r1, #0
 8013f40:	4618      	mov	r0, r3
 8013f42:	f006 fab3 	bl	801a4ac <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8013f46:	2300      	movs	r3, #0
 8013f48:	73fb      	strb	r3, [r7, #15]
 8013f4a:	e032      	b.n	8013fb2 <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8013f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f4e:	685b      	ldr	r3, [r3, #4]
 8013f50:	781a      	ldrb	r2, [r3, #0]
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8013f56:	4b1b      	ldr	r3, [pc, #108]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f58:	685b      	ldr	r3, [r3, #4]
 8013f5a:	785a      	ldrb	r2, [r3, #1]
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8013f60:	4b18      	ldr	r3, [pc, #96]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f62:	685b      	ldr	r3, [r3, #4]
 8013f64:	789b      	ldrb	r3, [r3, #2]
 8013f66:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8013f68:	7b7b      	ldrb	r3, [r7, #13]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d005      	beq.n	8013f7a <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8013f6e:	4b15      	ldr	r3, [pc, #84]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f70:	681b      	ldr	r3, [r3, #0]
 8013f72:	689b      	ldr	r3, [r3, #8]
 8013f74:	6878      	ldr	r0, [r7, #4]
 8013f76:	4798      	blx	r3
 8013f78:	e00b      	b.n	8013f92 <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8013f7a:	4b12      	ldr	r3, [pc, #72]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f7c:	685b      	ldr	r3, [r3, #4]
 8013f7e:	781b      	ldrb	r3, [r3, #0]
 8013f80:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8013f82:	4b10      	ldr	r3, [pc, #64]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f84:	685b      	ldr	r3, [r3, #4]
 8013f86:	785b      	ldrb	r3, [r3, #1]
 8013f88:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8013f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8013fc4 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8013f8c:	685b      	ldr	r3, [r3, #4]
 8013f8e:	78db      	ldrb	r3, [r3, #3]
 8013f90:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8013f92:	f7ff feff 	bl	8013d94 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8013f96:	7b7b      	ldrb	r3, [r7, #13]
 8013f98:	f083 0301 	eor.w	r3, r3, #1
 8013f9c:	b2db      	uxtb	r3, r3
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	d004      	beq.n	8013fac <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8013fa2:	f107 0308 	add.w	r3, r7, #8
 8013fa6:	4618      	mov	r0, r3
 8013fa8:	f7ff feba 	bl	8013d20 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8013fac:	7bfb      	ldrb	r3, [r7, #15]
 8013fae:	3301      	adds	r3, #1
 8013fb0:	73fb      	strb	r3, [r7, #15]
 8013fb2:	7bfa      	ldrb	r2, [r7, #15]
 8013fb4:	7bbb      	ldrb	r3, [r7, #14]
 8013fb6:	429a      	cmp	r2, r3
 8013fb8:	d3c8      	bcc.n	8013f4c <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 8013fba:	bf00      	nop
 8013fbc:	bf00      	nop
 8013fbe:	3710      	adds	r7, #16
 8013fc0:	46bd      	mov	sp, r7
 8013fc2:	bd80      	pop	{r7, pc}
 8013fc4:	20001d98 	.word	0x20001d98

08013fc8 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8013fc8:	b480      	push	{r7}
 8013fca:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013fcc:	4b03      	ldr	r3, [pc, #12]	@ (8013fdc <LoRaMacConfirmQueueGetCnt+0x14>)
 8013fce:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	bc80      	pop	{r7}
 8013fd8:	4770      	bx	lr
 8013fda:	bf00      	nop
 8013fdc:	20001d98 	.word	0x20001d98

08013fe0 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013fe4:	4b06      	ldr	r3, [pc, #24]	@ (8014000 <LoRaMacConfirmQueueIsFull+0x20>)
 8013fe6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013fea:	4618      	mov	r0, r3
 8013fec:	f7ff fe34 	bl	8013c58 <IsListFull>
 8013ff0:	4603      	mov	r3, r0
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d001      	beq.n	8013ffa <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8013ff6:	2301      	movs	r3, #1
 8013ff8:	e000      	b.n	8013ffc <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8013ffa:	2300      	movs	r3, #0
    }
}
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	bd80      	pop	{r7, pc}
 8014000:	20001d98 	.word	0x20001d98

08014004 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8014004:	b580      	push	{r7, lr}
 8014006:	b08e      	sub	sp, #56	@ 0x38
 8014008:	af00      	add	r7, sp, #0
 801400a:	60f8      	str	r0, [r7, #12]
 801400c:	607b      	str	r3, [r7, #4]
 801400e:	460b      	mov	r3, r1
 8014010:	817b      	strh	r3, [r7, #10]
 8014012:	4613      	mov	r3, r2
 8014014:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8014016:	68fb      	ldr	r3, [r7, #12]
 8014018:	2b00      	cmp	r3, #0
 801401a:	d101      	bne.n	8014020 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801401c:	2309      	movs	r3, #9
 801401e:	e086      	b.n	801412e <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8014020:	2300      	movs	r3, #0
 8014022:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 8014026:	2301      	movs	r3, #1
 8014028:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 801402a:	2300      	movs	r3, #0
 801402c:	623b      	str	r3, [r7, #32]
 801402e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014032:	2200      	movs	r2, #0
 8014034:	601a      	str	r2, [r3, #0]
 8014036:	605a      	str	r2, [r3, #4]
 8014038:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 801403a:	2300      	movs	r3, #0
 801403c:	613b      	str	r3, [r7, #16]
 801403e:	f107 0314 	add.w	r3, r7, #20
 8014042:	2200      	movs	r2, #0
 8014044:	601a      	str	r2, [r3, #0]
 8014046:	605a      	str	r2, [r3, #4]
 8014048:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 801404a:	2301      	movs	r3, #1
 801404c:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801404e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8014052:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	b2db      	uxtb	r3, r3
 8014058:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	0a1b      	lsrs	r3, r3, #8
 801405e:	b2db      	uxtb	r3, r3
 8014060:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	0c1b      	lsrs	r3, r3, #16
 8014066:	b2db      	uxtb	r3, r3
 8014068:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	0e1b      	lsrs	r3, r3, #24
 801406e:	b2db      	uxtb	r3, r3
 8014070:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8014072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014074:	b2db      	uxtb	r3, r3
 8014076:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8014078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801407a:	0a1b      	lsrs	r3, r3, #8
 801407c:	b2db      	uxtb	r3, r3
 801407e:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8014080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014082:	0c1b      	lsrs	r3, r3, #16
 8014084:	b2db      	uxtb	r3, r3
 8014086:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8014088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801408a:	0e1b      	lsrs	r3, r3, #24
 801408c:	b2db      	uxtb	r3, r3
 801408e:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8014090:	e048      	b.n	8014124 <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8014092:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014094:	b2db      	uxtb	r3, r3
 8014096:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8014098:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801409a:	3301      	adds	r3, #1
 801409c:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 801409e:	f107 0320 	add.w	r3, r7, #32
 80140a2:	7a7a      	ldrb	r2, [r7, #9]
 80140a4:	f107 0010 	add.w	r0, r7, #16
 80140a8:	2110      	movs	r1, #16
 80140aa:	f7f8 f9db 	bl	800c464 <SecureElementAesEncrypt>
 80140ae:	4603      	mov	r3, r0
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d001      	beq.n	80140b8 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80140b4:	230e      	movs	r3, #14
 80140b6:	e03a      	b.n	801412e <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80140b8:	2300      	movs	r3, #0
 80140ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80140be:	e01e      	b.n	80140fe <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80140c0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80140c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80140c8:	4413      	add	r3, r2
 80140ca:	461a      	mov	r2, r3
 80140cc:	68fb      	ldr	r3, [r7, #12]
 80140ce:	4413      	add	r3, r2
 80140d0:	7819      	ldrb	r1, [r3, #0]
 80140d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80140d6:	3338      	adds	r3, #56	@ 0x38
 80140d8:	443b      	add	r3, r7
 80140da:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80140de:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80140e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80140e6:	4403      	add	r3, r0
 80140e8:	4618      	mov	r0, r3
 80140ea:	68fb      	ldr	r3, [r7, #12]
 80140ec:	4403      	add	r3, r0
 80140ee:	404a      	eors	r2, r1
 80140f0:	b2d2      	uxtb	r2, r2
 80140f2:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80140f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80140f8:	3301      	adds	r3, #1
 80140fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80140fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014102:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8014106:	2a10      	cmp	r2, #16
 8014108:	bfa8      	it	ge
 801410a:	2210      	movge	r2, #16
 801410c:	b212      	sxth	r2, r2
 801410e:	4293      	cmp	r3, r2
 8014110:	dbd6      	blt.n	80140c0 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8014112:	897b      	ldrh	r3, [r7, #10]
 8014114:	3b10      	subs	r3, #16
 8014116:	b29b      	uxth	r3, r3
 8014118:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 801411a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801411e:	3310      	adds	r3, #16
 8014120:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 8014124:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014128:	2b00      	cmp	r3, #0
 801412a:	dcb2      	bgt.n	8014092 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801412c:	2300      	movs	r3, #0
}
 801412e:	4618      	mov	r0, r3
 8014130:	3738      	adds	r7, #56	@ 0x38
 8014132:	46bd      	mov	sp, r7
 8014134:	bd80      	pop	{r7, pc}

08014136 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8014136:	b490      	push	{r4, r7}
 8014138:	b082      	sub	sp, #8
 801413a:	af00      	add	r7, sp, #0
 801413c:	4604      	mov	r4, r0
 801413e:	4608      	mov	r0, r1
 8014140:	4611      	mov	r1, r2
 8014142:	461a      	mov	r2, r3
 8014144:	4623      	mov	r3, r4
 8014146:	80fb      	strh	r3, [r7, #6]
 8014148:	4603      	mov	r3, r0
 801414a:	717b      	strb	r3, [r7, #5]
 801414c:	460b      	mov	r3, r1
 801414e:	713b      	strb	r3, [r7, #4]
 8014150:	4613      	mov	r3, r2
 8014152:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8014154:	69bb      	ldr	r3, [r7, #24]
 8014156:	2b00      	cmp	r3, #0
 8014158:	d101      	bne.n	801415e <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801415a:	2309      	movs	r3, #9
 801415c:	e04e      	b.n	80141fc <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801415e:	69bb      	ldr	r3, [r7, #24]
 8014160:	2249      	movs	r2, #73	@ 0x49
 8014162:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 8014164:	69bb      	ldr	r3, [r7, #24]
 8014166:	3301      	adds	r3, #1
 8014168:	2200      	movs	r2, #0
 801416a:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 801416c:	69bb      	ldr	r3, [r7, #24]
 801416e:	3302      	adds	r3, #2
 8014170:	2200      	movs	r2, #0
 8014172:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8014174:	69bb      	ldr	r3, [r7, #24]
 8014176:	3303      	adds	r3, #3
 8014178:	2200      	movs	r2, #0
 801417a:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 801417c:	69bb      	ldr	r3, [r7, #24]
 801417e:	3304      	adds	r3, #4
 8014180:	2200      	movs	r2, #0
 8014182:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8014184:	69bb      	ldr	r3, [r7, #24]
 8014186:	3305      	adds	r3, #5
 8014188:	78fa      	ldrb	r2, [r7, #3]
 801418a:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 801418c:	69bb      	ldr	r3, [r7, #24]
 801418e:	3306      	adds	r3, #6
 8014190:	693a      	ldr	r2, [r7, #16]
 8014192:	b2d2      	uxtb	r2, r2
 8014194:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8014196:	693b      	ldr	r3, [r7, #16]
 8014198:	0a1a      	lsrs	r2, r3, #8
 801419a:	69bb      	ldr	r3, [r7, #24]
 801419c:	3307      	adds	r3, #7
 801419e:	b2d2      	uxtb	r2, r2
 80141a0:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80141a2:	693b      	ldr	r3, [r7, #16]
 80141a4:	0c1a      	lsrs	r2, r3, #16
 80141a6:	69bb      	ldr	r3, [r7, #24]
 80141a8:	3308      	adds	r3, #8
 80141aa:	b2d2      	uxtb	r2, r2
 80141ac:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80141ae:	693b      	ldr	r3, [r7, #16]
 80141b0:	0e1a      	lsrs	r2, r3, #24
 80141b2:	69bb      	ldr	r3, [r7, #24]
 80141b4:	3309      	adds	r3, #9
 80141b6:	b2d2      	uxtb	r2, r2
 80141b8:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80141ba:	69bb      	ldr	r3, [r7, #24]
 80141bc:	330a      	adds	r3, #10
 80141be:	697a      	ldr	r2, [r7, #20]
 80141c0:	b2d2      	uxtb	r2, r2
 80141c2:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80141c4:	697b      	ldr	r3, [r7, #20]
 80141c6:	0a1a      	lsrs	r2, r3, #8
 80141c8:	69bb      	ldr	r3, [r7, #24]
 80141ca:	330b      	adds	r3, #11
 80141cc:	b2d2      	uxtb	r2, r2
 80141ce:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80141d0:	697b      	ldr	r3, [r7, #20]
 80141d2:	0c1a      	lsrs	r2, r3, #16
 80141d4:	69bb      	ldr	r3, [r7, #24]
 80141d6:	330c      	adds	r3, #12
 80141d8:	b2d2      	uxtb	r2, r2
 80141da:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80141dc:	697b      	ldr	r3, [r7, #20]
 80141de:	0e1a      	lsrs	r2, r3, #24
 80141e0:	69bb      	ldr	r3, [r7, #24]
 80141e2:	330d      	adds	r3, #13
 80141e4:	b2d2      	uxtb	r2, r2
 80141e6:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80141e8:	69bb      	ldr	r3, [r7, #24]
 80141ea:	330e      	adds	r3, #14
 80141ec:	2200      	movs	r2, #0
 80141ee:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80141f0:	69bb      	ldr	r3, [r7, #24]
 80141f2:	330f      	adds	r3, #15
 80141f4:	88fa      	ldrh	r2, [r7, #6]
 80141f6:	b2d2      	uxtb	r2, r2
 80141f8:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80141fa:	2300      	movs	r3, #0
}
 80141fc:	4618      	mov	r0, r3
 80141fe:	3708      	adds	r7, #8
 8014200:	46bd      	mov	sp, r7
 8014202:	bc90      	pop	{r4, r7}
 8014204:	4770      	bx	lr

08014206 <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8014206:	b590      	push	{r4, r7, lr}
 8014208:	b08b      	sub	sp, #44	@ 0x2c
 801420a:	af04      	add	r7, sp, #16
 801420c:	6078      	str	r0, [r7, #4]
 801420e:	4608      	mov	r0, r1
 8014210:	4611      	mov	r1, r2
 8014212:	461a      	mov	r2, r3
 8014214:	4603      	mov	r3, r0
 8014216:	807b      	strh	r3, [r7, #2]
 8014218:	460b      	mov	r3, r1
 801421a:	707b      	strb	r3, [r7, #1]
 801421c:	4613      	mov	r3, r2
 801421e:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	2b00      	cmp	r3, #0
 8014224:	d002      	beq.n	801422c <ComputeCmacB0+0x26>
 8014226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014228:	2b00      	cmp	r3, #0
 801422a:	d101      	bne.n	8014230 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801422c:	2309      	movs	r3, #9
 801422e:	e024      	b.n	801427a <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8014230:	887b      	ldrh	r3, [r7, #2]
 8014232:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014236:	d901      	bls.n	801423c <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8014238:	230d      	movs	r3, #13
 801423a:	e01e      	b.n	801427a <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801423c:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8014240:	783a      	ldrb	r2, [r7, #0]
 8014242:	7879      	ldrb	r1, [r7, #1]
 8014244:	8878      	ldrh	r0, [r7, #2]
 8014246:	f107 0308 	add.w	r3, r7, #8
 801424a:	9302      	str	r3, [sp, #8]
 801424c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801424e:	9301      	str	r3, [sp, #4]
 8014250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014252:	9300      	str	r3, [sp, #0]
 8014254:	4623      	mov	r3, r4
 8014256:	f7ff ff6e 	bl	8014136 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 801425a:	887a      	ldrh	r2, [r7, #2]
 801425c:	7879      	ldrb	r1, [r7, #1]
 801425e:	f107 0008 	add.w	r0, r7, #8
 8014262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014264:	9300      	str	r3, [sp, #0]
 8014266:	460b      	mov	r3, r1
 8014268:	6879      	ldr	r1, [r7, #4]
 801426a:	f7f8 f8b5 	bl	800c3d8 <SecureElementComputeAesCmac>
 801426e:	4603      	mov	r3, r0
 8014270:	2b00      	cmp	r3, #0
 8014272:	d001      	beq.n	8014278 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014274:	230e      	movs	r3, #14
 8014276:	e000      	b.n	801427a <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014278:	2300      	movs	r3, #0
}
 801427a:	4618      	mov	r0, r3
 801427c:	371c      	adds	r7, #28
 801427e:	46bd      	mov	sp, r7
 8014280:	bd90      	pop	{r4, r7, pc}

08014282 <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8014282:	b590      	push	{r4, r7, lr}
 8014284:	b0cd      	sub	sp, #308	@ 0x134
 8014286:	af04      	add	r7, sp, #16
 8014288:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 801428c:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8014290:	6020      	str	r0, [r4, #0]
 8014292:	460c      	mov	r4, r1
 8014294:	4610      	mov	r0, r2
 8014296:	4619      	mov	r1, r3
 8014298:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801429c:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80142a0:	4622      	mov	r2, r4
 80142a2:	801a      	strh	r2, [r3, #0]
 80142a4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80142a8:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80142ac:	4602      	mov	r2, r0
 80142ae:	701a      	strb	r2, [r3, #0]
 80142b0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80142b4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80142b8:	460a      	mov	r2, r1
 80142ba:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80142bc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80142c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80142c4:	681b      	ldr	r3, [r3, #0]
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d101      	bne.n	80142ce <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80142ca:	2309      	movs	r3, #9
 80142cc:	e063      	b.n	8014396 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80142ce:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80142d2:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80142d6:	881b      	ldrh	r3, [r3, #0]
 80142d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80142dc:	d901      	bls.n	80142e2 <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80142de:	230d      	movs	r3, #13
 80142e0:	e059      	b.n	8014396 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80142e2:	f107 030c 	add.w	r3, r7, #12
 80142e6:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80142ea:	2100      	movs	r1, #0
 80142ec:	4618      	mov	r0, r3
 80142ee:	f006 f8dd 	bl	801a4ac <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80142f2:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 80142f6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80142fa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80142fe:	781a      	ldrb	r2, [r3, #0]
 8014300:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014304:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014308:	7819      	ldrb	r1, [r3, #0]
 801430a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801430e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014312:	8818      	ldrh	r0, [r3, #0]
 8014314:	f107 030c 	add.w	r3, r7, #12
 8014318:	9302      	str	r3, [sp, #8]
 801431a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 801431e:	9301      	str	r3, [sp, #4]
 8014320:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014324:	9300      	str	r3, [sp, #0]
 8014326:	4623      	mov	r3, r4
 8014328:	f7ff ff05 	bl	8014136 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 801432c:	f107 030c 	add.w	r3, r7, #12
 8014330:	3310      	adds	r3, #16
 8014332:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8014336:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 801433a:	8812      	ldrh	r2, [r2, #0]
 801433c:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8014340:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8014344:	6809      	ldr	r1, [r1, #0]
 8014346:	4618      	mov	r0, r3
 8014348:	f006 f875 	bl	801a436 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801434c:	2306      	movs	r3, #6
 801434e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8014352:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014356:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801435a:	881b      	ldrh	r3, [r3, #0]
 801435c:	3310      	adds	r3, #16
 801435e:	4619      	mov	r1, r3
 8014360:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014364:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014368:	781b      	ldrb	r3, [r3, #0]
 801436a:	f107 000c 	add.w	r0, r7, #12
 801436e:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8014372:	f7f8 f84b 	bl	800c40c <SecureElementVerifyAesCmac>
 8014376:	4603      	mov	r3, r0
 8014378:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 801437c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014380:	2b00      	cmp	r3, #0
 8014382:	d101      	bne.n	8014388 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8014384:	2300      	movs	r3, #0
 8014386:	e006      	b.n	8014396 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8014388:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 801438c:	2b01      	cmp	r3, #1
 801438e:	d101      	bne.n	8014394 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8014390:	2301      	movs	r3, #1
 8014392:	e000      	b.n	8014396 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014394:	230e      	movs	r3, #14
}
 8014396:	4618      	mov	r0, r3
 8014398:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 801439c:	46bd      	mov	sp, r7
 801439e:	bd90      	pop	{r4, r7, pc}

080143a0 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 80143a0:	b480      	push	{r7}
 80143a2:	b085      	sub	sp, #20
 80143a4:	af00      	add	r7, sp, #0
 80143a6:	4603      	mov	r3, r0
 80143a8:	6039      	str	r1, [r7, #0]
 80143aa:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80143ac:	2300      	movs	r3, #0
 80143ae:	73fb      	strb	r3, [r7, #15]
 80143b0:	e011      	b.n	80143d6 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80143b2:	7bfb      	ldrb	r3, [r7, #15]
 80143b4:	4a0c      	ldr	r2, [pc, #48]	@ (80143e8 <GetKeyAddrItem+0x48>)
 80143b6:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80143ba:	79fa      	ldrb	r2, [r7, #7]
 80143bc:	429a      	cmp	r2, r3
 80143be:	d107      	bne.n	80143d0 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80143c0:	7bfb      	ldrb	r3, [r7, #15]
 80143c2:	009b      	lsls	r3, r3, #2
 80143c4:	4a08      	ldr	r2, [pc, #32]	@ (80143e8 <GetKeyAddrItem+0x48>)
 80143c6:	441a      	add	r2, r3
 80143c8:	683b      	ldr	r3, [r7, #0]
 80143ca:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80143cc:	2300      	movs	r3, #0
 80143ce:	e006      	b.n	80143de <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80143d0:	7bfb      	ldrb	r3, [r7, #15]
 80143d2:	3301      	adds	r3, #1
 80143d4:	73fb      	strb	r3, [r7, #15]
 80143d6:	7bfb      	ldrb	r3, [r7, #15]
 80143d8:	2b01      	cmp	r3, #1
 80143da:	d9ea      	bls.n	80143b2 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80143dc:	230b      	movs	r3, #11
}
 80143de:	4618      	mov	r0, r3
 80143e0:	3714      	adds	r7, #20
 80143e2:	46bd      	mov	sp, r7
 80143e4:	bc80      	pop	{r7}
 80143e6:	4770      	bx	lr
 80143e8:	20000124 	.word	0x20000124

080143ec <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80143ec:	b580      	push	{r7, lr}
 80143ee:	b088      	sub	sp, #32
 80143f0:	af00      	add	r7, sp, #0
 80143f2:	60b9      	str	r1, [r7, #8]
 80143f4:	607a      	str	r2, [r7, #4]
 80143f6:	461a      	mov	r2, r3
 80143f8:	4603      	mov	r3, r0
 80143fa:	73fb      	strb	r3, [r7, #15]
 80143fc:	4613      	mov	r3, r2
 80143fe:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8014400:	2300      	movs	r3, #0
 8014402:	613b      	str	r3, [r7, #16]
 8014404:	f107 0314 	add.w	r3, r7, #20
 8014408:	2200      	movs	r2, #0
 801440a:	601a      	str	r2, [r3, #0]
 801440c:	605a      	str	r2, [r3, #4]
 801440e:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8014410:	7bfb      	ldrb	r3, [r7, #15]
 8014412:	2b08      	cmp	r3, #8
 8014414:	d002      	beq.n	801441c <DeriveSessionKey10x+0x30>
 8014416:	2b09      	cmp	r3, #9
 8014418:	d003      	beq.n	8014422 <DeriveSessionKey10x+0x36>
 801441a:	e005      	b.n	8014428 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 801441c:	2301      	movs	r3, #1
 801441e:	743b      	strb	r3, [r7, #16]
            break;
 8014420:	e004      	b.n	801442c <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8014422:	2302      	movs	r3, #2
 8014424:	743b      	strb	r3, [r7, #16]
            break;
 8014426:	e001      	b.n	801442c <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014428:	230a      	movs	r3, #10
 801442a:	e02a      	b.n	8014482 <DeriveSessionKey10x+0x96>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 801442c:	68bb      	ldr	r3, [r7, #8]
 801442e:	b2db      	uxtb	r3, r3
 8014430:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8014432:	68bb      	ldr	r3, [r7, #8]
 8014434:	0a1b      	lsrs	r3, r3, #8
 8014436:	b2db      	uxtb	r3, r3
 8014438:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 801443a:	68bb      	ldr	r3, [r7, #8]
 801443c:	0c1b      	lsrs	r3, r3, #16
 801443e:	b2db      	uxtb	r3, r3
 8014440:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8014442:	687b      	ldr	r3, [r7, #4]
 8014444:	b2db      	uxtb	r3, r3
 8014446:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	0a1b      	lsrs	r3, r3, #8
 801444c:	b2db      	uxtb	r3, r3
 801444e:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	0c1b      	lsrs	r3, r3, #16
 8014454:	b2db      	uxtb	r3, r3
 8014456:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8014458:	89bb      	ldrh	r3, [r7, #12]
 801445a:	b2db      	uxtb	r3, r3
 801445c:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 801445e:	89bb      	ldrh	r3, [r7, #12]
 8014460:	0a1b      	lsrs	r3, r3, #8
 8014462:	b29b      	uxth	r3, r3
 8014464:	b2db      	uxtb	r3, r3
 8014466:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014468:	7bfa      	ldrb	r2, [r7, #15]
 801446a:	f107 0310 	add.w	r3, r7, #16
 801446e:	2101      	movs	r1, #1
 8014470:	4618      	mov	r0, r3
 8014472:	f7f8 f877 	bl	800c564 <SecureElementDeriveAndStoreKey>
 8014476:	4603      	mov	r3, r0
 8014478:	2b00      	cmp	r3, #0
 801447a:	d001      	beq.n	8014480 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801447c:	230e      	movs	r3, #14
 801447e:	e000      	b.n	8014482 <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014480:	2300      	movs	r3, #0
}
 8014482:	4618      	mov	r0, r3
 8014484:	3720      	adds	r7, #32
 8014486:	46bd      	mov	sp, r7
 8014488:	bd80      	pop	{r7, pc}
	...

0801448c <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 801448c:	b480      	push	{r7}
 801448e:	b083      	sub	sp, #12
 8014490:	af00      	add	r7, sp, #0
 8014492:	4603      	mov	r3, r0
 8014494:	6039      	str	r1, [r7, #0]
 8014496:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8014498:	683b      	ldr	r3, [r7, #0]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d101      	bne.n	80144a2 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801449e:	2309      	movs	r3, #9
 80144a0:	e029      	b.n	80144f6 <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 80144a2:	79fb      	ldrb	r3, [r7, #7]
 80144a4:	3b01      	subs	r3, #1
 80144a6:	2b03      	cmp	r3, #3
 80144a8:	d822      	bhi.n	80144f0 <GetLastFcntDown+0x64>
 80144aa:	a201      	add	r2, pc, #4	@ (adr r2, 80144b0 <GetLastFcntDown+0x24>)
 80144ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144b0:	080144c1 	.word	0x080144c1
 80144b4:	080144cd 	.word	0x080144cd
 80144b8:	080144d9 	.word	0x080144d9
 80144bc:	080144e5 	.word	0x080144e5
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80144c0:	4b0f      	ldr	r3, [pc, #60]	@ (8014500 <GetLastFcntDown+0x74>)
 80144c2:	681b      	ldr	r3, [r3, #0]
 80144c4:	691a      	ldr	r2, [r3, #16]
 80144c6:	683b      	ldr	r3, [r7, #0]
 80144c8:	601a      	str	r2, [r3, #0]
            break;
 80144ca:	e013      	b.n	80144f4 <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80144cc:	4b0c      	ldr	r3, [pc, #48]	@ (8014500 <GetLastFcntDown+0x74>)
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	695a      	ldr	r2, [r3, #20]
 80144d2:	683b      	ldr	r3, [r7, #0]
 80144d4:	601a      	str	r2, [r3, #0]
            break;
 80144d6:	e00d      	b.n	80144f4 <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80144d8:	4b09      	ldr	r3, [pc, #36]	@ (8014500 <GetLastFcntDown+0x74>)
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	699a      	ldr	r2, [r3, #24]
 80144de:	683b      	ldr	r3, [r7, #0]
 80144e0:	601a      	str	r2, [r3, #0]
            break;
 80144e2:	e007      	b.n	80144f4 <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80144e4:	4b06      	ldr	r3, [pc, #24]	@ (8014500 <GetLastFcntDown+0x74>)
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	69da      	ldr	r2, [r3, #28]
 80144ea:	683b      	ldr	r3, [r7, #0]
 80144ec:	601a      	str	r2, [r3, #0]
            break;
 80144ee:	e001      	b.n	80144f4 <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80144f0:	2305      	movs	r3, #5
 80144f2:	e000      	b.n	80144f6 <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80144f4:	2300      	movs	r3, #0
}
 80144f6:	4618      	mov	r0, r3
 80144f8:	370c      	adds	r7, #12
 80144fa:	46bd      	mov	sp, r7
 80144fc:	bc80      	pop	{r7}
 80144fe:	4770      	bx	lr
 8014500:	20001dbc 	.word	0x20001dbc

08014504 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014504:	b580      	push	{r7, lr}
 8014506:	b084      	sub	sp, #16
 8014508:	af00      	add	r7, sp, #0
 801450a:	4603      	mov	r3, r0
 801450c:	6039      	str	r1, [r7, #0]
 801450e:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8014510:	2300      	movs	r3, #0
 8014512:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8014514:	f107 020c 	add.w	r2, r7, #12
 8014518:	79fb      	ldrb	r3, [r7, #7]
 801451a:	4611      	mov	r1, r2
 801451c:	4618      	mov	r0, r3
 801451e:	f7ff ffb5 	bl	801448c <GetLastFcntDown>
 8014522:	4603      	mov	r3, r0
 8014524:	2b00      	cmp	r3, #0
 8014526:	d001      	beq.n	801452c <CheckFCntDown+0x28>
    {
        return false;
 8014528:	2300      	movs	r3, #0
 801452a:	e00a      	b.n	8014542 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	683a      	ldr	r2, [r7, #0]
 8014530:	429a      	cmp	r2, r3
 8014532:	d803      	bhi.n	801453c <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 8014534:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8014536:	f1b3 3fff 	cmp.w	r3, #4294967295
 801453a:	d101      	bne.n	8014540 <CheckFCntDown+0x3c>
    {
        return true;
 801453c:	2301      	movs	r3, #1
 801453e:	e000      	b.n	8014542 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8014540:	2300      	movs	r3, #0
    }
}
 8014542:	4618      	mov	r0, r3
 8014544:	3710      	adds	r7, #16
 8014546:	46bd      	mov	sp, r7
 8014548:	bd80      	pop	{r7, pc}
	...

0801454c <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801454c:	b480      	push	{r7}
 801454e:	b083      	sub	sp, #12
 8014550:	af00      	add	r7, sp, #0
 8014552:	4603      	mov	r3, r0
 8014554:	6039      	str	r1, [r7, #0]
 8014556:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8014558:	79fb      	ldrb	r3, [r7, #7]
 801455a:	3b01      	subs	r3, #1
 801455c:	2b03      	cmp	r3, #3
 801455e:	d82b      	bhi.n	80145b8 <UpdateFCntDown+0x6c>
 8014560:	a201      	add	r2, pc, #4	@ (adr r2, 8014568 <UpdateFCntDown+0x1c>)
 8014562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014566:	bf00      	nop
 8014568:	08014579 	.word	0x08014579
 801456c:	0801458b 	.word	0x0801458b
 8014570:	0801459d 	.word	0x0801459d
 8014574:	080145af 	.word	0x080145af
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8014578:	4b12      	ldr	r3, [pc, #72]	@ (80145c4 <UpdateFCntDown+0x78>)
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	683a      	ldr	r2, [r7, #0]
 801457e:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8014580:	4b10      	ldr	r3, [pc, #64]	@ (80145c4 <UpdateFCntDown+0x78>)
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	683a      	ldr	r2, [r7, #0]
 8014586:	621a      	str	r2, [r3, #32]
            break;
 8014588:	e017      	b.n	80145ba <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 801458a:	4b0e      	ldr	r3, [pc, #56]	@ (80145c4 <UpdateFCntDown+0x78>)
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	683a      	ldr	r2, [r7, #0]
 8014590:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 8014592:	4b0c      	ldr	r3, [pc, #48]	@ (80145c4 <UpdateFCntDown+0x78>)
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	683a      	ldr	r2, [r7, #0]
 8014598:	621a      	str	r2, [r3, #32]
            break;
 801459a:	e00e      	b.n	80145ba <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 801459c:	4b09      	ldr	r3, [pc, #36]	@ (80145c4 <UpdateFCntDown+0x78>)
 801459e:	681b      	ldr	r3, [r3, #0]
 80145a0:	683a      	ldr	r2, [r7, #0]
 80145a2:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 80145a4:	4b07      	ldr	r3, [pc, #28]	@ (80145c4 <UpdateFCntDown+0x78>)
 80145a6:	681b      	ldr	r3, [r3, #0]
 80145a8:	683a      	ldr	r2, [r7, #0]
 80145aa:	621a      	str	r2, [r3, #32]
            break;
 80145ac:	e005      	b.n	80145ba <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 80145ae:	4b05      	ldr	r3, [pc, #20]	@ (80145c4 <UpdateFCntDown+0x78>)
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	683a      	ldr	r2, [r7, #0]
 80145b4:	61da      	str	r2, [r3, #28]
            break;
 80145b6:	e000      	b.n	80145ba <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 80145b8:	bf00      	nop
    }
}
 80145ba:	bf00      	nop
 80145bc:	370c      	adds	r7, #12
 80145be:	46bd      	mov	sp, r7
 80145c0:	bc80      	pop	{r7}
 80145c2:	4770      	bx	lr
 80145c4:	20001dbc 	.word	0x20001dbc

080145c8 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80145c8:	b480      	push	{r7}
 80145ca:	b083      	sub	sp, #12
 80145cc:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80145ce:	4b18      	ldr	r3, [pc, #96]	@ (8014630 <ResetFCnts+0x68>)
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	2200      	movs	r2, #0
 80145d4:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80145d6:	4b16      	ldr	r3, [pc, #88]	@ (8014630 <ResetFCnts+0x68>)
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	f04f 32ff 	mov.w	r2, #4294967295
 80145de:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80145e0:	4b13      	ldr	r3, [pc, #76]	@ (8014630 <ResetFCnts+0x68>)
 80145e2:	681b      	ldr	r3, [r3, #0]
 80145e4:	f04f 32ff 	mov.w	r2, #4294967295
 80145e8:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 80145ea:	4b11      	ldr	r3, [pc, #68]	@ (8014630 <ResetFCnts+0x68>)
 80145ec:	681b      	ldr	r3, [r3, #0]
 80145ee:	f04f 32ff 	mov.w	r2, #4294967295
 80145f2:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80145f4:	4b0e      	ldr	r3, [pc, #56]	@ (8014630 <ResetFCnts+0x68>)
 80145f6:	681a      	ldr	r2, [r3, #0]
 80145f8:	4b0d      	ldr	r3, [pc, #52]	@ (8014630 <ResetFCnts+0x68>)
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	6992      	ldr	r2, [r2, #24]
 80145fe:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014600:	2300      	movs	r3, #0
 8014602:	607b      	str	r3, [r7, #4]
 8014604:	e00b      	b.n	801461e <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 8014606:	4b0a      	ldr	r3, [pc, #40]	@ (8014630 <ResetFCnts+0x68>)
 8014608:	681a      	ldr	r2, [r3, #0]
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	3306      	adds	r3, #6
 801460e:	009b      	lsls	r3, r3, #2
 8014610:	4413      	add	r3, r2
 8014612:	f04f 32ff 	mov.w	r2, #4294967295
 8014616:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	3301      	adds	r3, #1
 801461c:	607b      	str	r3, [r7, #4]
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	2b00      	cmp	r3, #0
 8014622:	ddf0      	ble.n	8014606 <ResetFCnts+0x3e>
    }
}
 8014624:	bf00      	nop
 8014626:	bf00      	nop
 8014628:	370c      	adds	r7, #12
 801462a:	46bd      	mov	sp, r7
 801462c:	bc80      	pop	{r7}
 801462e:	4770      	bx	lr
 8014630:	20001dbc 	.word	0x20001dbc

08014634 <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 8014634:	b480      	push	{r7}
 8014636:	b083      	sub	sp, #12
 8014638:	af00      	add	r7, sp, #0
 801463a:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 801463c:	4b06      	ldr	r3, [pc, #24]	@ (8014658 <IsJoinNonce10xOk+0x24>)
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	689b      	ldr	r3, [r3, #8]
 8014642:	687a      	ldr	r2, [r7, #4]
 8014644:	429a      	cmp	r2, r3
 8014646:	bf8c      	ite	hi
 8014648:	2301      	movhi	r3, #1
 801464a:	2300      	movls	r3, #0
 801464c:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 801464e:	4618      	mov	r0, r3
 8014650:	370c      	adds	r7, #12
 8014652:	46bd      	mov	sp, r7
 8014654:	bc80      	pop	{r7}
 8014656:	4770      	bx	lr
 8014658:	20001dbc 	.word	0x20001dbc

0801465c <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 801465c:	b580      	push	{r7, lr}
 801465e:	b082      	sub	sp, #8
 8014660:	af00      	add	r7, sp, #0
 8014662:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	2b00      	cmp	r3, #0
 8014668:	d101      	bne.n	801466e <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 801466a:	2308      	movs	r3, #8
 801466c:	e01c      	b.n	80146a8 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 801466e:	4a10      	ldr	r2, [pc, #64]	@ (80146b0 <LoRaMacCryptoInit+0x54>)
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8014674:	4b0e      	ldr	r3, [pc, #56]	@ (80146b0 <LoRaMacCryptoInit+0x54>)
 8014676:	681b      	ldr	r3, [r3, #0]
 8014678:	2228      	movs	r2, #40	@ 0x28
 801467a:	2100      	movs	r1, #0
 801467c:	4618      	mov	r0, r3
 801467e:	f005 ff15 	bl	801a4ac <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8014682:	4b0b      	ldr	r3, [pc, #44]	@ (80146b0 <LoRaMacCryptoInit+0x54>)
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	2201      	movs	r2, #1
 8014688:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 801468a:	4b09      	ldr	r3, [pc, #36]	@ (80146b0 <LoRaMacCryptoInit+0x54>)
 801468c:	681b      	ldr	r3, [r3, #0]
 801468e:	2201      	movs	r2, #1
 8014690:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8014692:	4b07      	ldr	r3, [pc, #28]	@ (80146b0 <LoRaMacCryptoInit+0x54>)
 8014694:	681b      	ldr	r3, [r3, #0]
 8014696:	2201      	movs	r2, #1
 8014698:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 801469a:	4b05      	ldr	r3, [pc, #20]	@ (80146b0 <LoRaMacCryptoInit+0x54>)
 801469c:	681b      	ldr	r3, [r3, #0]
 801469e:	2200      	movs	r2, #0
 80146a0:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80146a2:	f7ff ff91 	bl	80145c8 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80146a6:	2300      	movs	r3, #0
}
 80146a8:	4618      	mov	r0, r3
 80146aa:	3708      	adds	r7, #8
 80146ac:	46bd      	mov	sp, r7
 80146ae:	bd80      	pop	{r7, pc}
 80146b0:	20001dbc 	.word	0x20001dbc

080146b4 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 80146b4:	b480      	push	{r7}
 80146b6:	b083      	sub	sp, #12
 80146b8:	af00      	add	r7, sp, #0
 80146ba:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 80146bc:	4b04      	ldr	r3, [pc, #16]	@ (80146d0 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 80146be:	681b      	ldr	r3, [r3, #0]
 80146c0:	687a      	ldr	r2, [r7, #4]
 80146c2:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 80146c4:	2300      	movs	r3, #0
}
 80146c6:	4618      	mov	r0, r3
 80146c8:	370c      	adds	r7, #12
 80146ca:	46bd      	mov	sp, r7
 80146cc:	bc80      	pop	{r7}
 80146ce:	4770      	bx	lr
 80146d0:	20001dbc 	.word	0x20001dbc

080146d4 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 80146d4:	b480      	push	{r7}
 80146d6:	b083      	sub	sp, #12
 80146d8:	af00      	add	r7, sp, #0
 80146da:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d101      	bne.n	80146e6 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80146e2:	2309      	movs	r3, #9
 80146e4:	e006      	b.n	80146f4 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 80146e6:	4b06      	ldr	r3, [pc, #24]	@ (8014700 <LoRaMacCryptoGetFCntUp+0x2c>)
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	68db      	ldr	r3, [r3, #12]
 80146ec:	1c5a      	adds	r2, r3, #1
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80146f2:	2300      	movs	r3, #0
}
 80146f4:	4618      	mov	r0, r3
 80146f6:	370c      	adds	r7, #12
 80146f8:	46bd      	mov	sp, r7
 80146fa:	bc80      	pop	{r7}
 80146fc:	4770      	bx	lr
 80146fe:	bf00      	nop
 8014700:	20001dbc 	.word	0x20001dbc

08014704 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8014704:	b580      	push	{r7, lr}
 8014706:	b088      	sub	sp, #32
 8014708:	af00      	add	r7, sp, #0
 801470a:	4603      	mov	r3, r0
 801470c:	60b9      	str	r1, [r7, #8]
 801470e:	607a      	str	r2, [r7, #4]
 8014710:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8014712:	2300      	movs	r3, #0
 8014714:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8014716:	2300      	movs	r3, #0
 8014718:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801471a:	2312      	movs	r3, #18
 801471c:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	2b00      	cmp	r3, #0
 8014722:	d101      	bne.n	8014728 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014724:	2309      	movs	r3, #9
 8014726:	e035      	b.n	8014794 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8014728:	f107 0214 	add.w	r2, r7, #20
 801472c:	7bfb      	ldrb	r3, [r7, #15]
 801472e:	4611      	mov	r1, r2
 8014730:	4618      	mov	r0, r3
 8014732:	f7ff feab 	bl	801448c <GetLastFcntDown>
 8014736:	4603      	mov	r3, r0
 8014738:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801473a:	7efb      	ldrb	r3, [r7, #27]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d001      	beq.n	8014744 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8014740:	7efb      	ldrb	r3, [r7, #27]
 8014742:	e027      	b.n	8014794 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 8014744:	697b      	ldr	r3, [r7, #20]
 8014746:	f1b3 3fff 	cmp.w	r3, #4294967295
 801474a:	d103      	bne.n	8014754 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	68ba      	ldr	r2, [r7, #8]
 8014750:	601a      	str	r2, [r3, #0]
 8014752:	e01e      	b.n	8014792 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8014754:	697b      	ldr	r3, [r7, #20]
 8014756:	b29b      	uxth	r3, r3
 8014758:	68ba      	ldr	r2, [r7, #8]
 801475a:	1ad3      	subs	r3, r2, r3
 801475c:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 801475e:	69fb      	ldr	r3, [r7, #28]
 8014760:	2b00      	cmp	r3, #0
 8014762:	dd05      	ble.n	8014770 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8014764:	697a      	ldr	r2, [r7, #20]
 8014766:	69fb      	ldr	r3, [r7, #28]
 8014768:	441a      	add	r2, r3
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	601a      	str	r2, [r3, #0]
 801476e:	e010      	b.n	8014792 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8014770:	69fb      	ldr	r3, [r7, #28]
 8014772:	2b00      	cmp	r3, #0
 8014774:	d104      	bne.n	8014780 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8014776:	697a      	ldr	r2, [r7, #20]
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 801477c:	2307      	movs	r3, #7
 801477e:	e009      	b.n	8014794 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8014780:	697b      	ldr	r3, [r7, #20]
 8014782:	0c1b      	lsrs	r3, r3, #16
 8014784:	041b      	lsls	r3, r3, #16
 8014786:	68ba      	ldr	r2, [r7, #8]
 8014788:	4413      	add	r3, r2
 801478a:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014792:	2300      	movs	r3, #0
}
 8014794:	4618      	mov	r0, r3
 8014796:	3720      	adds	r7, #32
 8014798:	46bd      	mov	sp, r7
 801479a:	bd80      	pop	{r7, pc}

0801479c <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 801479c:	b480      	push	{r7}
 801479e:	b085      	sub	sp, #20
 80147a0:	af00      	add	r7, sp, #0
 80147a2:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	d101      	bne.n	80147ae <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80147aa:	2309      	movs	r3, #9
 80147ac:	e019      	b.n	80147e2 <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80147ae:	2300      	movs	r3, #0
 80147b0:	60fb      	str	r3, [r7, #12]
 80147b2:	e012      	b.n	80147da <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 80147b4:	4b0d      	ldr	r3, [pc, #52]	@ (80147ec <LoRaMacCryptoSetMulticastReference+0x50>)
 80147b6:	6819      	ldr	r1, [r3, #0]
 80147b8:	68fa      	ldr	r2, [r7, #12]
 80147ba:	4613      	mov	r3, r2
 80147bc:	005b      	lsls	r3, r3, #1
 80147be:	4413      	add	r3, r2
 80147c0:	011b      	lsls	r3, r3, #4
 80147c2:	461a      	mov	r2, r3
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	4413      	add	r3, r2
 80147c8:	68fa      	ldr	r2, [r7, #12]
 80147ca:	3206      	adds	r2, #6
 80147cc:	0092      	lsls	r2, r2, #2
 80147ce:	440a      	add	r2, r1
 80147d0:	3204      	adds	r2, #4
 80147d2:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	3301      	adds	r3, #1
 80147d8:	60fb      	str	r3, [r7, #12]
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	2b00      	cmp	r3, #0
 80147de:	dde9      	ble.n	80147b4 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80147e0:	2300      	movs	r3, #0
}
 80147e2:	4618      	mov	r0, r3
 80147e4:	3714      	adds	r7, #20
 80147e6:	46bd      	mov	sp, r7
 80147e8:	bc80      	pop	{r7}
 80147ea:	4770      	bx	lr
 80147ec:	20001dbc 	.word	0x20001dbc

080147f0 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80147f0:	b580      	push	{r7, lr}
 80147f2:	b082      	sub	sp, #8
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	4603      	mov	r3, r0
 80147f8:	6039      	str	r1, [r7, #0]
 80147fa:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 80147fc:	79fb      	ldrb	r3, [r7, #7]
 80147fe:	6839      	ldr	r1, [r7, #0]
 8014800:	4618      	mov	r0, r3
 8014802:	f7f7 fd8b 	bl	800c31c <SecureElementSetKey>
 8014806:	4603      	mov	r3, r0
 8014808:	2b00      	cmp	r3, #0
 801480a:	d001      	beq.n	8014810 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801480c:	230e      	movs	r3, #14
 801480e:	e021      	b.n	8014854 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8014810:	79fb      	ldrb	r3, [r7, #7]
 8014812:	2b00      	cmp	r3, #0
 8014814:	d11d      	bne.n	8014852 <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014816:	4b11      	ldr	r3, [pc, #68]	@ (801485c <LoRaMacCryptoSetKey+0x6c>)
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	789b      	ldrb	r3, [r3, #2]
 801481c:	210b      	movs	r1, #11
 801481e:	4618      	mov	r0, r3
 8014820:	f000 fa56 	bl	8014cd0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014824:	4603      	mov	r3, r0
 8014826:	2b00      	cmp	r3, #0
 8014828:	d001      	beq.n	801482e <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801482a:	230e      	movs	r3, #14
 801482c:	e012      	b.n	8014854 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801482e:	210c      	movs	r1, #12
 8014830:	2000      	movs	r0, #0
 8014832:	f000 fa4d 	bl	8014cd0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014836:	4603      	mov	r3, r0
 8014838:	2b00      	cmp	r3, #0
 801483a:	d001      	beq.n	8014840 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801483c:	230e      	movs	r3, #14
 801483e:	e009      	b.n	8014854 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014840:	210a      	movs	r1, #10
 8014842:	2000      	movs	r0, #0
 8014844:	f000 fa44 	bl	8014cd0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014848:	4603      	mov	r3, r0
 801484a:	2b00      	cmp	r3, #0
 801484c:	d001      	beq.n	8014852 <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801484e:	230e      	movs	r3, #14
 8014850:	e000      	b.n	8014854 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014852:	2300      	movs	r3, #0
}
 8014854:	4618      	mov	r0, r3
 8014856:	3708      	adds	r7, #8
 8014858:	46bd      	mov	sp, r7
 801485a:	bd80      	pop	{r7, pc}
 801485c:	20001dbc 	.word	0x20001dbc

08014860 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014860:	b580      	push	{r7, lr}
 8014862:	b086      	sub	sp, #24
 8014864:	af02      	add	r7, sp, #8
 8014866:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	2b00      	cmp	r3, #0
 801486c:	d101      	bne.n	8014872 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801486e:	2309      	movs	r3, #9
 8014870:	e02d      	b.n	80148ce <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8014872:	2301      	movs	r3, #1
 8014874:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8014876:	4b18      	ldr	r3, [pc, #96]	@ (80148d8 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014878:	681b      	ldr	r3, [r3, #0]
 801487a:	889a      	ldrh	r2, [r3, #4]
 801487c:	3201      	adds	r2, #1
 801487e:	b292      	uxth	r2, r2
 8014880:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8014882:	4b15      	ldr	r3, [pc, #84]	@ (80148d8 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	889a      	ldrh	r2, [r3, #4]
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801488c:	6878      	ldr	r0, [r7, #4]
 801488e:	f000 fc17 	bl	80150c0 <LoRaMacSerializerJoinRequest>
 8014892:	4603      	mov	r3, r0
 8014894:	2b00      	cmp	r3, #0
 8014896:	d001      	beq.n	801489c <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014898:	2310      	movs	r3, #16
 801489a:	e018      	b.n	80148ce <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	6819      	ldr	r1, [r3, #0]
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	3318      	adds	r3, #24
 80148a4:	7bfa      	ldrb	r2, [r7, #15]
 80148a6:	9300      	str	r3, [sp, #0]
 80148a8:	4613      	mov	r3, r2
 80148aa:	2213      	movs	r2, #19
 80148ac:	2000      	movs	r0, #0
 80148ae:	f7f7 fd93 	bl	800c3d8 <SecureElementComputeAesCmac>
 80148b2:	4603      	mov	r3, r0
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d001      	beq.n	80148bc <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80148b8:	230e      	movs	r3, #14
 80148ba:	e008      	b.n	80148ce <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80148bc:	6878      	ldr	r0, [r7, #4]
 80148be:	f000 fbff 	bl	80150c0 <LoRaMacSerializerJoinRequest>
 80148c2:	4603      	mov	r3, r0
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d001      	beq.n	80148cc <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80148c8:	2310      	movs	r3, #16
 80148ca:	e000      	b.n	80148ce <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80148cc:	2300      	movs	r3, #0
}
 80148ce:	4618      	mov	r0, r3
 80148d0:	3710      	adds	r7, #16
 80148d2:	46bd      	mov	sp, r7
 80148d4:	bd80      	pop	{r7, pc}
 80148d6:	bf00      	nop
 80148d8:	20001dbc 	.word	0x20001dbc

080148dc <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 80148dc:	b590      	push	{r4, r7, lr}
 80148de:	b097      	sub	sp, #92	@ 0x5c
 80148e0:	af04      	add	r7, sp, #16
 80148e2:	4603      	mov	r3, r0
 80148e4:	60b9      	str	r1, [r7, #8]
 80148e6:	607a      	str	r2, [r7, #4]
 80148e8:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d002      	beq.n	80148f6 <LoRaMacCryptoHandleJoinAccept+0x1a>
 80148f0:	68bb      	ldr	r3, [r7, #8]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d101      	bne.n	80148fa <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80148f6:	2309      	movs	r3, #9
 80148f8:	e0d3      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80148fa:	2312      	movs	r3, #18
 80148fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8014900:	2300      	movs	r3, #0
 8014902:	617b      	str	r3, [r7, #20]
 8014904:	f107 0318 	add.w	r3, r7, #24
 8014908:	221d      	movs	r2, #29
 801490a:	2100      	movs	r1, #0
 801490c:	4618      	mov	r0, r3
 801490e:	f00a fb61 	bl	801efd4 <memset>
    uint8_t versionMinor         = 0;
 8014912:	2300      	movs	r3, #0
 8014914:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8014916:	4b65      	ldr	r3, [pc, #404]	@ (8014aac <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014918:	681b      	ldr	r3, [r3, #0]
 801491a:	889b      	ldrh	r3, [r3, #4]
 801491c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	681c      	ldr	r4, [r3, #0]
 8014924:	687b      	ldr	r3, [r7, #4]
 8014926:	791b      	ldrb	r3, [r3, #4]
 8014928:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 801492c:	7bf8      	ldrb	r0, [r7, #15]
 801492e:	f107 0213 	add.w	r2, r7, #19
 8014932:	9202      	str	r2, [sp, #8]
 8014934:	f107 0214 	add.w	r2, r7, #20
 8014938:	9201      	str	r2, [sp, #4]
 801493a:	9300      	str	r3, [sp, #0]
 801493c:	4623      	mov	r3, r4
 801493e:	460a      	mov	r2, r1
 8014940:	68b9      	ldr	r1, [r7, #8]
 8014942:	f7f7 fe4f 	bl	800c5e4 <SecureElementProcessJoinAccept>
 8014946:	4603      	mov	r3, r0
 8014948:	2b00      	cmp	r3, #0
 801494a:	d001      	beq.n	8014950 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801494c:	230e      	movs	r3, #14
 801494e:	e0a8      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	6818      	ldr	r0, [r3, #0]
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	791b      	ldrb	r3, [r3, #4]
 8014958:	461a      	mov	r2, r3
 801495a:	f107 0314 	add.w	r3, r7, #20
 801495e:	4619      	mov	r1, r3
 8014960:	f005 fd69 	bl	801a436 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014964:	6878      	ldr	r0, [r7, #4]
 8014966:	f000 f9ee 	bl	8014d46 <LoRaMacParserJoinAccept>
 801496a:	4603      	mov	r3, r0
 801496c:	2b00      	cmp	r3, #0
 801496e:	d001      	beq.n	8014974 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014970:	230f      	movs	r3, #15
 8014972:	e096      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 8014974:	2300      	movs	r3, #0
 8014976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	799b      	ldrb	r3, [r3, #6]
 801497e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	79db      	ldrb	r3, [r3, #7]
 8014984:	021b      	lsls	r3, r3, #8
 8014986:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014988:	4313      	orrs	r3, r2
 801498a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	7a1b      	ldrb	r3, [r3, #8]
 8014990:	041b      	lsls	r3, r3, #16
 8014992:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014994:	4313      	orrs	r3, r2
 8014996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8014998:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801499a:	f7ff fe4b 	bl	8014634 <IsJoinNonce10xOk>
 801499e:	4603      	mov	r3, r0
 80149a0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 80149a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d010      	beq.n	80149ce <LoRaMacCryptoHandleJoinAccept+0xf2>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 80149ac:	4b3f      	ldr	r3, [pc, #252]	@ (8014aac <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80149ae:	681b      	ldr	r3, [r3, #0]
 80149b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80149b2:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 80149b4:	7cfb      	ldrb	r3, [r7, #19]
 80149b6:	210b      	movs	r1, #11
 80149b8:	4618      	mov	r0, r3
 80149ba:	f000 f989 	bl	8014cd0 <LoRaMacCryptoDeriveLifeTimeKey>
 80149be:	4603      	mov	r3, r0
 80149c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80149c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d005      	beq.n	80149d8 <LoRaMacCryptoHandleJoinAccept+0xfc>
 80149cc:	e001      	b.n	80149d2 <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 80149ce:	2303      	movs	r3, #3
 80149d0:	e067      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        return retval;
 80149d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80149d6:	e064      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 80149d8:	210c      	movs	r1, #12
 80149da:	2000      	movs	r0, #0
 80149dc:	f000 f978 	bl	8014cd0 <LoRaMacCryptoDeriveLifeTimeKey>
 80149e0:	4603      	mov	r3, r0
 80149e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80149e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d002      	beq.n	80149f4 <LoRaMacCryptoHandleJoinAccept+0x118>
    {
        return retval;
 80149ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80149f2:	e056      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 80149f4:	210a      	movs	r1, #10
 80149f6:	2000      	movs	r0, #0
 80149f8:	f000 f96a 	bl	8014cd0 <LoRaMacCryptoDeriveLifeTimeKey>
 80149fc:	4603      	mov	r3, r0
 80149fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014a02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	d002      	beq.n	8014a10 <LoRaMacCryptoHandleJoinAccept+0x134>
    {
        return retval;
 8014a0a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014a0e:	e048      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	7a5b      	ldrb	r3, [r3, #9]
 8014a14:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	7a9b      	ldrb	r3, [r3, #10]
 8014a1a:	021b      	lsls	r3, r3, #8
 8014a1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014a1e:	4313      	orrs	r3, r2
 8014a20:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	7adb      	ldrb	r3, [r3, #11]
 8014a26:	041b      	lsls	r3, r3, #16
 8014a28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014a2a:	4313      	orrs	r3, r2
 8014a2c:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8014a2e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014a32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014a34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014a36:	2009      	movs	r0, #9
 8014a38:	f7ff fcd8 	bl	80143ec <DeriveSessionKey10x>
 8014a3c:	4603      	mov	r3, r0
 8014a3e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014a42:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d002      	beq.n	8014a50 <LoRaMacCryptoHandleJoinAccept+0x174>
        {
            return retval;
 8014a4a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014a4e:	e028      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8014a50:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014a54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014a56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014a58:	2008      	movs	r0, #8
 8014a5a:	f7ff fcc7 	bl	80143ec <DeriveSessionKey10x>
 8014a5e:	4603      	mov	r3, r0
 8014a60:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014a64:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d002      	beq.n	8014a72 <LoRaMacCryptoHandleJoinAccept+0x196>
        {
            return retval;
 8014a6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014a70:	e017      	b.n	8014aa2 <LoRaMacCryptoHandleJoinAccept+0x1c6>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8014a72:	4b0e      	ldr	r3, [pc, #56]	@ (8014aac <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014a74:	681b      	ldr	r3, [r3, #0]
 8014a76:	7cfa      	ldrb	r2, [r7, #19]
 8014a78:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8014a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8014aac <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	2200      	movs	r2, #0
 8014a80:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014a82:	4b0a      	ldr	r3, [pc, #40]	@ (8014aac <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014a84:	681b      	ldr	r3, [r3, #0]
 8014a86:	f04f 32ff 	mov.w	r2, #4294967295
 8014a8a:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014a8c:	4b07      	ldr	r3, [pc, #28]	@ (8014aac <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	f04f 32ff 	mov.w	r2, #4294967295
 8014a94:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014a96:	4b05      	ldr	r3, [pc, #20]	@ (8014aac <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	f04f 32ff 	mov.w	r2, #4294967295
 8014a9e:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8014aa0:	2300      	movs	r3, #0
}
 8014aa2:	4618      	mov	r0, r3
 8014aa4:	374c      	adds	r7, #76	@ 0x4c
 8014aa6:	46bd      	mov	sp, r7
 8014aa8:	bd90      	pop	{r4, r7, pc}
 8014aaa:	bf00      	nop
 8014aac:	20001dbc 	.word	0x20001dbc

08014ab0 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8014ab0:	b590      	push	{r4, r7, lr}
 8014ab2:	b08b      	sub	sp, #44	@ 0x2c
 8014ab4:	af04      	add	r7, sp, #16
 8014ab6:	60f8      	str	r0, [r7, #12]
 8014ab8:	607b      	str	r3, [r7, #4]
 8014aba:	460b      	mov	r3, r1
 8014abc:	72fb      	strb	r3, [r7, #11]
 8014abe:	4613      	mov	r3, r2
 8014ac0:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014ac2:	2312      	movs	r3, #18
 8014ac4:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8014ac6:	2309      	movs	r3, #9
 8014ac8:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d101      	bne.n	8014ad4 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014ad0:	2309      	movs	r3, #9
 8014ad2:	e05e      	b.n	8014b92 <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8014ad4:	4b31      	ldr	r3, [pc, #196]	@ (8014b9c <LoRaMacCryptoSecureMessage+0xec>)
 8014ad6:	681b      	ldr	r3, [r3, #0]
 8014ad8:	68db      	ldr	r3, [r3, #12]
 8014ada:	68fa      	ldr	r2, [r7, #12]
 8014adc:	429a      	cmp	r2, r3
 8014ade:	d201      	bcs.n	8014ae4 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014ae0:	2306      	movs	r3, #6
 8014ae2:	e056      	b.n	8014b92 <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d101      	bne.n	8014af2 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8014aee:	2308      	movs	r3, #8
 8014af0:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8014af2:	4b2a      	ldr	r3, [pc, #168]	@ (8014b9c <LoRaMacCryptoSecureMessage+0xec>)
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	68db      	ldr	r3, [r3, #12]
 8014af8:	68fa      	ldr	r2, [r7, #12]
 8014afa:	429a      	cmp	r2, r3
 8014afc:	d916      	bls.n	8014b2c <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014b08:	b219      	sxth	r1, r3
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	689c      	ldr	r4, [r3, #8]
 8014b0e:	7dfa      	ldrb	r2, [r7, #23]
 8014b10:	68fb      	ldr	r3, [r7, #12]
 8014b12:	9301      	str	r3, [sp, #4]
 8014b14:	2300      	movs	r3, #0
 8014b16:	9300      	str	r3, [sp, #0]
 8014b18:	4623      	mov	r3, r4
 8014b1a:	f7ff fa73 	bl	8014004 <PayloadEncrypt>
 8014b1e:	4603      	mov	r3, r0
 8014b20:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014b22:	7dbb      	ldrb	r3, [r7, #22]
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d001      	beq.n	8014b2c <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8014b28:	7dbb      	ldrb	r3, [r7, #22]
 8014b2a:	e032      	b.n	8014b92 <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014b2c:	6878      	ldr	r0, [r7, #4]
 8014b2e:	f000 fb49 	bl	80151c4 <LoRaMacSerializerData>
 8014b32:	4603      	mov	r3, r0
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d001      	beq.n	8014b3c <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014b38:	2310      	movs	r3, #16
 8014b3a:	e02a      	b.n	8014b92 <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8014b3c:	2308      	movs	r3, #8
 8014b3e:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	6818      	ldr	r0, [r3, #0]
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	791b      	ldrb	r3, [r3, #4]
 8014b48:	3b04      	subs	r3, #4
 8014b4a:	b299      	uxth	r1, r3
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	689b      	ldr	r3, [r3, #8]
 8014b50:	687a      	ldr	r2, [r7, #4]
 8014b52:	322c      	adds	r2, #44	@ 0x2c
 8014b54:	7dfc      	ldrb	r4, [r7, #23]
 8014b56:	9203      	str	r2, [sp, #12]
 8014b58:	68fa      	ldr	r2, [r7, #12]
 8014b5a:	9202      	str	r2, [sp, #8]
 8014b5c:	9301      	str	r3, [sp, #4]
 8014b5e:	2300      	movs	r3, #0
 8014b60:	9300      	str	r3, [sp, #0]
 8014b62:	2300      	movs	r3, #0
 8014b64:	4622      	mov	r2, r4
 8014b66:	f7ff fb4e 	bl	8014206 <ComputeCmacB0>
 8014b6a:	4603      	mov	r3, r0
 8014b6c:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014b6e:	7dbb      	ldrb	r3, [r7, #22]
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d001      	beq.n	8014b78 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 8014b74:	7dbb      	ldrb	r3, [r7, #22]
 8014b76:	e00c      	b.n	8014b92 <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014b78:	6878      	ldr	r0, [r7, #4]
 8014b7a:	f000 fb23 	bl	80151c4 <LoRaMacSerializerData>
 8014b7e:	4603      	mov	r3, r0
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d001      	beq.n	8014b88 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014b84:	2310      	movs	r3, #16
 8014b86:	e004      	b.n	8014b92 <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8014b88:	4b04      	ldr	r3, [pc, #16]	@ (8014b9c <LoRaMacCryptoSecureMessage+0xec>)
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	68fa      	ldr	r2, [r7, #12]
 8014b8e:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8014b90:	2300      	movs	r3, #0
}
 8014b92:	4618      	mov	r0, r3
 8014b94:	371c      	adds	r7, #28
 8014b96:	46bd      	mov	sp, r7
 8014b98:	bd90      	pop	{r4, r7, pc}
 8014b9a:	bf00      	nop
 8014b9c:	20001dbc 	.word	0x20001dbc

08014ba0 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8014ba0:	b590      	push	{r4, r7, lr}
 8014ba2:	b08b      	sub	sp, #44	@ 0x2c
 8014ba4:	af04      	add	r7, sp, #16
 8014ba6:	60b9      	str	r1, [r7, #8]
 8014ba8:	607b      	str	r3, [r7, #4]
 8014baa:	4603      	mov	r3, r0
 8014bac:	73fb      	strb	r3, [r7, #15]
 8014bae:	4613      	mov	r3, r2
 8014bb0:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8014bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d101      	bne.n	8014bbc <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014bb8:	2309      	movs	r3, #9
 8014bba:	e083      	b.n	8014cc4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8014bbc:	7bbb      	ldrb	r3, [r7, #14]
 8014bbe:	6879      	ldr	r1, [r7, #4]
 8014bc0:	4618      	mov	r0, r3
 8014bc2:	f7ff fc9f 	bl	8014504 <CheckFCntDown>
 8014bc6:	4603      	mov	r3, r0
 8014bc8:	f083 0301 	eor.w	r3, r3, #1
 8014bcc:	b2db      	uxtb	r3, r3
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	d001      	beq.n	8014bd6 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014bd2:	2306      	movs	r3, #6
 8014bd4:	e076      	b.n	8014cc4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014bd6:	2312      	movs	r3, #18
 8014bd8:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8014bda:	2309      	movs	r3, #9
 8014bdc:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8014bde:	2308      	movs	r3, #8
 8014be0:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014be2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014be4:	f000 f97a 	bl	8014edc <LoRaMacParserData>
 8014be8:	4603      	mov	r3, r0
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d001      	beq.n	8014bf2 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014bee:	230f      	movs	r3, #15
 8014bf0:	e068      	b.n	8014cc4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8014bf2:	f107 0210 	add.w	r2, r7, #16
 8014bf6:	7bfb      	ldrb	r3, [r7, #15]
 8014bf8:	4611      	mov	r1, r2
 8014bfa:	4618      	mov	r0, r3
 8014bfc:	f7ff fbd0 	bl	80143a0 <GetKeyAddrItem>
 8014c00:	4603      	mov	r3, r0
 8014c02:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014c04:	7d7b      	ldrb	r3, [r7, #21]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d001      	beq.n	8014c0e <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8014c0a:	7d7b      	ldrb	r3, [r7, #21]
 8014c0c:	e05a      	b.n	8014cc4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8014c0e:	693b      	ldr	r3, [r7, #16]
 8014c10:	785b      	ldrb	r3, [r3, #1]
 8014c12:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8014c14:	693b      	ldr	r3, [r7, #16]
 8014c16:	789b      	ldrb	r3, [r3, #2]
 8014c18:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8014c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c1c:	689b      	ldr	r3, [r3, #8]
 8014c1e:	68ba      	ldr	r2, [r7, #8]
 8014c20:	429a      	cmp	r2, r3
 8014c22:	d001      	beq.n	8014c28 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8014c24:	2302      	movs	r3, #2
 8014c26:	e04d      	b.n	8014cc4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8014c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c2a:	7b1b      	ldrb	r3, [r3, #12]
 8014c2c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8014c30:	b2db      	uxtb	r3, r3
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	bf14      	ite	ne
 8014c36:	2301      	movne	r3, #1
 8014c38:	2300      	moveq	r3, #0
 8014c3a:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8014c3c:	4b23      	ldr	r3, [pc, #140]	@ (8014ccc <LoRaMacCryptoUnsecureMessage+0x12c>)
 8014c3e:	681b      	ldr	r3, [r3, #0]
 8014c40:	789b      	ldrb	r3, [r3, #2]
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d101      	bne.n	8014c4a <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8014c46:	2300      	movs	r3, #0
 8014c48:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8014c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c4c:	6818      	ldr	r0, [r3, #0]
 8014c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c50:	791b      	ldrb	r3, [r3, #4]
 8014c52:	3b04      	subs	r3, #4
 8014c54:	b299      	uxth	r1, r3
 8014c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c5a:	7dbc      	ldrb	r4, [r7, #22]
 8014c5c:	7d3a      	ldrb	r2, [r7, #20]
 8014c5e:	9303      	str	r3, [sp, #12]
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	9302      	str	r3, [sp, #8]
 8014c64:	68bb      	ldr	r3, [r7, #8]
 8014c66:	9301      	str	r3, [sp, #4]
 8014c68:	2301      	movs	r3, #1
 8014c6a:	9300      	str	r3, [sp, #0]
 8014c6c:	4623      	mov	r3, r4
 8014c6e:	f7ff fb08 	bl	8014282 <VerifyCmacB0>
 8014c72:	4603      	mov	r3, r0
 8014c74:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014c76:	7d7b      	ldrb	r3, [r7, #21]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d001      	beq.n	8014c80 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8014c7c:	7d7b      	ldrb	r3, [r7, #21]
 8014c7e:	e021      	b.n	8014cc4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8014c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d101      	bne.n	8014c8e <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8014c8a:	2308      	movs	r3, #8
 8014c8c:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8014c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c90:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8014c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014c98:	b219      	sxth	r1, r3
 8014c9a:	7dfa      	ldrb	r2, [r7, #23]
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	9301      	str	r3, [sp, #4]
 8014ca0:	2301      	movs	r3, #1
 8014ca2:	9300      	str	r3, [sp, #0]
 8014ca4:	68bb      	ldr	r3, [r7, #8]
 8014ca6:	f7ff f9ad 	bl	8014004 <PayloadEncrypt>
 8014caa:	4603      	mov	r3, r0
 8014cac:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014cae:	7d7b      	ldrb	r3, [r7, #21]
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d001      	beq.n	8014cb8 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 8014cb4:	7d7b      	ldrb	r3, [r7, #21]
 8014cb6:	e005      	b.n	8014cc4 <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8014cb8:	7bbb      	ldrb	r3, [r7, #14]
 8014cba:	6879      	ldr	r1, [r7, #4]
 8014cbc:	4618      	mov	r0, r3
 8014cbe:	f7ff fc45 	bl	801454c <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8014cc2:	2300      	movs	r3, #0
}
 8014cc4:	4618      	mov	r0, r3
 8014cc6:	371c      	adds	r7, #28
 8014cc8:	46bd      	mov	sp, r7
 8014cca:	bd90      	pop	{r4, r7, pc}
 8014ccc:	20001dbc 	.word	0x20001dbc

08014cd0 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8014cd0:	b580      	push	{r7, lr}
 8014cd2:	b088      	sub	sp, #32
 8014cd4:	af00      	add	r7, sp, #0
 8014cd6:	4603      	mov	r3, r0
 8014cd8:	460a      	mov	r2, r1
 8014cda:	71fb      	strb	r3, [r7, #7]
 8014cdc:	4613      	mov	r3, r2
 8014cde:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8014ce0:	2300      	movs	r3, #0
 8014ce2:	60fb      	str	r3, [r7, #12]
 8014ce4:	f107 0310 	add.w	r3, r7, #16
 8014ce8:	2200      	movs	r2, #0
 8014cea:	601a      	str	r2, [r3, #0]
 8014cec:	605a      	str	r2, [r3, #4]
 8014cee:	609a      	str	r2, [r3, #8]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8014cf0:	2300      	movs	r3, #0
 8014cf2:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 8014cf4:	79bb      	ldrb	r3, [r7, #6]
 8014cf6:	2b0c      	cmp	r3, #12
 8014cf8:	d00b      	beq.n	8014d12 <LoRaMacCryptoDeriveLifeTimeKey+0x42>
 8014cfa:	2b0c      	cmp	r3, #12
 8014cfc:	dc0f      	bgt.n	8014d1e <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
 8014cfe:	2b0a      	cmp	r3, #10
 8014d00:	d00a      	beq.n	8014d18 <LoRaMacCryptoDeriveLifeTimeKey+0x48>
 8014d02:	2b0b      	cmp	r3, #11
 8014d04:	d10b      	bne.n	8014d1e <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 8014d06:	79fb      	ldrb	r3, [r7, #7]
 8014d08:	2b01      	cmp	r3, #1
 8014d0a:	d10a      	bne.n	8014d22 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
            {
                compBase[0] = 0x20;
 8014d0c:	2320      	movs	r3, #32
 8014d0e:	733b      	strb	r3, [r7, #12]
            }
            break;
 8014d10:	e007      	b.n	8014d22 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 8014d12:	230b      	movs	r3, #11
 8014d14:	77fb      	strb	r3, [r7, #31]
            break;
 8014d16:	e005      	b.n	8014d24 <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8014d18:	2330      	movs	r3, #48	@ 0x30
 8014d1a:	733b      	strb	r3, [r7, #12]
            break;
 8014d1c:	e002      	b.n	8014d24 <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014d1e:	230a      	movs	r3, #10
 8014d20:	e00d      	b.n	8014d3e <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
            break;
 8014d22:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014d24:	79ba      	ldrb	r2, [r7, #6]
 8014d26:	7ff9      	ldrb	r1, [r7, #31]
 8014d28:	f107 030c 	add.w	r3, r7, #12
 8014d2c:	4618      	mov	r0, r3
 8014d2e:	f7f7 fc19 	bl	800c564 <SecureElementDeriveAndStoreKey>
 8014d32:	4603      	mov	r3, r0
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d001      	beq.n	8014d3c <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014d38:	230e      	movs	r3, #14
 8014d3a:	e000      	b.n	8014d3e <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014d3c:	2300      	movs	r3, #0
}
 8014d3e:	4618      	mov	r0, r3
 8014d40:	3720      	adds	r7, #32
 8014d42:	46bd      	mov	sp, r7
 8014d44:	bd80      	pop	{r7, pc}

08014d46 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8014d46:	b580      	push	{r7, lr}
 8014d48:	b084      	sub	sp, #16
 8014d4a:	af00      	add	r7, sp, #0
 8014d4c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	d003      	beq.n	8014d5c <LoRaMacParserJoinAccept+0x16>
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d101      	bne.n	8014d60 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014d5c:	2302      	movs	r3, #2
 8014d5e:	e0b9      	b.n	8014ed4 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8014d60:	2300      	movs	r3, #0
 8014d62:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	681a      	ldr	r2, [r3, #0]
 8014d68:	89fb      	ldrh	r3, [r7, #14]
 8014d6a:	1c59      	adds	r1, r3, #1
 8014d6c:	81f9      	strh	r1, [r7, #14]
 8014d6e:	4413      	add	r3, r2
 8014d70:	781a      	ldrb	r2, [r3, #0]
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	1d98      	adds	r0, r3, #6
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	681a      	ldr	r2, [r3, #0]
 8014d7e:	89fb      	ldrh	r3, [r7, #14]
 8014d80:	4413      	add	r3, r2
 8014d82:	2203      	movs	r2, #3
 8014d84:	4619      	mov	r1, r3
 8014d86:	f005 fb56 	bl	801a436 <memcpy1>
    bufItr = bufItr + 3;
 8014d8a:	89fb      	ldrh	r3, [r7, #14]
 8014d8c:	3303      	adds	r3, #3
 8014d8e:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	f103 0009 	add.w	r0, r3, #9
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	681a      	ldr	r2, [r3, #0]
 8014d9a:	89fb      	ldrh	r3, [r7, #14]
 8014d9c:	4413      	add	r3, r2
 8014d9e:	2203      	movs	r2, #3
 8014da0:	4619      	mov	r1, r3
 8014da2:	f005 fb48 	bl	801a436 <memcpy1>
    bufItr = bufItr + 3;
 8014da6:	89fb      	ldrh	r3, [r7, #14]
 8014da8:	3303      	adds	r3, #3
 8014daa:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	681a      	ldr	r2, [r3, #0]
 8014db0:	89fb      	ldrh	r3, [r7, #14]
 8014db2:	1c59      	adds	r1, r3, #1
 8014db4:	81f9      	strh	r1, [r7, #14]
 8014db6:	4413      	add	r3, r2
 8014db8:	781b      	ldrb	r3, [r3, #0]
 8014dba:	461a      	mov	r2, r3
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	681a      	ldr	r2, [r3, #0]
 8014dc4:	89fb      	ldrh	r3, [r7, #14]
 8014dc6:	1c59      	adds	r1, r3, #1
 8014dc8:	81f9      	strh	r1, [r7, #14]
 8014dca:	4413      	add	r3, r2
 8014dcc:	781b      	ldrb	r3, [r3, #0]
 8014dce:	021a      	lsls	r2, r3, #8
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	68db      	ldr	r3, [r3, #12]
 8014dd4:	431a      	orrs	r2, r3
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	681a      	ldr	r2, [r3, #0]
 8014dde:	89fb      	ldrh	r3, [r7, #14]
 8014de0:	1c59      	adds	r1, r3, #1
 8014de2:	81f9      	strh	r1, [r7, #14]
 8014de4:	4413      	add	r3, r2
 8014de6:	781b      	ldrb	r3, [r3, #0]
 8014de8:	041a      	lsls	r2, r3, #16
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	68db      	ldr	r3, [r3, #12]
 8014dee:	431a      	orrs	r2, r3
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	681a      	ldr	r2, [r3, #0]
 8014df8:	89fb      	ldrh	r3, [r7, #14]
 8014dfa:	1c59      	adds	r1, r3, #1
 8014dfc:	81f9      	strh	r1, [r7, #14]
 8014dfe:	4413      	add	r3, r2
 8014e00:	781b      	ldrb	r3, [r3, #0]
 8014e02:	061a      	lsls	r2, r3, #24
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	68db      	ldr	r3, [r3, #12]
 8014e08:	431a      	orrs	r2, r3
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	681a      	ldr	r2, [r3, #0]
 8014e12:	89fb      	ldrh	r3, [r7, #14]
 8014e14:	1c59      	adds	r1, r3, #1
 8014e16:	81f9      	strh	r1, [r7, #14]
 8014e18:	4413      	add	r3, r2
 8014e1a:	781a      	ldrb	r2, [r3, #0]
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	681a      	ldr	r2, [r3, #0]
 8014e24:	89fb      	ldrh	r3, [r7, #14]
 8014e26:	1c59      	adds	r1, r3, #1
 8014e28:	81f9      	strh	r1, [r7, #14]
 8014e2a:	4413      	add	r3, r2
 8014e2c:	781a      	ldrb	r2, [r3, #0]
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	791b      	ldrb	r3, [r3, #4]
 8014e36:	1f1a      	subs	r2, r3, #4
 8014e38:	89fb      	ldrh	r3, [r7, #14]
 8014e3a:	1ad3      	subs	r3, r2, r3
 8014e3c:	2b10      	cmp	r3, #16
 8014e3e:	d10e      	bne.n	8014e5e <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	f103 0012 	add.w	r0, r3, #18
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	681a      	ldr	r2, [r3, #0]
 8014e4a:	89fb      	ldrh	r3, [r7, #14]
 8014e4c:	4413      	add	r3, r2
 8014e4e:	2210      	movs	r2, #16
 8014e50:	4619      	mov	r1, r3
 8014e52:	f005 faf0 	bl	801a436 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8014e56:	89fb      	ldrh	r3, [r7, #14]
 8014e58:	3310      	adds	r3, #16
 8014e5a:	81fb      	strh	r3, [r7, #14]
 8014e5c:	e008      	b.n	8014e70 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	791b      	ldrb	r3, [r3, #4]
 8014e62:	1f1a      	subs	r2, r3, #4
 8014e64:	89fb      	ldrh	r3, [r7, #14]
 8014e66:	1ad3      	subs	r3, r2, r3
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	dd01      	ble.n	8014e70 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8014e6c:	2301      	movs	r3, #1
 8014e6e:	e031      	b.n	8014ed4 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	681a      	ldr	r2, [r3, #0]
 8014e74:	89fb      	ldrh	r3, [r7, #14]
 8014e76:	1c59      	adds	r1, r3, #1
 8014e78:	81f9      	strh	r1, [r7, #14]
 8014e7a:	4413      	add	r3, r2
 8014e7c:	781b      	ldrb	r3, [r3, #0]
 8014e7e:	461a      	mov	r2, r3
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	681a      	ldr	r2, [r3, #0]
 8014e88:	89fb      	ldrh	r3, [r7, #14]
 8014e8a:	1c59      	adds	r1, r3, #1
 8014e8c:	81f9      	strh	r1, [r7, #14]
 8014e8e:	4413      	add	r3, r2
 8014e90:	781b      	ldrb	r3, [r3, #0]
 8014e92:	021a      	lsls	r2, r3, #8
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e98:	431a      	orrs	r2, r3
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	681a      	ldr	r2, [r3, #0]
 8014ea2:	89fb      	ldrh	r3, [r7, #14]
 8014ea4:	1c59      	adds	r1, r3, #1
 8014ea6:	81f9      	strh	r1, [r7, #14]
 8014ea8:	4413      	add	r3, r2
 8014eaa:	781b      	ldrb	r3, [r3, #0]
 8014eac:	041a      	lsls	r2, r3, #16
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014eb2:	431a      	orrs	r2, r3
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	681a      	ldr	r2, [r3, #0]
 8014ebc:	89fb      	ldrh	r3, [r7, #14]
 8014ebe:	1c59      	adds	r1, r3, #1
 8014ec0:	81f9      	strh	r1, [r7, #14]
 8014ec2:	4413      	add	r3, r2
 8014ec4:	781b      	ldrb	r3, [r3, #0]
 8014ec6:	061a      	lsls	r2, r3, #24
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014ecc:	431a      	orrs	r2, r3
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 8014ed2:	2300      	movs	r3, #0
}
 8014ed4:	4618      	mov	r0, r3
 8014ed6:	3710      	adds	r7, #16
 8014ed8:	46bd      	mov	sp, r7
 8014eda:	bd80      	pop	{r7, pc}

08014edc <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8014edc:	b580      	push	{r7, lr}
 8014ede:	b084      	sub	sp, #16
 8014ee0:	af00      	add	r7, sp, #0
 8014ee2:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	d003      	beq.n	8014ef2 <LoRaMacParserData+0x16>
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	681b      	ldr	r3, [r3, #0]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d101      	bne.n	8014ef6 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014ef2:	2302      	movs	r3, #2
 8014ef4:	e0e0      	b.n	80150b8 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8014ef6:	2300      	movs	r3, #0
 8014ef8:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	681a      	ldr	r2, [r3, #0]
 8014efe:	89fb      	ldrh	r3, [r7, #14]
 8014f00:	1c59      	adds	r1, r3, #1
 8014f02:	81f9      	strh	r1, [r7, #14]
 8014f04:	4413      	add	r3, r2
 8014f06:	781a      	ldrb	r2, [r3, #0]
 8014f08:	687b      	ldr	r3, [r7, #4]
 8014f0a:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	681a      	ldr	r2, [r3, #0]
 8014f10:	89fb      	ldrh	r3, [r7, #14]
 8014f12:	1c59      	adds	r1, r3, #1
 8014f14:	81f9      	strh	r1, [r7, #14]
 8014f16:	4413      	add	r3, r2
 8014f18:	781b      	ldrb	r3, [r3, #0]
 8014f1a:	461a      	mov	r2, r3
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	681a      	ldr	r2, [r3, #0]
 8014f24:	89fb      	ldrh	r3, [r7, #14]
 8014f26:	1c59      	adds	r1, r3, #1
 8014f28:	81f9      	strh	r1, [r7, #14]
 8014f2a:	4413      	add	r3, r2
 8014f2c:	781b      	ldrb	r3, [r3, #0]
 8014f2e:	021a      	lsls	r2, r3, #8
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	689b      	ldr	r3, [r3, #8]
 8014f34:	431a      	orrs	r2, r3
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	681a      	ldr	r2, [r3, #0]
 8014f3e:	89fb      	ldrh	r3, [r7, #14]
 8014f40:	1c59      	adds	r1, r3, #1
 8014f42:	81f9      	strh	r1, [r7, #14]
 8014f44:	4413      	add	r3, r2
 8014f46:	781b      	ldrb	r3, [r3, #0]
 8014f48:	041a      	lsls	r2, r3, #16
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	689b      	ldr	r3, [r3, #8]
 8014f4e:	431a      	orrs	r2, r3
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	681a      	ldr	r2, [r3, #0]
 8014f58:	89fb      	ldrh	r3, [r7, #14]
 8014f5a:	1c59      	adds	r1, r3, #1
 8014f5c:	81f9      	strh	r1, [r7, #14]
 8014f5e:	4413      	add	r3, r2
 8014f60:	781b      	ldrb	r3, [r3, #0]
 8014f62:	061a      	lsls	r2, r3, #24
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	689b      	ldr	r3, [r3, #8]
 8014f68:	431a      	orrs	r2, r3
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	681a      	ldr	r2, [r3, #0]
 8014f72:	89fb      	ldrh	r3, [r7, #14]
 8014f74:	1c59      	adds	r1, r3, #1
 8014f76:	81f9      	strh	r1, [r7, #14]
 8014f78:	4413      	add	r3, r2
 8014f7a:	781a      	ldrb	r2, [r3, #0]
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	681a      	ldr	r2, [r3, #0]
 8014f84:	89fb      	ldrh	r3, [r7, #14]
 8014f86:	1c59      	adds	r1, r3, #1
 8014f88:	81f9      	strh	r1, [r7, #14]
 8014f8a:	4413      	add	r3, r2
 8014f8c:	781b      	ldrb	r3, [r3, #0]
 8014f8e:	461a      	mov	r2, r3
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	681a      	ldr	r2, [r3, #0]
 8014f98:	89fb      	ldrh	r3, [r7, #14]
 8014f9a:	1c59      	adds	r1, r3, #1
 8014f9c:	81f9      	strh	r1, [r7, #14]
 8014f9e:	4413      	add	r3, r2
 8014fa0:	781b      	ldrb	r3, [r3, #0]
 8014fa2:	0219      	lsls	r1, r3, #8
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	89db      	ldrh	r3, [r3, #14]
 8014fa8:	b21a      	sxth	r2, r3
 8014faa:	b20b      	sxth	r3, r1
 8014fac:	4313      	orrs	r3, r2
 8014fae:	b21b      	sxth	r3, r3
 8014fb0:	b29a      	uxth	r2, r3
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	f103 0010 	add.w	r0, r3, #16
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	681a      	ldr	r2, [r3, #0]
 8014fc0:	89fb      	ldrh	r3, [r7, #14]
 8014fc2:	18d1      	adds	r1, r2, r3
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	7b1b      	ldrb	r3, [r3, #12]
 8014fc8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014fcc:	b2db      	uxtb	r3, r3
 8014fce:	461a      	mov	r2, r3
 8014fd0:	f005 fa31 	bl	801a436 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	7b1b      	ldrb	r3, [r3, #12]
 8014fd8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014fdc:	b2db      	uxtb	r3, r3
 8014fde:	461a      	mov	r2, r3
 8014fe0:	89fb      	ldrh	r3, [r7, #14]
 8014fe2:	4413      	add	r3, r2
 8014fe4:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	2200      	movs	r2, #0
 8014fea:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	2200      	movs	r2, #0
 8014ff2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	791b      	ldrb	r3, [r3, #4]
 8014ffa:	461a      	mov	r2, r3
 8014ffc:	89fb      	ldrh	r3, [r7, #14]
 8014ffe:	1ad3      	subs	r3, r2, r3
 8015000:	2b04      	cmp	r3, #4
 8015002:	dd27      	ble.n	8015054 <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	681a      	ldr	r2, [r3, #0]
 8015008:	89fb      	ldrh	r3, [r7, #14]
 801500a:	1c59      	adds	r1, r3, #1
 801500c:	81f9      	strh	r1, [r7, #14]
 801500e:	4413      	add	r3, r2
 8015010:	781a      	ldrb	r2, [r3, #0]
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	791a      	ldrb	r2, [r3, #4]
 801501c:	89fb      	ldrh	r3, [r7, #14]
 801501e:	b2db      	uxtb	r3, r3
 8015020:	1ad3      	subs	r3, r2, r3
 8015022:	b2db      	uxtb	r3, r3
 8015024:	3b04      	subs	r3, #4
 8015026:	b2da      	uxtb	r2, r3
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	681a      	ldr	r2, [r3, #0]
 8015036:	89fb      	ldrh	r3, [r7, #14]
 8015038:	18d1      	adds	r1, r2, r3
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015040:	461a      	mov	r2, r3
 8015042:	f005 f9f8 	bl	801a436 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801504c:	461a      	mov	r2, r3
 801504e:	89fb      	ldrh	r3, [r7, #14]
 8015050:	4413      	add	r3, r2
 8015052:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	681a      	ldr	r2, [r3, #0]
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	791b      	ldrb	r3, [r3, #4]
 801505c:	3b04      	subs	r3, #4
 801505e:	4413      	add	r3, r2
 8015060:	781b      	ldrb	r3, [r3, #0]
 8015062:	461a      	mov	r2, r3
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	6819      	ldr	r1, [r3, #0]
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	791b      	ldrb	r3, [r3, #4]
 8015074:	3b03      	subs	r3, #3
 8015076:	440b      	add	r3, r1
 8015078:	781b      	ldrb	r3, [r3, #0]
 801507a:	021b      	lsls	r3, r3, #8
 801507c:	431a      	orrs	r2, r3
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	6819      	ldr	r1, [r3, #0]
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	791b      	ldrb	r3, [r3, #4]
 801508e:	3b02      	subs	r3, #2
 8015090:	440b      	add	r3, r1
 8015092:	781b      	ldrb	r3, [r3, #0]
 8015094:	041b      	lsls	r3, r3, #16
 8015096:	431a      	orrs	r2, r3
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	6819      	ldr	r1, [r3, #0]
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	791b      	ldrb	r3, [r3, #4]
 80150a8:	3b01      	subs	r3, #1
 80150aa:	440b      	add	r3, r1
 80150ac:	781b      	ldrb	r3, [r3, #0]
 80150ae:	061b      	lsls	r3, r3, #24
 80150b0:	431a      	orrs	r2, r3
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80150b6:	2300      	movs	r3, #0
}
 80150b8:	4618      	mov	r0, r3
 80150ba:	3710      	adds	r7, #16
 80150bc:	46bd      	mov	sp, r7
 80150be:	bd80      	pop	{r7, pc}

080150c0 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80150c0:	b580      	push	{r7, lr}
 80150c2:	b084      	sub	sp, #16
 80150c4:	af00      	add	r7, sp, #0
 80150c6:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d003      	beq.n	80150d6 <LoRaMacSerializerJoinRequest+0x16>
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	2b00      	cmp	r3, #0
 80150d4:	d101      	bne.n	80150da <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80150d6:	2301      	movs	r3, #1
 80150d8:	e070      	b.n	80151bc <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80150da:	2300      	movs	r3, #0
 80150dc:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	791b      	ldrb	r3, [r3, #4]
 80150e2:	2b16      	cmp	r3, #22
 80150e4:	d801      	bhi.n	80150ea <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80150e6:	2302      	movs	r3, #2
 80150e8:	e068      	b.n	80151bc <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	681a      	ldr	r2, [r3, #0]
 80150ee:	89fb      	ldrh	r3, [r7, #14]
 80150f0:	1c59      	adds	r1, r3, #1
 80150f2:	81f9      	strh	r1, [r7, #14]
 80150f4:	4413      	add	r3, r2
 80150f6:	687a      	ldr	r2, [r7, #4]
 80150f8:	7952      	ldrb	r2, [r2, #5]
 80150fa:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	681a      	ldr	r2, [r3, #0]
 8015100:	89fb      	ldrh	r3, [r7, #14]
 8015102:	18d0      	adds	r0, r2, r3
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	3306      	adds	r3, #6
 8015108:	2208      	movs	r2, #8
 801510a:	4619      	mov	r1, r3
 801510c:	f005 f9ae 	bl	801a46c <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8015110:	89fb      	ldrh	r3, [r7, #14]
 8015112:	3308      	adds	r3, #8
 8015114:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	681a      	ldr	r2, [r3, #0]
 801511a:	89fb      	ldrh	r3, [r7, #14]
 801511c:	18d0      	adds	r0, r2, r3
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	330e      	adds	r3, #14
 8015122:	2208      	movs	r2, #8
 8015124:	4619      	mov	r1, r3
 8015126:	f005 f9a1 	bl	801a46c <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 801512a:	89fb      	ldrh	r3, [r7, #14]
 801512c:	3308      	adds	r3, #8
 801512e:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	8ad9      	ldrh	r1, [r3, #22]
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	681a      	ldr	r2, [r3, #0]
 8015138:	89fb      	ldrh	r3, [r7, #14]
 801513a:	1c58      	adds	r0, r3, #1
 801513c:	81f8      	strh	r0, [r7, #14]
 801513e:	4413      	add	r3, r2
 8015140:	b2ca      	uxtb	r2, r1
 8015142:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	8adb      	ldrh	r3, [r3, #22]
 8015148:	0a1b      	lsrs	r3, r3, #8
 801514a:	b299      	uxth	r1, r3
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	681a      	ldr	r2, [r3, #0]
 8015150:	89fb      	ldrh	r3, [r7, #14]
 8015152:	1c58      	adds	r0, r3, #1
 8015154:	81f8      	strh	r0, [r7, #14]
 8015156:	4413      	add	r3, r2
 8015158:	b2ca      	uxtb	r2, r1
 801515a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	6999      	ldr	r1, [r3, #24]
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	681a      	ldr	r2, [r3, #0]
 8015164:	89fb      	ldrh	r3, [r7, #14]
 8015166:	1c58      	adds	r0, r3, #1
 8015168:	81f8      	strh	r0, [r7, #14]
 801516a:	4413      	add	r3, r2
 801516c:	b2ca      	uxtb	r2, r1
 801516e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	699b      	ldr	r3, [r3, #24]
 8015174:	0a19      	lsrs	r1, r3, #8
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	681a      	ldr	r2, [r3, #0]
 801517a:	89fb      	ldrh	r3, [r7, #14]
 801517c:	1c58      	adds	r0, r3, #1
 801517e:	81f8      	strh	r0, [r7, #14]
 8015180:	4413      	add	r3, r2
 8015182:	b2ca      	uxtb	r2, r1
 8015184:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	699b      	ldr	r3, [r3, #24]
 801518a:	0c19      	lsrs	r1, r3, #16
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	681a      	ldr	r2, [r3, #0]
 8015190:	89fb      	ldrh	r3, [r7, #14]
 8015192:	1c58      	adds	r0, r3, #1
 8015194:	81f8      	strh	r0, [r7, #14]
 8015196:	4413      	add	r3, r2
 8015198:	b2ca      	uxtb	r2, r1
 801519a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	699b      	ldr	r3, [r3, #24]
 80151a0:	0e19      	lsrs	r1, r3, #24
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	681a      	ldr	r2, [r3, #0]
 80151a6:	89fb      	ldrh	r3, [r7, #14]
 80151a8:	1c58      	adds	r0, r3, #1
 80151aa:	81f8      	strh	r0, [r7, #14]
 80151ac:	4413      	add	r3, r2
 80151ae:	b2ca      	uxtb	r2, r1
 80151b0:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80151b2:	89fb      	ldrh	r3, [r7, #14]
 80151b4:	b2da      	uxtb	r2, r3
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80151ba:	2300      	movs	r3, #0
}
 80151bc:	4618      	mov	r0, r3
 80151be:	3710      	adds	r7, #16
 80151c0:	46bd      	mov	sp, r7
 80151c2:	bd80      	pop	{r7, pc}

080151c4 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80151c4:	b580      	push	{r7, lr}
 80151c6:	b084      	sub	sp, #16
 80151c8:	af00      	add	r7, sp, #0
 80151ca:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	2b00      	cmp	r3, #0
 80151d0:	d003      	beq.n	80151da <LoRaMacSerializerData+0x16>
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	681b      	ldr	r3, [r3, #0]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d101      	bne.n	80151de <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80151da:	2301      	movs	r3, #1
 80151dc:	e0e3      	b.n	80153a6 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 80151de:	2300      	movs	r3, #0
 80151e0:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80151e2:	2308      	movs	r3, #8
 80151e4:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	7b1b      	ldrb	r3, [r3, #12]
 80151ea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80151ee:	b2db      	uxtb	r3, r3
 80151f0:	461a      	mov	r2, r3
 80151f2:	89bb      	ldrh	r3, [r7, #12]
 80151f4:	4413      	add	r3, r2
 80151f6:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d002      	beq.n	8015208 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8015202:	89bb      	ldrh	r3, [r7, #12]
 8015204:	3301      	adds	r3, #1
 8015206:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801520e:	461a      	mov	r2, r3
 8015210:	89bb      	ldrh	r3, [r7, #12]
 8015212:	4413      	add	r3, r2
 8015214:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8015216:	89bb      	ldrh	r3, [r7, #12]
 8015218:	3304      	adds	r3, #4
 801521a:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	791b      	ldrb	r3, [r3, #4]
 8015220:	461a      	mov	r2, r3
 8015222:	89bb      	ldrh	r3, [r7, #12]
 8015224:	4293      	cmp	r3, r2
 8015226:	d901      	bls.n	801522c <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8015228:	2302      	movs	r3, #2
 801522a:	e0bc      	b.n	80153a6 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	681a      	ldr	r2, [r3, #0]
 8015230:	89fb      	ldrh	r3, [r7, #14]
 8015232:	1c59      	adds	r1, r3, #1
 8015234:	81f9      	strh	r1, [r7, #14]
 8015236:	4413      	add	r3, r2
 8015238:	687a      	ldr	r2, [r7, #4]
 801523a:	7952      	ldrb	r2, [r2, #5]
 801523c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	6899      	ldr	r1, [r3, #8]
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	681a      	ldr	r2, [r3, #0]
 8015246:	89fb      	ldrh	r3, [r7, #14]
 8015248:	1c58      	adds	r0, r3, #1
 801524a:	81f8      	strh	r0, [r7, #14]
 801524c:	4413      	add	r3, r2
 801524e:	b2ca      	uxtb	r2, r1
 8015250:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	689b      	ldr	r3, [r3, #8]
 8015256:	0a19      	lsrs	r1, r3, #8
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	681a      	ldr	r2, [r3, #0]
 801525c:	89fb      	ldrh	r3, [r7, #14]
 801525e:	1c58      	adds	r0, r3, #1
 8015260:	81f8      	strh	r0, [r7, #14]
 8015262:	4413      	add	r3, r2
 8015264:	b2ca      	uxtb	r2, r1
 8015266:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	689b      	ldr	r3, [r3, #8]
 801526c:	0c19      	lsrs	r1, r3, #16
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	681a      	ldr	r2, [r3, #0]
 8015272:	89fb      	ldrh	r3, [r7, #14]
 8015274:	1c58      	adds	r0, r3, #1
 8015276:	81f8      	strh	r0, [r7, #14]
 8015278:	4413      	add	r3, r2
 801527a:	b2ca      	uxtb	r2, r1
 801527c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	689b      	ldr	r3, [r3, #8]
 8015282:	0e19      	lsrs	r1, r3, #24
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	681a      	ldr	r2, [r3, #0]
 8015288:	89fb      	ldrh	r3, [r7, #14]
 801528a:	1c58      	adds	r0, r3, #1
 801528c:	81f8      	strh	r0, [r7, #14]
 801528e:	4413      	add	r3, r2
 8015290:	b2ca      	uxtb	r2, r1
 8015292:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	681a      	ldr	r2, [r3, #0]
 8015298:	89fb      	ldrh	r3, [r7, #14]
 801529a:	1c59      	adds	r1, r3, #1
 801529c:	81f9      	strh	r1, [r7, #14]
 801529e:	4413      	add	r3, r2
 80152a0:	687a      	ldr	r2, [r7, #4]
 80152a2:	7b12      	ldrb	r2, [r2, #12]
 80152a4:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	89d9      	ldrh	r1, [r3, #14]
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	681a      	ldr	r2, [r3, #0]
 80152ae:	89fb      	ldrh	r3, [r7, #14]
 80152b0:	1c58      	adds	r0, r3, #1
 80152b2:	81f8      	strh	r0, [r7, #14]
 80152b4:	4413      	add	r3, r2
 80152b6:	b2ca      	uxtb	r2, r1
 80152b8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	89db      	ldrh	r3, [r3, #14]
 80152be:	0a1b      	lsrs	r3, r3, #8
 80152c0:	b299      	uxth	r1, r3
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	681a      	ldr	r2, [r3, #0]
 80152c6:	89fb      	ldrh	r3, [r7, #14]
 80152c8:	1c58      	adds	r0, r3, #1
 80152ca:	81f8      	strh	r0, [r7, #14]
 80152cc:	4413      	add	r3, r2
 80152ce:	b2ca      	uxtb	r2, r1
 80152d0:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	681a      	ldr	r2, [r3, #0]
 80152d6:	89fb      	ldrh	r3, [r7, #14]
 80152d8:	18d0      	adds	r0, r2, r3
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	f103 0110 	add.w	r1, r3, #16
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	7b1b      	ldrb	r3, [r3, #12]
 80152e4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80152e8:	b2db      	uxtb	r3, r3
 80152ea:	461a      	mov	r2, r3
 80152ec:	f005 f8a3 	bl	801a436 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	7b1b      	ldrb	r3, [r3, #12]
 80152f4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80152f8:	b2db      	uxtb	r3, r3
 80152fa:	461a      	mov	r2, r3
 80152fc:	89fb      	ldrh	r3, [r7, #14]
 80152fe:	4413      	add	r3, r2
 8015300:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015308:	2b00      	cmp	r3, #0
 801530a:	d009      	beq.n	8015320 <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	681a      	ldr	r2, [r3, #0]
 8015310:	89fb      	ldrh	r3, [r7, #14]
 8015312:	1c59      	adds	r1, r3, #1
 8015314:	81f9      	strh	r1, [r7, #14]
 8015316:	4413      	add	r3, r2
 8015318:	687a      	ldr	r2, [r7, #4]
 801531a:	f892 2020 	ldrb.w	r2, [r2, #32]
 801531e:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	681a      	ldr	r2, [r3, #0]
 8015324:	89fb      	ldrh	r3, [r7, #14]
 8015326:	18d0      	adds	r0, r2, r3
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015332:	461a      	mov	r2, r3
 8015334:	f005 f87f 	bl	801a436 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801533e:	461a      	mov	r2, r3
 8015340:	89fb      	ldrh	r3, [r7, #14]
 8015342:	4413      	add	r3, r2
 8015344:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	681a      	ldr	r2, [r3, #0]
 801534e:	89fb      	ldrh	r3, [r7, #14]
 8015350:	1c58      	adds	r0, r3, #1
 8015352:	81f8      	strh	r0, [r7, #14]
 8015354:	4413      	add	r3, r2
 8015356:	b2ca      	uxtb	r2, r1
 8015358:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801535e:	0a19      	lsrs	r1, r3, #8
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	681a      	ldr	r2, [r3, #0]
 8015364:	89fb      	ldrh	r3, [r7, #14]
 8015366:	1c58      	adds	r0, r3, #1
 8015368:	81f8      	strh	r0, [r7, #14]
 801536a:	4413      	add	r3, r2
 801536c:	b2ca      	uxtb	r2, r1
 801536e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015374:	0c19      	lsrs	r1, r3, #16
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	681a      	ldr	r2, [r3, #0]
 801537a:	89fb      	ldrh	r3, [r7, #14]
 801537c:	1c58      	adds	r0, r3, #1
 801537e:	81f8      	strh	r0, [r7, #14]
 8015380:	4413      	add	r3, r2
 8015382:	b2ca      	uxtb	r2, r1
 8015384:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801538a:	0e19      	lsrs	r1, r3, #24
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	681a      	ldr	r2, [r3, #0]
 8015390:	89fb      	ldrh	r3, [r7, #14]
 8015392:	1c58      	adds	r0, r3, #1
 8015394:	81f8      	strh	r0, [r7, #14]
 8015396:	4413      	add	r3, r2
 8015398:	b2ca      	uxtb	r2, r1
 801539a:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801539c:	89fb      	ldrh	r3, [r7, #14]
 801539e:	b2da      	uxtb	r2, r3
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80153a4:	2300      	movs	r3, #0
}
 80153a6:	4618      	mov	r0, r3
 80153a8:	3710      	adds	r7, #16
 80153aa:	46bd      	mov	sp, r7
 80153ac:	bd80      	pop	{r7, pc}

080153ae <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 80153ae:	b480      	push	{r7}
 80153b0:	b083      	sub	sp, #12
 80153b2:	af00      	add	r7, sp, #0
 80153b4:	4603      	mov	r3, r0
 80153b6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80153b8:	79fb      	ldrb	r3, [r7, #7]
 80153ba:	2b08      	cmp	r3, #8
 80153bc:	d00a      	beq.n	80153d4 <RegionIsActive+0x26>
 80153be:	2b08      	cmp	r3, #8
 80153c0:	dc0a      	bgt.n	80153d8 <RegionIsActive+0x2a>
 80153c2:	2b01      	cmp	r3, #1
 80153c4:	d002      	beq.n	80153cc <RegionIsActive+0x1e>
 80153c6:	2b05      	cmp	r3, #5
 80153c8:	d002      	beq.n	80153d0 <RegionIsActive+0x22>
 80153ca:	e005      	b.n	80153d8 <RegionIsActive+0x2a>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 80153cc:	2301      	movs	r3, #1
 80153ce:	e004      	b.n	80153da <RegionIsActive+0x2c>
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 80153d0:	2301      	movs	r3, #1
 80153d2:	e002      	b.n	80153da <RegionIsActive+0x2c>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 80153d4:	2301      	movs	r3, #1
 80153d6:	e000      	b.n	80153da <RegionIsActive+0x2c>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80153d8:	2300      	movs	r3, #0
        }
    }
}
 80153da:	4618      	mov	r0, r3
 80153dc:	370c      	adds	r7, #12
 80153de:	46bd      	mov	sp, r7
 80153e0:	bc80      	pop	{r7}
 80153e2:	4770      	bx	lr

080153e4 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80153e4:	b580      	push	{r7, lr}
 80153e6:	b084      	sub	sp, #16
 80153e8:	af00      	add	r7, sp, #0
 80153ea:	4603      	mov	r3, r0
 80153ec:	6039      	str	r1, [r7, #0]
 80153ee:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80153f0:	2300      	movs	r3, #0
 80153f2:	60bb      	str	r3, [r7, #8]
    switch( region )
 80153f4:	79fb      	ldrb	r3, [r7, #7]
 80153f6:	2b08      	cmp	r3, #8
 80153f8:	d012      	beq.n	8015420 <RegionGetPhyParam+0x3c>
 80153fa:	2b08      	cmp	r3, #8
 80153fc:	dc16      	bgt.n	801542c <RegionGetPhyParam+0x48>
 80153fe:	2b01      	cmp	r3, #1
 8015400:	d002      	beq.n	8015408 <RegionGetPhyParam+0x24>
 8015402:	2b05      	cmp	r3, #5
 8015404:	d006      	beq.n	8015414 <RegionGetPhyParam+0x30>
 8015406:	e011      	b.n	801542c <RegionGetPhyParam+0x48>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 8015408:	6838      	ldr	r0, [r7, #0]
 801540a:	f000 fb35 	bl	8015a78 <RegionAU915GetPhyParam>
 801540e:	4603      	mov	r3, r0
 8015410:	60fb      	str	r3, [r7, #12]
 8015412:	e00d      	b.n	8015430 <RegionGetPhyParam+0x4c>
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8015414:	6838      	ldr	r0, [r7, #0]
 8015416:	f002 fcf1 	bl	8017dfc <RegionEU868GetPhyParam>
 801541a:	4603      	mov	r3, r0
 801541c:	60fb      	str	r3, [r7, #12]
 801541e:	e007      	b.n	8015430 <RegionGetPhyParam+0x4c>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8015420:	6838      	ldr	r0, [r7, #0]
 8015422:	f003 fe71 	bl	8019108 <RegionUS915GetPhyParam>
 8015426:	4603      	mov	r3, r0
 8015428:	60fb      	str	r3, [r7, #12]
 801542a:	e001      	b.n	8015430 <RegionGetPhyParam+0x4c>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801542c:	68bb      	ldr	r3, [r7, #8]
 801542e:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8015430:	68fb      	ldr	r3, [r7, #12]
 8015432:	4618      	mov	r0, r3
 8015434:	3710      	adds	r7, #16
 8015436:	46bd      	mov	sp, r7
 8015438:	bd80      	pop	{r7, pc}

0801543a <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 801543a:	b580      	push	{r7, lr}
 801543c:	b082      	sub	sp, #8
 801543e:	af00      	add	r7, sp, #0
 8015440:	4603      	mov	r3, r0
 8015442:	6039      	str	r1, [r7, #0]
 8015444:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015446:	79fb      	ldrb	r3, [r7, #7]
 8015448:	2b08      	cmp	r3, #8
 801544a:	d00e      	beq.n	801546a <RegionSetBandTxDone+0x30>
 801544c:	2b08      	cmp	r3, #8
 801544e:	dc10      	bgt.n	8015472 <RegionSetBandTxDone+0x38>
 8015450:	2b01      	cmp	r3, #1
 8015452:	d002      	beq.n	801545a <RegionSetBandTxDone+0x20>
 8015454:	2b05      	cmp	r3, #5
 8015456:	d004      	beq.n	8015462 <RegionSetBandTxDone+0x28>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8015458:	e00b      	b.n	8015472 <RegionSetBandTxDone+0x38>
        AU915_SET_BAND_TX_DONE( );
 801545a:	6838      	ldr	r0, [r7, #0]
 801545c:	f000 fc9a 	bl	8015d94 <RegionAU915SetBandTxDone>
 8015460:	e008      	b.n	8015474 <RegionSetBandTxDone+0x3a>
        EU868_SET_BAND_TX_DONE( );
 8015462:	6838      	ldr	r0, [r7, #0]
 8015464:	f002 fe10 	bl	8018088 <RegionEU868SetBandTxDone>
 8015468:	e004      	b.n	8015474 <RegionSetBandTxDone+0x3a>
        US915_SET_BAND_TX_DONE( );
 801546a:	6838      	ldr	r0, [r7, #0]
 801546c:	f003 ffa8 	bl	80193c0 <RegionUS915SetBandTxDone>
 8015470:	e000      	b.n	8015474 <RegionSetBandTxDone+0x3a>
            return;
 8015472:	bf00      	nop
        }
    }
}
 8015474:	3708      	adds	r7, #8
 8015476:	46bd      	mov	sp, r7
 8015478:	bd80      	pop	{r7, pc}

0801547a <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801547a:	b580      	push	{r7, lr}
 801547c:	b082      	sub	sp, #8
 801547e:	af00      	add	r7, sp, #0
 8015480:	4603      	mov	r3, r0
 8015482:	6039      	str	r1, [r7, #0]
 8015484:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015486:	79fb      	ldrb	r3, [r7, #7]
 8015488:	2b08      	cmp	r3, #8
 801548a:	d00e      	beq.n	80154aa <RegionInitDefaults+0x30>
 801548c:	2b08      	cmp	r3, #8
 801548e:	dc10      	bgt.n	80154b2 <RegionInitDefaults+0x38>
 8015490:	2b01      	cmp	r3, #1
 8015492:	d002      	beq.n	801549a <RegionInitDefaults+0x20>
 8015494:	2b05      	cmp	r3, #5
 8015496:	d004      	beq.n	80154a2 <RegionInitDefaults+0x28>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015498:	e00b      	b.n	80154b2 <RegionInitDefaults+0x38>
        AU915_INIT_DEFAULTS( );
 801549a:	6838      	ldr	r0, [r7, #0]
 801549c:	f000 fca6 	bl	8015dec <RegionAU915InitDefaults>
 80154a0:	e008      	b.n	80154b4 <RegionInitDefaults+0x3a>
        EU868_INIT_DEFAULTS( );
 80154a2:	6838      	ldr	r0, [r7, #0]
 80154a4:	f002 fe1c 	bl	80180e0 <RegionEU868InitDefaults>
 80154a8:	e004      	b.n	80154b4 <RegionInitDefaults+0x3a>
        US915_INIT_DEFAULTS( );
 80154aa:	6838      	ldr	r0, [r7, #0]
 80154ac:	f003 ffb4 	bl	8019418 <RegionUS915InitDefaults>
 80154b0:	e000      	b.n	80154b4 <RegionInitDefaults+0x3a>
            break;
 80154b2:	bf00      	nop
        }
    }
}
 80154b4:	bf00      	nop
 80154b6:	3708      	adds	r7, #8
 80154b8:	46bd      	mov	sp, r7
 80154ba:	bd80      	pop	{r7, pc}

080154bc <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80154bc:	b580      	push	{r7, lr}
 80154be:	b082      	sub	sp, #8
 80154c0:	af00      	add	r7, sp, #0
 80154c2:	4603      	mov	r3, r0
 80154c4:	6039      	str	r1, [r7, #0]
 80154c6:	71fb      	strb	r3, [r7, #7]
 80154c8:	4613      	mov	r3, r2
 80154ca:	71bb      	strb	r3, [r7, #6]
    switch( region )
 80154cc:	79fb      	ldrb	r3, [r7, #7]
 80154ce:	2b08      	cmp	r3, #8
 80154d0:	d014      	beq.n	80154fc <RegionVerify+0x40>
 80154d2:	2b08      	cmp	r3, #8
 80154d4:	dc19      	bgt.n	801550a <RegionVerify+0x4e>
 80154d6:	2b01      	cmp	r3, #1
 80154d8:	d002      	beq.n	80154e0 <RegionVerify+0x24>
 80154da:	2b05      	cmp	r3, #5
 80154dc:	d007      	beq.n	80154ee <RegionVerify+0x32>
 80154de:	e014      	b.n	801550a <RegionVerify+0x4e>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 80154e0:	79bb      	ldrb	r3, [r7, #6]
 80154e2:	4619      	mov	r1, r3
 80154e4:	6838      	ldr	r0, [r7, #0]
 80154e6:	f000 fdb3 	bl	8016050 <RegionAU915Verify>
 80154ea:	4603      	mov	r3, r0
 80154ec:	e00e      	b.n	801550c <RegionVerify+0x50>
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 80154ee:	79bb      	ldrb	r3, [r7, #6]
 80154f0:	4619      	mov	r1, r3
 80154f2:	6838      	ldr	r0, [r7, #0]
 80154f4:	f002 fe92 	bl	801821c <RegionEU868Verify>
 80154f8:	4603      	mov	r3, r0
 80154fa:	e007      	b.n	801550c <RegionVerify+0x50>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 80154fc:	79bb      	ldrb	r3, [r7, #6]
 80154fe:	4619      	mov	r1, r3
 8015500:	6838      	ldr	r0, [r7, #0]
 8015502:	f004 f8bb 	bl	801967c <RegionUS915Verify>
 8015506:	4603      	mov	r3, r0
 8015508:	e000      	b.n	801550c <RegionVerify+0x50>
        RU864_VERIFY( );
        default:
        {
            return false;
 801550a:	2300      	movs	r3, #0
        }
    }
}
 801550c:	4618      	mov	r0, r3
 801550e:	3708      	adds	r7, #8
 8015510:	46bd      	mov	sp, r7
 8015512:	bd80      	pop	{r7, pc}

08015514 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8015514:	b580      	push	{r7, lr}
 8015516:	b082      	sub	sp, #8
 8015518:	af00      	add	r7, sp, #0
 801551a:	4603      	mov	r3, r0
 801551c:	6039      	str	r1, [r7, #0]
 801551e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015520:	79fb      	ldrb	r3, [r7, #7]
 8015522:	2b08      	cmp	r3, #8
 8015524:	d00e      	beq.n	8015544 <RegionApplyCFList+0x30>
 8015526:	2b08      	cmp	r3, #8
 8015528:	dc10      	bgt.n	801554c <RegionApplyCFList+0x38>
 801552a:	2b01      	cmp	r3, #1
 801552c:	d002      	beq.n	8015534 <RegionApplyCFList+0x20>
 801552e:	2b05      	cmp	r3, #5
 8015530:	d004      	beq.n	801553c <RegionApplyCFList+0x28>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8015532:	e00b      	b.n	801554c <RegionApplyCFList+0x38>
        AU915_APPLY_CF_LIST( );
 8015534:	6838      	ldr	r0, [r7, #0]
 8015536:	f000 fe19 	bl	801616c <RegionAU915ApplyCFList>
 801553a:	e008      	b.n	801554e <RegionApplyCFList+0x3a>
        EU868_APPLY_CF_LIST( );
 801553c:	6838      	ldr	r0, [r7, #0]
 801553e:	f002 fee9 	bl	8018314 <RegionEU868ApplyCFList>
 8015542:	e004      	b.n	801554e <RegionApplyCFList+0x3a>
        US915_APPLY_CF_LIST( );
 8015544:	6838      	ldr	r0, [r7, #0]
 8015546:	f004 f90f 	bl	8019768 <RegionUS915ApplyCFList>
 801554a:	e000      	b.n	801554e <RegionApplyCFList+0x3a>
            break;
 801554c:	bf00      	nop
        }
    }
}
 801554e:	bf00      	nop
 8015550:	3708      	adds	r7, #8
 8015552:	46bd      	mov	sp, r7
 8015554:	bd80      	pop	{r7, pc}

08015556 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8015556:	b580      	push	{r7, lr}
 8015558:	b082      	sub	sp, #8
 801555a:	af00      	add	r7, sp, #0
 801555c:	4603      	mov	r3, r0
 801555e:	6039      	str	r1, [r7, #0]
 8015560:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015562:	79fb      	ldrb	r3, [r7, #7]
 8015564:	2b08      	cmp	r3, #8
 8015566:	d010      	beq.n	801558a <RegionChanMaskSet+0x34>
 8015568:	2b08      	cmp	r3, #8
 801556a:	dc13      	bgt.n	8015594 <RegionChanMaskSet+0x3e>
 801556c:	2b01      	cmp	r3, #1
 801556e:	d002      	beq.n	8015576 <RegionChanMaskSet+0x20>
 8015570:	2b05      	cmp	r3, #5
 8015572:	d005      	beq.n	8015580 <RegionChanMaskSet+0x2a>
 8015574:	e00e      	b.n	8015594 <RegionChanMaskSet+0x3e>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 8015576:	6838      	ldr	r0, [r7, #0]
 8015578:	f000 fe6a 	bl	8016250 <RegionAU915ChanMaskSet>
 801557c:	4603      	mov	r3, r0
 801557e:	e00a      	b.n	8015596 <RegionChanMaskSet+0x40>
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8015580:	6838      	ldr	r0, [r7, #0]
 8015582:	f002 ff3b 	bl	80183fc <RegionEU868ChanMaskSet>
 8015586:	4603      	mov	r3, r0
 8015588:	e005      	b.n	8015596 <RegionChanMaskSet+0x40>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 801558a:	6838      	ldr	r0, [r7, #0]
 801558c:	f004 f95e 	bl	801984c <RegionUS915ChanMaskSet>
 8015590:	4603      	mov	r3, r0
 8015592:	e000      	b.n	8015596 <RegionChanMaskSet+0x40>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8015594:	2300      	movs	r3, #0
        }
    }
}
 8015596:	4618      	mov	r0, r3
 8015598:	3708      	adds	r7, #8
 801559a:	46bd      	mov	sp, r7
 801559c:	bd80      	pop	{r7, pc}

0801559e <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801559e:	b580      	push	{r7, lr}
 80155a0:	b082      	sub	sp, #8
 80155a2:	af00      	add	r7, sp, #0
 80155a4:	603b      	str	r3, [r7, #0]
 80155a6:	4603      	mov	r3, r0
 80155a8:	71fb      	strb	r3, [r7, #7]
 80155aa:	460b      	mov	r3, r1
 80155ac:	71bb      	strb	r3, [r7, #6]
 80155ae:	4613      	mov	r3, r2
 80155b0:	717b      	strb	r3, [r7, #5]
    switch( region )
 80155b2:	79fb      	ldrb	r3, [r7, #7]
 80155b4:	2b08      	cmp	r3, #8
 80155b6:	d016      	beq.n	80155e6 <RegionComputeRxWindowParameters+0x48>
 80155b8:	2b08      	cmp	r3, #8
 80155ba:	dc1c      	bgt.n	80155f6 <RegionComputeRxWindowParameters+0x58>
 80155bc:	2b01      	cmp	r3, #1
 80155be:	d002      	beq.n	80155c6 <RegionComputeRxWindowParameters+0x28>
 80155c0:	2b05      	cmp	r3, #5
 80155c2:	d008      	beq.n	80155d6 <RegionComputeRxWindowParameters+0x38>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80155c4:	e017      	b.n	80155f6 <RegionComputeRxWindowParameters+0x58>
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80155c6:	7979      	ldrb	r1, [r7, #5]
 80155c8:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80155cc:	693b      	ldr	r3, [r7, #16]
 80155ce:	683a      	ldr	r2, [r7, #0]
 80155d0:	f000 fe96 	bl	8016300 <RegionAU915ComputeRxWindowParameters>
 80155d4:	e010      	b.n	80155f8 <RegionComputeRxWindowParameters+0x5a>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 80155d6:	7979      	ldrb	r1, [r7, #5]
 80155d8:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80155dc:	693b      	ldr	r3, [r7, #16]
 80155de:	683a      	ldr	r2, [r7, #0]
 80155e0:	f002 ff36 	bl	8018450 <RegionEU868ComputeRxWindowParameters>
 80155e4:	e008      	b.n	80155f8 <RegionComputeRxWindowParameters+0x5a>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80155e6:	7979      	ldrb	r1, [r7, #5]
 80155e8:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80155ec:	693b      	ldr	r3, [r7, #16]
 80155ee:	683a      	ldr	r2, [r7, #0]
 80155f0:	f004 f994 	bl	801991c <RegionUS915ComputeRxWindowParameters>
 80155f4:	e000      	b.n	80155f8 <RegionComputeRxWindowParameters+0x5a>
            break;
 80155f6:	bf00      	nop
        }
    }
}
 80155f8:	bf00      	nop
 80155fa:	3708      	adds	r7, #8
 80155fc:	46bd      	mov	sp, r7
 80155fe:	bd80      	pop	{r7, pc}

08015600 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8015600:	b580      	push	{r7, lr}
 8015602:	b084      	sub	sp, #16
 8015604:	af00      	add	r7, sp, #0
 8015606:	4603      	mov	r3, r0
 8015608:	60b9      	str	r1, [r7, #8]
 801560a:	607a      	str	r2, [r7, #4]
 801560c:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801560e:	7bfb      	ldrb	r3, [r7, #15]
 8015610:	2b08      	cmp	r3, #8
 8015612:	d012      	beq.n	801563a <RegionRxConfig+0x3a>
 8015614:	2b08      	cmp	r3, #8
 8015616:	dc16      	bgt.n	8015646 <RegionRxConfig+0x46>
 8015618:	2b01      	cmp	r3, #1
 801561a:	d002      	beq.n	8015622 <RegionRxConfig+0x22>
 801561c:	2b05      	cmp	r3, #5
 801561e:	d006      	beq.n	801562e <RegionRxConfig+0x2e>
 8015620:	e011      	b.n	8015646 <RegionRxConfig+0x46>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 8015622:	6879      	ldr	r1, [r7, #4]
 8015624:	68b8      	ldr	r0, [r7, #8]
 8015626:	f000 feb5 	bl	8016394 <RegionAU915RxConfig>
 801562a:	4603      	mov	r3, r0
 801562c:	e00c      	b.n	8015648 <RegionRxConfig+0x48>
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 801562e:	6879      	ldr	r1, [r7, #4]
 8015630:	68b8      	ldr	r0, [r7, #8]
 8015632:	f002 ff67 	bl	8018504 <RegionEU868RxConfig>
 8015636:	4603      	mov	r3, r0
 8015638:	e006      	b.n	8015648 <RegionRxConfig+0x48>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 801563a:	6879      	ldr	r1, [r7, #4]
 801563c:	68b8      	ldr	r0, [r7, #8]
 801563e:	f004 f9b7 	bl	80199b0 <RegionUS915RxConfig>
 8015642:	4603      	mov	r3, r0
 8015644:	e000      	b.n	8015648 <RegionRxConfig+0x48>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8015646:	2300      	movs	r3, #0
        }
    }
}
 8015648:	4618      	mov	r0, r3
 801564a:	3710      	adds	r7, #16
 801564c:	46bd      	mov	sp, r7
 801564e:	bd80      	pop	{r7, pc}

08015650 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015650:	b580      	push	{r7, lr}
 8015652:	b084      	sub	sp, #16
 8015654:	af00      	add	r7, sp, #0
 8015656:	60b9      	str	r1, [r7, #8]
 8015658:	607a      	str	r2, [r7, #4]
 801565a:	603b      	str	r3, [r7, #0]
 801565c:	4603      	mov	r3, r0
 801565e:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015660:	7bfb      	ldrb	r3, [r7, #15]
 8015662:	2b08      	cmp	r3, #8
 8015664:	d014      	beq.n	8015690 <RegionTxConfig+0x40>
 8015666:	2b08      	cmp	r3, #8
 8015668:	dc19      	bgt.n	801569e <RegionTxConfig+0x4e>
 801566a:	2b01      	cmp	r3, #1
 801566c:	d002      	beq.n	8015674 <RegionTxConfig+0x24>
 801566e:	2b05      	cmp	r3, #5
 8015670:	d007      	beq.n	8015682 <RegionTxConfig+0x32>
 8015672:	e014      	b.n	801569e <RegionTxConfig+0x4e>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 8015674:	683a      	ldr	r2, [r7, #0]
 8015676:	6879      	ldr	r1, [r7, #4]
 8015678:	68b8      	ldr	r0, [r7, #8]
 801567a:	f000 ff0f 	bl	801649c <RegionAU915TxConfig>
 801567e:	4603      	mov	r3, r0
 8015680:	e00e      	b.n	80156a0 <RegionTxConfig+0x50>
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8015682:	683a      	ldr	r2, [r7, #0]
 8015684:	6879      	ldr	r1, [r7, #4]
 8015686:	68b8      	ldr	r0, [r7, #8]
 8015688:	f003 f80c 	bl	80186a4 <RegionEU868TxConfig>
 801568c:	4603      	mov	r3, r0
 801568e:	e007      	b.n	80156a0 <RegionTxConfig+0x50>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8015690:	683a      	ldr	r2, [r7, #0]
 8015692:	6879      	ldr	r1, [r7, #4]
 8015694:	68b8      	ldr	r0, [r7, #8]
 8015696:	f004 fa0f 	bl	8019ab8 <RegionUS915TxConfig>
 801569a:	4603      	mov	r3, r0
 801569c:	e000      	b.n	80156a0 <RegionTxConfig+0x50>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 801569e:	2300      	movs	r3, #0
        }
    }
}
 80156a0:	4618      	mov	r0, r3
 80156a2:	3710      	adds	r7, #16
 80156a4:	46bd      	mov	sp, r7
 80156a6:	bd80      	pop	{r7, pc}

080156a8 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80156a8:	b580      	push	{r7, lr}
 80156aa:	b086      	sub	sp, #24
 80156ac:	af02      	add	r7, sp, #8
 80156ae:	60b9      	str	r1, [r7, #8]
 80156b0:	607a      	str	r2, [r7, #4]
 80156b2:	603b      	str	r3, [r7, #0]
 80156b4:	4603      	mov	r3, r0
 80156b6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80156b8:	7bfb      	ldrb	r3, [r7, #15]
 80156ba:	2b08      	cmp	r3, #8
 80156bc:	d01a      	beq.n	80156f4 <RegionLinkAdrReq+0x4c>
 80156be:	2b08      	cmp	r3, #8
 80156c0:	dc22      	bgt.n	8015708 <RegionLinkAdrReq+0x60>
 80156c2:	2b01      	cmp	r3, #1
 80156c4:	d002      	beq.n	80156cc <RegionLinkAdrReq+0x24>
 80156c6:	2b05      	cmp	r3, #5
 80156c8:	d00a      	beq.n	80156e0 <RegionLinkAdrReq+0x38>
 80156ca:	e01d      	b.n	8015708 <RegionLinkAdrReq+0x60>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 80156cc:	69fb      	ldr	r3, [r7, #28]
 80156ce:	9300      	str	r3, [sp, #0]
 80156d0:	69bb      	ldr	r3, [r7, #24]
 80156d2:	683a      	ldr	r2, [r7, #0]
 80156d4:	6879      	ldr	r1, [r7, #4]
 80156d6:	68b8      	ldr	r0, [r7, #8]
 80156d8:	f000 ff84 	bl	80165e4 <RegionAU915LinkAdrReq>
 80156dc:	4603      	mov	r3, r0
 80156de:	e014      	b.n	801570a <RegionLinkAdrReq+0x62>
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 80156e0:	69fb      	ldr	r3, [r7, #28]
 80156e2:	9300      	str	r3, [sp, #0]
 80156e4:	69bb      	ldr	r3, [r7, #24]
 80156e6:	683a      	ldr	r2, [r7, #0]
 80156e8:	6879      	ldr	r1, [r7, #4]
 80156ea:	68b8      	ldr	r0, [r7, #8]
 80156ec:	f003 f8aa 	bl	8018844 <RegionEU868LinkAdrReq>
 80156f0:	4603      	mov	r3, r0
 80156f2:	e00a      	b.n	801570a <RegionLinkAdrReq+0x62>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 80156f4:	69fb      	ldr	r3, [r7, #28]
 80156f6:	9300      	str	r3, [sp, #0]
 80156f8:	69bb      	ldr	r3, [r7, #24]
 80156fa:	683a      	ldr	r2, [r7, #0]
 80156fc:	6879      	ldr	r1, [r7, #4]
 80156fe:	68b8      	ldr	r0, [r7, #8]
 8015700:	f004 fa84 	bl	8019c0c <RegionUS915LinkAdrReq>
 8015704:	4603      	mov	r3, r0
 8015706:	e000      	b.n	801570a <RegionLinkAdrReq+0x62>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8015708:	2300      	movs	r3, #0
        }
    }
}
 801570a:	4618      	mov	r0, r3
 801570c:	3710      	adds	r7, #16
 801570e:	46bd      	mov	sp, r7
 8015710:	bd80      	pop	{r7, pc}

08015712 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015712:	b580      	push	{r7, lr}
 8015714:	b082      	sub	sp, #8
 8015716:	af00      	add	r7, sp, #0
 8015718:	4603      	mov	r3, r0
 801571a:	6039      	str	r1, [r7, #0]
 801571c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801571e:	79fb      	ldrb	r3, [r7, #7]
 8015720:	2b08      	cmp	r3, #8
 8015722:	d010      	beq.n	8015746 <RegionRxParamSetupReq+0x34>
 8015724:	2b08      	cmp	r3, #8
 8015726:	dc13      	bgt.n	8015750 <RegionRxParamSetupReq+0x3e>
 8015728:	2b01      	cmp	r3, #1
 801572a:	d002      	beq.n	8015732 <RegionRxParamSetupReq+0x20>
 801572c:	2b05      	cmp	r3, #5
 801572e:	d005      	beq.n	801573c <RegionRxParamSetupReq+0x2a>
 8015730:	e00e      	b.n	8015750 <RegionRxParamSetupReq+0x3e>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 8015732:	6838      	ldr	r0, [r7, #0]
 8015734:	f001 f970 	bl	8016a18 <RegionAU915RxParamSetupReq>
 8015738:	4603      	mov	r3, r0
 801573a:	e00a      	b.n	8015752 <RegionRxParamSetupReq+0x40>
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 801573c:	6838      	ldr	r0, [r7, #0]
 801573e:	f003 f9a3 	bl	8018a88 <RegionEU868RxParamSetupReq>
 8015742:	4603      	mov	r3, r0
 8015744:	e005      	b.n	8015752 <RegionRxParamSetupReq+0x40>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8015746:	6838      	ldr	r0, [r7, #0]
 8015748:	f004 fc7a 	bl	801a040 <RegionUS915RxParamSetupReq>
 801574c:	4603      	mov	r3, r0
 801574e:	e000      	b.n	8015752 <RegionRxParamSetupReq+0x40>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015750:	2300      	movs	r3, #0
        }
    }
}
 8015752:	4618      	mov	r0, r3
 8015754:	3708      	adds	r7, #8
 8015756:	46bd      	mov	sp, r7
 8015758:	bd80      	pop	{r7, pc}

0801575a <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 801575a:	b580      	push	{r7, lr}
 801575c:	b082      	sub	sp, #8
 801575e:	af00      	add	r7, sp, #0
 8015760:	4603      	mov	r3, r0
 8015762:	6039      	str	r1, [r7, #0]
 8015764:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015766:	79fb      	ldrb	r3, [r7, #7]
 8015768:	2b08      	cmp	r3, #8
 801576a:	d010      	beq.n	801578e <RegionNewChannelReq+0x34>
 801576c:	2b08      	cmp	r3, #8
 801576e:	dc13      	bgt.n	8015798 <RegionNewChannelReq+0x3e>
 8015770:	2b01      	cmp	r3, #1
 8015772:	d002      	beq.n	801577a <RegionNewChannelReq+0x20>
 8015774:	2b05      	cmp	r3, #5
 8015776:	d005      	beq.n	8015784 <RegionNewChannelReq+0x2a>
 8015778:	e00e      	b.n	8015798 <RegionNewChannelReq+0x3e>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 801577a:	6838      	ldr	r0, [r7, #0]
 801577c:	f001 f992 	bl	8016aa4 <RegionAU915NewChannelReq>
 8015780:	4603      	mov	r3, r0
 8015782:	e00a      	b.n	801579a <RegionNewChannelReq+0x40>
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8015784:	6838      	ldr	r0, [r7, #0]
 8015786:	f003 f9bd 	bl	8018b04 <RegionEU868NewChannelReq>
 801578a:	4603      	mov	r3, r0
 801578c:	e005      	b.n	801579a <RegionNewChannelReq+0x40>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 801578e:	6838      	ldr	r0, [r7, #0]
 8015790:	f004 fca2 	bl	801a0d8 <RegionUS915NewChannelReq>
 8015794:	4603      	mov	r3, r0
 8015796:	e000      	b.n	801579a <RegionNewChannelReq+0x40>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015798:	2300      	movs	r3, #0
        }
    }
}
 801579a:	4618      	mov	r0, r3
 801579c:	3708      	adds	r7, #8
 801579e:	46bd      	mov	sp, r7
 80157a0:	bd80      	pop	{r7, pc}

080157a2 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80157a2:	b580      	push	{r7, lr}
 80157a4:	b082      	sub	sp, #8
 80157a6:	af00      	add	r7, sp, #0
 80157a8:	4603      	mov	r3, r0
 80157aa:	6039      	str	r1, [r7, #0]
 80157ac:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80157ae:	79fb      	ldrb	r3, [r7, #7]
 80157b0:	2b08      	cmp	r3, #8
 80157b2:	d010      	beq.n	80157d6 <RegionTxParamSetupReq+0x34>
 80157b4:	2b08      	cmp	r3, #8
 80157b6:	dc13      	bgt.n	80157e0 <RegionTxParamSetupReq+0x3e>
 80157b8:	2b01      	cmp	r3, #1
 80157ba:	d002      	beq.n	80157c2 <RegionTxParamSetupReq+0x20>
 80157bc:	2b05      	cmp	r3, #5
 80157be:	d005      	beq.n	80157cc <RegionTxParamSetupReq+0x2a>
 80157c0:	e00e      	b.n	80157e0 <RegionTxParamSetupReq+0x3e>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 80157c2:	6838      	ldr	r0, [r7, #0]
 80157c4:	f001 f979 	bl	8016aba <RegionAU915TxParamSetupReq>
 80157c8:	4603      	mov	r3, r0
 80157ca:	e00a      	b.n	80157e2 <RegionTxParamSetupReq+0x40>
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 80157cc:	6838      	ldr	r0, [r7, #0]
 80157ce:	f003 f9f7 	bl	8018bc0 <RegionEU868TxParamSetupReq>
 80157d2:	4603      	mov	r3, r0
 80157d4:	e005      	b.n	80157e2 <RegionTxParamSetupReq+0x40>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 80157d6:	6838      	ldr	r0, [r7, #0]
 80157d8:	f004 fc89 	bl	801a0ee <RegionUS915TxParamSetupReq>
 80157dc:	4603      	mov	r3, r0
 80157de:	e000      	b.n	80157e2 <RegionTxParamSetupReq+0x40>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80157e0:	2300      	movs	r3, #0
        }
    }
}
 80157e2:	4618      	mov	r0, r3
 80157e4:	3708      	adds	r7, #8
 80157e6:	46bd      	mov	sp, r7
 80157e8:	bd80      	pop	{r7, pc}

080157ea <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 80157ea:	b580      	push	{r7, lr}
 80157ec:	b082      	sub	sp, #8
 80157ee:	af00      	add	r7, sp, #0
 80157f0:	4603      	mov	r3, r0
 80157f2:	6039      	str	r1, [r7, #0]
 80157f4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80157f6:	79fb      	ldrb	r3, [r7, #7]
 80157f8:	2b08      	cmp	r3, #8
 80157fa:	d010      	beq.n	801581e <RegionDlChannelReq+0x34>
 80157fc:	2b08      	cmp	r3, #8
 80157fe:	dc13      	bgt.n	8015828 <RegionDlChannelReq+0x3e>
 8015800:	2b01      	cmp	r3, #1
 8015802:	d002      	beq.n	801580a <RegionDlChannelReq+0x20>
 8015804:	2b05      	cmp	r3, #5
 8015806:	d005      	beq.n	8015814 <RegionDlChannelReq+0x2a>
 8015808:	e00e      	b.n	8015828 <RegionDlChannelReq+0x3e>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 801580a:	6838      	ldr	r0, [r7, #0]
 801580c:	f001 f95f 	bl	8016ace <RegionAU915DlChannelReq>
 8015810:	4603      	mov	r3, r0
 8015812:	e00a      	b.n	801582a <RegionDlChannelReq+0x40>
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8015814:	6838      	ldr	r0, [r7, #0]
 8015816:	f003 f9df 	bl	8018bd8 <RegionEU868DlChannelReq>
 801581a:	4603      	mov	r3, r0
 801581c:	e005      	b.n	801582a <RegionDlChannelReq+0x40>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 801581e:	6838      	ldr	r0, [r7, #0]
 8015820:	f004 fc70 	bl	801a104 <RegionUS915DlChannelReq>
 8015824:	4603      	mov	r3, r0
 8015826:	e000      	b.n	801582a <RegionDlChannelReq+0x40>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015828:	2300      	movs	r3, #0
        }
    }
}
 801582a:	4618      	mov	r0, r3
 801582c:	3708      	adds	r7, #8
 801582e:	46bd      	mov	sp, r7
 8015830:	bd80      	pop	{r7, pc}

08015832 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8015832:	b580      	push	{r7, lr}
 8015834:	b082      	sub	sp, #8
 8015836:	af00      	add	r7, sp, #0
 8015838:	4603      	mov	r3, r0
 801583a:	71fb      	strb	r3, [r7, #7]
 801583c:	460b      	mov	r3, r1
 801583e:	71bb      	strb	r3, [r7, #6]
 8015840:	4613      	mov	r3, r2
 8015842:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015844:	79fb      	ldrb	r3, [r7, #7]
 8015846:	2b08      	cmp	r3, #8
 8015848:	d018      	beq.n	801587c <RegionAlternateDr+0x4a>
 801584a:	2b08      	cmp	r3, #8
 801584c:	dc1f      	bgt.n	801588e <RegionAlternateDr+0x5c>
 801584e:	2b01      	cmp	r3, #1
 8015850:	d002      	beq.n	8015858 <RegionAlternateDr+0x26>
 8015852:	2b05      	cmp	r3, #5
 8015854:	d009      	beq.n	801586a <RegionAlternateDr+0x38>
 8015856:	e01a      	b.n	801588e <RegionAlternateDr+0x5c>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 8015858:	797a      	ldrb	r2, [r7, #5]
 801585a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801585e:	4611      	mov	r1, r2
 8015860:	4618      	mov	r0, r3
 8015862:	f001 f93f 	bl	8016ae4 <RegionAU915AlternateDr>
 8015866:	4603      	mov	r3, r0
 8015868:	e012      	b.n	8015890 <RegionAlternateDr+0x5e>
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 801586a:	797a      	ldrb	r2, [r7, #5]
 801586c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015870:	4611      	mov	r1, r2
 8015872:	4618      	mov	r0, r3
 8015874:	f003 f9fa 	bl	8018c6c <RegionEU868AlternateDr>
 8015878:	4603      	mov	r3, r0
 801587a:	e009      	b.n	8015890 <RegionAlternateDr+0x5e>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 801587c:	797a      	ldrb	r2, [r7, #5]
 801587e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015882:	4611      	mov	r1, r2
 8015884:	4618      	mov	r0, r3
 8015886:	f004 fc49 	bl	801a11c <RegionUS915AlternateDr>
 801588a:	4603      	mov	r3, r0
 801588c:	e000      	b.n	8015890 <RegionAlternateDr+0x5e>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 801588e:	2300      	movs	r3, #0
        }
    }
}
 8015890:	4618      	mov	r0, r3
 8015892:	3708      	adds	r7, #8
 8015894:	46bd      	mov	sp, r7
 8015896:	bd80      	pop	{r7, pc}

08015898 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015898:	b580      	push	{r7, lr}
 801589a:	b084      	sub	sp, #16
 801589c:	af00      	add	r7, sp, #0
 801589e:	60b9      	str	r1, [r7, #8]
 80158a0:	607a      	str	r2, [r7, #4]
 80158a2:	603b      	str	r3, [r7, #0]
 80158a4:	4603      	mov	r3, r0
 80158a6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80158a8:	7bfb      	ldrb	r3, [r7, #15]
 80158aa:	2b08      	cmp	r3, #8
 80158ac:	d016      	beq.n	80158dc <RegionNextChannel+0x44>
 80158ae:	2b08      	cmp	r3, #8
 80158b0:	dc1c      	bgt.n	80158ec <RegionNextChannel+0x54>
 80158b2:	2b01      	cmp	r3, #1
 80158b4:	d002      	beq.n	80158bc <RegionNextChannel+0x24>
 80158b6:	2b05      	cmp	r3, #5
 80158b8:	d008      	beq.n	80158cc <RegionNextChannel+0x34>
 80158ba:	e017      	b.n	80158ec <RegionNextChannel+0x54>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 80158bc:	69bb      	ldr	r3, [r7, #24]
 80158be:	683a      	ldr	r2, [r7, #0]
 80158c0:	6879      	ldr	r1, [r7, #4]
 80158c2:	68b8      	ldr	r0, [r7, #8]
 80158c4:	f001 f944 	bl	8016b50 <RegionAU915NextChannel>
 80158c8:	4603      	mov	r3, r0
 80158ca:	e010      	b.n	80158ee <RegionNextChannel+0x56>
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 80158cc:	69bb      	ldr	r3, [r7, #24]
 80158ce:	683a      	ldr	r2, [r7, #0]
 80158d0:	6879      	ldr	r1, [r7, #4]
 80158d2:	68b8      	ldr	r0, [r7, #8]
 80158d4:	f003 f9da 	bl	8018c8c <RegionEU868NextChannel>
 80158d8:	4603      	mov	r3, r0
 80158da:	e008      	b.n	80158ee <RegionNextChannel+0x56>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 80158dc:	69bb      	ldr	r3, [r7, #24]
 80158de:	683a      	ldr	r2, [r7, #0]
 80158e0:	6879      	ldr	r1, [r7, #4]
 80158e2:	68b8      	ldr	r0, [r7, #8]
 80158e4:	f004 fc50 	bl	801a188 <RegionUS915NextChannel>
 80158e8:	4603      	mov	r3, r0
 80158ea:	e000      	b.n	80158ee <RegionNextChannel+0x56>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80158ec:	2309      	movs	r3, #9
        }
    }
}
 80158ee:	4618      	mov	r0, r3
 80158f0:	3710      	adds	r7, #16
 80158f2:	46bd      	mov	sp, r7
 80158f4:	bd80      	pop	{r7, pc}

080158f6 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80158f6:	b590      	push	{r4, r7, lr}
 80158f8:	b083      	sub	sp, #12
 80158fa:	af00      	add	r7, sp, #0
 80158fc:	4604      	mov	r4, r0
 80158fe:	4608      	mov	r0, r1
 8015900:	4611      	mov	r1, r2
 8015902:	461a      	mov	r2, r3
 8015904:	4623      	mov	r3, r4
 8015906:	71fb      	strb	r3, [r7, #7]
 8015908:	4603      	mov	r3, r0
 801590a:	71bb      	strb	r3, [r7, #6]
 801590c:	460b      	mov	r3, r1
 801590e:	717b      	strb	r3, [r7, #5]
 8015910:	4613      	mov	r3, r2
 8015912:	713b      	strb	r3, [r7, #4]
    switch( region )
 8015914:	79fb      	ldrb	r3, [r7, #7]
 8015916:	2b08      	cmp	r3, #8
 8015918:	d01a      	beq.n	8015950 <RegionApplyDrOffset+0x5a>
 801591a:	2b08      	cmp	r3, #8
 801591c:	dc22      	bgt.n	8015964 <RegionApplyDrOffset+0x6e>
 801591e:	2b01      	cmp	r3, #1
 8015920:	d002      	beq.n	8015928 <RegionApplyDrOffset+0x32>
 8015922:	2b05      	cmp	r3, #5
 8015924:	d00a      	beq.n	801593c <RegionApplyDrOffset+0x46>
 8015926:	e01d      	b.n	8015964 <RegionApplyDrOffset+0x6e>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 8015928:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801592c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015930:	79bb      	ldrb	r3, [r7, #6]
 8015932:	4618      	mov	r0, r3
 8015934:	f001 f9fa 	bl	8016d2c <RegionAU915ApplyDrOffset>
 8015938:	4603      	mov	r3, r0
 801593a:	e014      	b.n	8015966 <RegionApplyDrOffset+0x70>
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 801593c:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015940:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015944:	79bb      	ldrb	r3, [r7, #6]
 8015946:	4618      	mov	r0, r3
 8015948:	f003 fb1a 	bl	8018f80 <RegionEU868ApplyDrOffset>
 801594c:	4603      	mov	r3, r0
 801594e:	e00a      	b.n	8015966 <RegionApplyDrOffset+0x70>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8015950:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015954:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015958:	79bb      	ldrb	r3, [r7, #6]
 801595a:	4618      	mov	r0, r3
 801595c:	f004 fd02 	bl	801a364 <RegionUS915ApplyDrOffset>
 8015960:	4603      	mov	r3, r0
 8015962:	e000      	b.n	8015966 <RegionApplyDrOffset+0x70>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8015964:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8015966:	4618      	mov	r0, r3
 8015968:	370c      	adds	r7, #12
 801596a:	46bd      	mov	sp, r7
 801596c:	bd90      	pop	{r4, r7, pc}
	...

08015970 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8015970:	b480      	push	{r7}
 8015972:	b083      	sub	sp, #12
 8015974:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8015976:	4b04      	ldr	r3, [pc, #16]	@ (8015988 <RegionGetVersion+0x18>)
 8015978:	607b      	str	r3, [r7, #4]

    return version;
 801597a:	687b      	ldr	r3, [r7, #4]
}
 801597c:	4618      	mov	r0, r3
 801597e:	370c      	adds	r7, #12
 8015980:	46bd      	mov	sp, r7
 8015982:	bc80      	pop	{r7}
 8015984:	4770      	bx	lr
 8015986:	bf00      	nop
 8015988:	02010003 	.word	0x02010003

0801598c <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 801598c:	b580      	push	{r7, lr}
 801598e:	b082      	sub	sp, #8
 8015990:	af00      	add	r7, sp, #0
 8015992:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8015994:	4b18      	ldr	r3, [pc, #96]	@ (80159f8 <VerifyRfFreq+0x6c>)
 8015996:	6a1b      	ldr	r3, [r3, #32]
 8015998:	6878      	ldr	r0, [r7, #4]
 801599a:	4798      	blx	r3
 801599c:	4603      	mov	r3, r0
 801599e:	f083 0301 	eor.w	r3, r3, #1
 80159a2:	b2db      	uxtb	r3, r3
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d001      	beq.n	80159ac <VerifyRfFreq+0x20>
    {
        return false;
 80159a8:	2300      	movs	r3, #0
 80159aa:	e021      	b.n	80159f0 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	4a13      	ldr	r2, [pc, #76]	@ (80159fc <VerifyRfFreq+0x70>)
 80159b0:	4293      	cmp	r3, r2
 80159b2:	d910      	bls.n	80159d6 <VerifyRfFreq+0x4a>
 80159b4:	687b      	ldr	r3, [r7, #4]
 80159b6:	4a12      	ldr	r2, [pc, #72]	@ (8015a00 <VerifyRfFreq+0x74>)
 80159b8:	4293      	cmp	r3, r2
 80159ba:	d80c      	bhi.n	80159d6 <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80159bc:	687a      	ldr	r2, [r7, #4]
 80159be:	4b11      	ldr	r3, [pc, #68]	@ (8015a04 <VerifyRfFreq+0x78>)
 80159c0:	4413      	add	r3, r2
 80159c2:	4a11      	ldr	r2, [pc, #68]	@ (8015a08 <VerifyRfFreq+0x7c>)
 80159c4:	fba2 1203 	umull	r1, r2, r2, r3
 80159c8:	0c92      	lsrs	r2, r2, #18
 80159ca:	4910      	ldr	r1, [pc, #64]	@ (8015a0c <VerifyRfFreq+0x80>)
 80159cc:	fb01 f202 	mul.w	r2, r1, r2
 80159d0:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 80159d2:	2a00      	cmp	r2, #0
 80159d4:	d001      	beq.n	80159da <VerifyRfFreq+0x4e>
    {
        return false;
 80159d6:	2300      	movs	r3, #0
 80159d8:	e00a      	b.n	80159f0 <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	4a0c      	ldr	r2, [pc, #48]	@ (8015a10 <VerifyRfFreq+0x84>)
 80159de:	4293      	cmp	r3, r2
 80159e0:	d903      	bls.n	80159ea <VerifyRfFreq+0x5e>
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	4a0b      	ldr	r2, [pc, #44]	@ (8015a14 <VerifyRfFreq+0x88>)
 80159e6:	4293      	cmp	r3, r2
 80159e8:	d901      	bls.n	80159ee <VerifyRfFreq+0x62>
    {
        return false;
 80159ea:	2300      	movs	r3, #0
 80159ec:	e000      	b.n	80159f0 <VerifyRfFreq+0x64>
    }
    return true;
 80159ee:	2301      	movs	r3, #1
}
 80159f0:	4618      	mov	r0, r3
 80159f2:	3708      	adds	r7, #8
 80159f4:	46bd      	mov	sp, r7
 80159f6:	bd80      	pop	{r7, pc}
 80159f8:	080200bc 	.word	0x080200bc
 80159fc:	3708709f 	.word	0x3708709f
 8015a00:	374886e0 	.word	0x374886e0
 8015a04:	c8f78f60 	.word	0xc8f78f60
 8015a08:	6fd91d85 	.word	0x6fd91d85
 8015a0c:	000927c0 	.word	0x000927c0
 8015a10:	368cd7ff 	.word	0x368cd7ff
 8015a14:	374d1ac0 	.word	0x374d1ac0

08015a18 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8015a18:	b590      	push	{r4, r7, lr}
 8015a1a:	b089      	sub	sp, #36	@ 0x24
 8015a1c:	af04      	add	r7, sp, #16
 8015a1e:	4603      	mov	r3, r0
 8015a20:	460a      	mov	r2, r1
 8015a22:	71fb      	strb	r3, [r7, #7]
 8015a24:	4613      	mov	r3, r2
 8015a26:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 8015a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015a2c:	4a0f      	ldr	r2, [pc, #60]	@ (8015a6c <GetTimeOnAir+0x54>)
 8015a2e:	5cd3      	ldrb	r3, [r2, r3]
 8015a30:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 8015a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015a36:	490e      	ldr	r1, [pc, #56]	@ (8015a70 <GetTimeOnAir+0x58>)
 8015a38:	4618      	mov	r0, r3
 8015a3a:	f002 f8b1 	bl	8017ba0 <RegionCommonGetBandwidth>
 8015a3e:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8015a40:	4b0c      	ldr	r3, [pc, #48]	@ (8015a74 <GetTimeOnAir+0x5c>)
 8015a42:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015a44:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015a48:	88bb      	ldrh	r3, [r7, #4]
 8015a4a:	b2db      	uxtb	r3, r3
 8015a4c:	2101      	movs	r1, #1
 8015a4e:	9103      	str	r1, [sp, #12]
 8015a50:	9302      	str	r3, [sp, #8]
 8015a52:	2300      	movs	r3, #0
 8015a54:	9301      	str	r3, [sp, #4]
 8015a56:	2308      	movs	r3, #8
 8015a58:	9300      	str	r3, [sp, #0]
 8015a5a:	2301      	movs	r3, #1
 8015a5c:	68b9      	ldr	r1, [r7, #8]
 8015a5e:	2001      	movs	r0, #1
 8015a60:	47a0      	blx	r4
 8015a62:	4603      	mov	r3, r0
}
 8015a64:	4618      	mov	r0, r3
 8015a66:	3714      	adds	r7, #20
 8015a68:	46bd      	mov	sp, r7
 8015a6a:	bd90      	pop	{r4, r7, pc}
 8015a6c:	0801ff44 	.word	0x0801ff44
 8015a70:	0801ff54 	.word	0x0801ff54
 8015a74:	080200bc 	.word	0x080200bc

08015a78 <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 8015a78:	b580      	push	{r7, lr}
 8015a7a:	b088      	sub	sp, #32
 8015a7c:	af00      	add	r7, sp, #0
 8015a7e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8015a80:	2300      	movs	r3, #0
 8015a82:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	781b      	ldrb	r3, [r3, #0]
 8015a88:	3b01      	subs	r3, #1
 8015a8a:	2b37      	cmp	r3, #55	@ 0x37
 8015a8c:	f200 8161 	bhi.w	8015d52 <RegionAU915GetPhyParam+0x2da>
 8015a90:	a201      	add	r2, pc, #4	@ (adr r2, 8015a98 <RegionAU915GetPhyParam+0x20>)
 8015a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a96:	bf00      	nop
 8015a98:	08015b79 	.word	0x08015b79
 8015a9c:	08015b8d 	.word	0x08015b8d
 8015aa0:	08015d53 	.word	0x08015d53
 8015aa4:	08015d53 	.word	0x08015d53
 8015aa8:	08015d53 	.word	0x08015d53
 8015aac:	08015ba1 	.word	0x08015ba1
 8015ab0:	08015d53 	.word	0x08015d53
 8015ab4:	08015be7 	.word	0x08015be7
 8015ab8:	08015d53 	.word	0x08015d53
 8015abc:	08015bed 	.word	0x08015bed
 8015ac0:	08015bf3 	.word	0x08015bf3
 8015ac4:	08015bf9 	.word	0x08015bf9
 8015ac8:	08015bff 	.word	0x08015bff
 8015acc:	08015c27 	.word	0x08015c27
 8015ad0:	08015c4f 	.word	0x08015c4f
 8015ad4:	08015c55 	.word	0x08015c55
 8015ad8:	08015c5d 	.word	0x08015c5d
 8015adc:	08015c65 	.word	0x08015c65
 8015ae0:	08015c6d 	.word	0x08015c6d
 8015ae4:	08015c75 	.word	0x08015c75
 8015ae8:	08015c7d 	.word	0x08015c7d
 8015aec:	08015c91 	.word	0x08015c91
 8015af0:	08015c97 	.word	0x08015c97
 8015af4:	08015c9d 	.word	0x08015c9d
 8015af8:	08015ca3 	.word	0x08015ca3
 8015afc:	08015caf 	.word	0x08015caf
 8015b00:	08015cbb 	.word	0x08015cbb
 8015b04:	08015cc1 	.word	0x08015cc1
 8015b08:	08015cc9 	.word	0x08015cc9
 8015b0c:	08015ccf 	.word	0x08015ccf
 8015b10:	08015cd5 	.word	0x08015cd5
 8015b14:	08015cdb 	.word	0x08015cdb
 8015b18:	08015ba7 	.word	0x08015ba7
 8015b1c:	08015d53 	.word	0x08015d53
 8015b20:	08015d53 	.word	0x08015d53
 8015b24:	08015d53 	.word	0x08015d53
 8015b28:	08015d53 	.word	0x08015d53
 8015b2c:	08015d53 	.word	0x08015d53
 8015b30:	08015d53 	.word	0x08015d53
 8015b34:	08015d53 	.word	0x08015d53
 8015b38:	08015d53 	.word	0x08015d53
 8015b3c:	08015d53 	.word	0x08015d53
 8015b40:	08015d53 	.word	0x08015d53
 8015b44:	08015d53 	.word	0x08015d53
 8015b48:	08015d53 	.word	0x08015d53
 8015b4c:	08015d53 	.word	0x08015d53
 8015b50:	08015ce1 	.word	0x08015ce1
 8015b54:	08015cf5 	.word	0x08015cf5
 8015b58:	08015d03 	.word	0x08015d03
 8015b5c:	08015d09 	.word	0x08015d09
 8015b60:	08015d53 	.word	0x08015d53
 8015b64:	08015d0f 	.word	0x08015d0f
 8015b68:	08015d23 	.word	0x08015d23
 8015b6c:	08015d29 	.word	0x08015d29
 8015b70:	08015d2f 	.word	0x08015d2f
 8015b74:	08015d3f 	.word	0x08015d3f
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	78db      	ldrb	r3, [r3, #3]
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d102      	bne.n	8015b86 <RegionAU915GetPhyParam+0x10e>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 8015b80:	2308      	movs	r3, #8
 8015b82:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8015b84:	e0e6      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8015b86:	2302      	movs	r3, #2
 8015b88:	61bb      	str	r3, [r7, #24]
            break;
 8015b8a:	e0e3      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 8015b8c:	687b      	ldr	r3, [r7, #4]
 8015b8e:	789b      	ldrb	r3, [r3, #2]
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d102      	bne.n	8015b9a <RegionAU915GetPhyParam+0x122>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 8015b94:	2300      	movs	r3, #0
 8015b96:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8015b98:	e0dc      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8015b9a:	2302      	movs	r3, #2
 8015b9c:	61bb      	str	r3, [r7, #24]
            break;
 8015b9e:	e0d9      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 8015ba0:	2302      	movs	r3, #2
 8015ba2:	61bb      	str	r3, [r7, #24]
            break;
 8015ba4:	e0d6      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015bac:	733b      	strb	r3, [r7, #12]
 8015bae:	230d      	movs	r3, #13
 8015bb0:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	789b      	ldrb	r3, [r3, #2]
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d101      	bne.n	8015bbe <RegionAU915GetPhyParam+0x146>
 8015bba:	2300      	movs	r3, #0
 8015bbc:	e000      	b.n	8015bc0 <RegionAU915GetPhyParam+0x148>
 8015bbe:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015bc0:	73bb      	strb	r3, [r7, #14]
 8015bc2:	2348      	movs	r3, #72	@ 0x48
 8015bc4:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8015bc6:	4b67      	ldr	r3, [pc, #412]	@ (8015d64 <RegionAU915GetPhyParam+0x2ec>)
 8015bc8:	681b      	ldr	r3, [r3, #0]
 8015bca:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015bce:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8015bd0:	4b64      	ldr	r3, [pc, #400]	@ (8015d64 <RegionAU915GetPhyParam+0x2ec>)
 8015bd2:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015bd4:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8015bd6:	f107 030c 	add.w	r3, r7, #12
 8015bda:	4618      	mov	r0, r3
 8015bdc:	f001 ff8d 	bl	8017afa <RegionCommonGetNextLowerTxDr>
 8015be0:	4603      	mov	r3, r0
 8015be2:	61bb      	str	r3, [r7, #24]
            break;
 8015be4:	e0b6      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 8015be6:	2300      	movs	r3, #0
 8015be8:	61bb      	str	r3, [r7, #24]
            break;
 8015bea:	e0b3      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 8015bec:	2300      	movs	r3, #0
 8015bee:	61bb      	str	r3, [r7, #24]
            break;
 8015bf0:	e0b0      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8015bf2:	2340      	movs	r3, #64	@ 0x40
 8015bf4:	61bb      	str	r3, [r7, #24]
            break;
 8015bf6:	e0ad      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8015bf8:	2320      	movs	r3, #32
 8015bfa:	61bb      	str	r3, [r7, #24]
            break;
 8015bfc:	e0aa      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	789b      	ldrb	r3, [r3, #2]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d107      	bne.n	8015c16 <RegionAU915GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 8015c06:	687b      	ldr	r3, [r7, #4]
 8015c08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c0c:	461a      	mov	r2, r3
 8015c0e:	4b56      	ldr	r3, [pc, #344]	@ (8015d68 <RegionAU915GetPhyParam+0x2f0>)
 8015c10:	5c9b      	ldrb	r3, [r3, r2]
 8015c12:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 8015c14:	e09e      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c1c:	461a      	mov	r2, r3
 8015c1e:	4b53      	ldr	r3, [pc, #332]	@ (8015d6c <RegionAU915GetPhyParam+0x2f4>)
 8015c20:	5c9b      	ldrb	r3, [r3, r2]
 8015c22:	61bb      	str	r3, [r7, #24]
            break;
 8015c24:	e096      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	789b      	ldrb	r3, [r3, #2]
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	d107      	bne.n	8015c3e <RegionAU915GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c34:	461a      	mov	r2, r3
 8015c36:	4b4e      	ldr	r3, [pc, #312]	@ (8015d70 <RegionAU915GetPhyParam+0x2f8>)
 8015c38:	5c9b      	ldrb	r3, [r3, r2]
 8015c3a:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 8015c3c:	e08a      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c44:	461a      	mov	r2, r3
 8015c46:	4b4b      	ldr	r3, [pc, #300]	@ (8015d74 <RegionAU915GetPhyParam+0x2fc>)
 8015c48:	5c9b      	ldrb	r3, [r3, r2]
 8015c4a:	61bb      	str	r3, [r7, #24]
            break;
 8015c4c:	e082      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 8015c4e:	2300      	movs	r3, #0
 8015c50:	61bb      	str	r3, [r7, #24]
            break;
 8015c52:	e07f      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 8015c54:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8015c58:	61bb      	str	r3, [r7, #24]
            break;
 8015c5a:	e07b      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8015c5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8015c60:	61bb      	str	r3, [r7, #24]
            break;
 8015c62:	e077      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8015c64:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8015c68:	61bb      	str	r3, [r7, #24]
            break;
 8015c6a:	e073      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8015c6c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8015c70:	61bb      	str	r3, [r7, #24]
            break;
 8015c72:	e06f      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8015c74:	f241 7370 	movw	r3, #6000	@ 0x1770
 8015c78:	61bb      	str	r3, [r7, #24]
            break;
 8015c7a:	e06b      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8015c7c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8015c80:	483d      	ldr	r0, [pc, #244]	@ (8015d78 <RegionAU915GetPhyParam+0x300>)
 8015c82:	f004 fbc1 	bl	801a408 <randr>
 8015c86:	4603      	mov	r3, r0
 8015c88:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8015c8c:	61bb      	str	r3, [r7, #24]
            break;
 8015c8e:	e061      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8015c90:	2300      	movs	r3, #0
 8015c92:	61bb      	str	r3, [r7, #24]
            break;
 8015c94:	e05e      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 8015c96:	4b39      	ldr	r3, [pc, #228]	@ (8015d7c <RegionAU915GetPhyParam+0x304>)
 8015c98:	61bb      	str	r3, [r7, #24]
            break;
 8015c9a:	e05b      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8015c9c:	2308      	movs	r3, #8
 8015c9e:	61bb      	str	r3, [r7, #24]
            break;
 8015ca0:	e058      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8015ca2:	4b30      	ldr	r3, [pc, #192]	@ (8015d64 <RegionAU915GetPhyParam+0x2ec>)
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015caa:	61bb      	str	r3, [r7, #24]
            break;
 8015cac:	e052      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8015cae:	4b2d      	ldr	r3, [pc, #180]	@ (8015d64 <RegionAU915GetPhyParam+0x2ec>)
 8015cb0:	681b      	ldr	r3, [r3, #0]
 8015cb2:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8015cb6:	61bb      	str	r3, [r7, #24]
            break;
 8015cb8:	e04c      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 8015cba:	2348      	movs	r3, #72	@ 0x48
 8015cbc:	61bb      	str	r3, [r7, #24]
            break;
 8015cbe:	e049      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8015cc0:	4b28      	ldr	r3, [pc, #160]	@ (8015d64 <RegionAU915GetPhyParam+0x2ec>)
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	61bb      	str	r3, [r7, #24]
            break;
 8015cc6:	e045      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 8015cc8:	2301      	movs	r3, #1
 8015cca:	61bb      	str	r3, [r7, #24]
            break;
 8015ccc:	e042      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8015cce:	2300      	movs	r3, #0
 8015cd0:	61bb      	str	r3, [r7, #24]
            break;
 8015cd2:	e03f      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 8015cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8015d80 <RegionAU915GetPhyParam+0x308>)
 8015cd6:	61bb      	str	r3, [r7, #24]
            break;
 8015cd8:	e03c      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 8015cda:	4b2a      	ldr	r3, [pc, #168]	@ (8015d84 <RegionAU915GetPhyParam+0x30c>)
 8015cdc:	61bb      	str	r3, [r7, #24]
            break;
 8015cde:	e039      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	791b      	ldrb	r3, [r3, #4]
 8015ce4:	4a28      	ldr	r2, [pc, #160]	@ (8015d88 <RegionAU915GetPhyParam+0x310>)
 8015ce6:	4925      	ldr	r1, [pc, #148]	@ (8015d7c <RegionAU915GetPhyParam+0x304>)
 8015ce8:	4618      	mov	r0, r3
 8015cea:	f001 f8f0 	bl	8016ece <RegionBaseUSCalcDownlinkFrequency>
 8015cee:	4603      	mov	r3, r0
 8015cf0:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8015cf2:	e02f      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8015cf4:	2317      	movs	r3, #23
 8015cf6:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 8015cf8:	2304      	movs	r3, #4
 8015cfa:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 8015cfc:	2303      	movs	r3, #3
 8015cfe:	76bb      	strb	r3, [r7, #26]
            break;
 8015d00:	e028      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 8015d02:	2308      	movs	r3, #8
 8015d04:	61bb      	str	r3, [r7, #24]
            break;
 8015d06:	e025      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8015d08:	2308      	movs	r3, #8
 8015d0a:	61bb      	str	r3, [r7, #24]
            break;
 8015d0c:	e022      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	791b      	ldrb	r3, [r3, #4]
 8015d12:	4a1d      	ldr	r2, [pc, #116]	@ (8015d88 <RegionAU915GetPhyParam+0x310>)
 8015d14:	4919      	ldr	r1, [pc, #100]	@ (8015d7c <RegionAU915GetPhyParam+0x304>)
 8015d16:	4618      	mov	r0, r3
 8015d18:	f001 f8d9 	bl	8016ece <RegionBaseUSCalcDownlinkFrequency>
 8015d1c:	4603      	mov	r3, r0
 8015d1e:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8015d20:	e018      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 8015d22:	2308      	movs	r3, #8
 8015d24:	61bb      	str	r3, [r7, #24]
            break;
 8015d26:	e015      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8015d28:	2308      	movs	r3, #8
 8015d2a:	61bb      	str	r3, [r7, #24]
            break;
 8015d2c:	e012      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015d34:	461a      	mov	r2, r3
 8015d36:	4b15      	ldr	r3, [pc, #84]	@ (8015d8c <RegionAU915GetPhyParam+0x314>)
 8015d38:	5c9b      	ldrb	r3, [r3, r2]
 8015d3a:	61bb      	str	r3, [r7, #24]
            break;
 8015d3c:	e00a      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015d44:	4912      	ldr	r1, [pc, #72]	@ (8015d90 <RegionAU915GetPhyParam+0x318>)
 8015d46:	4618      	mov	r0, r3
 8015d48:	f001 ff2a 	bl	8017ba0 <RegionCommonGetBandwidth>
 8015d4c:	4603      	mov	r3, r0
 8015d4e:	61bb      	str	r3, [r7, #24]
            break;
 8015d50:	e000      	b.n	8015d54 <RegionAU915GetPhyParam+0x2dc>
        }
        default:
        {
            break;
 8015d52:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 8015d54:	69bb      	ldr	r3, [r7, #24]
 8015d56:	61fb      	str	r3, [r7, #28]
 8015d58:	69fb      	ldr	r3, [r7, #28]
}
 8015d5a:	4618      	mov	r0, r3
 8015d5c:	3720      	adds	r7, #32
 8015d5e:	46bd      	mov	sp, r7
 8015d60:	bd80      	pop	{r7, pc}
 8015d62:	bf00      	nop
 8015d64:	20001dc4 	.word	0x20001dc4
 8015d68:	0801ffc0 	.word	0x0801ffc0
 8015d6c:	0801ffe0 	.word	0x0801ffe0
 8015d70:	0801ffd0 	.word	0x0801ffd0
 8015d74:	0801fff0 	.word	0x0801fff0
 8015d78:	fffffc18 	.word	0xfffffc18
 8015d7c:	370870a0 	.word	0x370870a0
 8015d80:	41f00000 	.word	0x41f00000
 8015d84:	4009999a 	.word	0x4009999a
 8015d88:	000927c0 	.word	0x000927c0
 8015d8c:	0801ff44 	.word	0x0801ff44
 8015d90:	0801ff54 	.word	0x0801ff54

08015d94 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8015d94:	b590      	push	{r4, r7, lr}
 8015d96:	b085      	sub	sp, #20
 8015d98:	af02      	add	r7, sp, #8
 8015d9a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8015d9c:	4b11      	ldr	r3, [pc, #68]	@ (8015de4 <RegionAU915SetBandTxDone+0x50>)
 8015d9e:	681a      	ldr	r2, [r3, #0]
 8015da0:	4b11      	ldr	r3, [pc, #68]	@ (8015de8 <RegionAU915SetBandTxDone+0x54>)
 8015da2:	6819      	ldr	r1, [r3, #0]
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	781b      	ldrb	r3, [r3, #0]
 8015da8:	4618      	mov	r0, r3
 8015daa:	4603      	mov	r3, r0
 8015dac:	005b      	lsls	r3, r3, #1
 8015dae:	4403      	add	r3, r0
 8015db0:	009b      	lsls	r3, r3, #2
 8015db2:	440b      	add	r3, r1
 8015db4:	3309      	adds	r3, #9
 8015db6:	781b      	ldrb	r3, [r3, #0]
 8015db8:	4619      	mov	r1, r3
 8015dba:	460b      	mov	r3, r1
 8015dbc:	005b      	lsls	r3, r3, #1
 8015dbe:	440b      	add	r3, r1
 8015dc0:	00db      	lsls	r3, r3, #3
 8015dc2:	18d0      	adds	r0, r2, r3
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	6899      	ldr	r1, [r3, #8]
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	785c      	ldrb	r4, [r3, #1]
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	691a      	ldr	r2, [r3, #16]
 8015dd0:	9200      	str	r2, [sp, #0]
 8015dd2:	68db      	ldr	r3, [r3, #12]
 8015dd4:	4622      	mov	r2, r4
 8015dd6:	f001 fa8d 	bl	80172f4 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 8015dda:	bf00      	nop
 8015ddc:	370c      	adds	r7, #12
 8015dde:	46bd      	mov	sp, r7
 8015de0:	bd90      	pop	{r4, r7, pc}
 8015de2:	bf00      	nop
 8015de4:	20001dc8 	.word	0x20001dc8
 8015de8:	20001dc4 	.word	0x20001dc4

08015dec <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8015dec:	b580      	push	{r7, lr}
 8015dee:	b08a      	sub	sp, #40	@ 0x28
 8015df0:	af00      	add	r7, sp, #0
 8015df2:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 8015df4:	2301      	movs	r3, #1
 8015df6:	81bb      	strh	r3, [r7, #12]
 8015df8:	2300      	movs	r3, #0
 8015dfa:	73bb      	strb	r3, [r7, #14]
 8015dfc:	2300      	movs	r3, #0
 8015dfe:	613b      	str	r3, [r7, #16]
 8015e00:	2300      	movs	r3, #0
 8015e02:	617b      	str	r3, [r7, #20]
 8015e04:	2300      	movs	r3, #0
 8015e06:	61bb      	str	r3, [r7, #24]
 8015e08:	2300      	movs	r3, #0
 8015e0a:	61fb      	str	r3, [r7, #28]
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	7b1b      	ldrb	r3, [r3, #12]
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d007      	beq.n	8015e2a <RegionAU915InitDefaults+0x3e>
 8015e1a:	2b00      	cmp	r3, #0
 8015e1c:	f2c0 8104 	blt.w	8016028 <RegionAU915InitDefaults+0x23c>
 8015e20:	3b01      	subs	r3, #1
 8015e22:	2b01      	cmp	r3, #1
 8015e24:	f200 8100 	bhi.w	8016028 <RegionAU915InitDefaults+0x23c>
 8015e28:	e0ce      	b.n	8015fc8 <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	681b      	ldr	r3, [r3, #0]
 8015e2e:	2b00      	cmp	r3, #0
 8015e30:	f000 80fc 	beq.w	801602c <RegionAU915InitDefaults+0x240>
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	685b      	ldr	r3, [r3, #4]
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	f000 80f7 	beq.w	801602c <RegionAU915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	4a7c      	ldr	r2, [pc, #496]	@ (8016034 <RegionAU915InitDefaults+0x248>)
 8015e44:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8015e46:	687b      	ldr	r3, [r7, #4]
 8015e48:	685b      	ldr	r3, [r3, #4]
 8015e4a:	4a7b      	ldr	r2, [pc, #492]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015e4c:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	689b      	ldr	r3, [r3, #8]
 8015e52:	4a7a      	ldr	r2, [pc, #488]	@ (801603c <RegionAU915InitDefaults+0x250>)
 8015e54:	6013      	str	r3, [r2, #0]
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8015e56:	4b77      	ldr	r3, [pc, #476]	@ (8016034 <RegionAU915InitDefaults+0x248>)
 8015e58:	681b      	ldr	r3, [r3, #0]
 8015e5a:	2200      	movs	r2, #0
 8015e5c:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8015e5e:	4b75      	ldr	r3, [pc, #468]	@ (8016034 <RegionAU915InitDefaults+0x248>)
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	2200      	movs	r2, #0
 8015e64:	735a      	strb	r2, [r3, #13]

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8015e66:	4b75      	ldr	r3, [pc, #468]	@ (801603c <RegionAU915InitDefaults+0x250>)
 8015e68:	681b      	ldr	r3, [r3, #0]
 8015e6a:	f107 010c 	add.w	r1, r7, #12
 8015e6e:	2218      	movs	r2, #24
 8015e70:	4618      	mov	r0, r3
 8015e72:	f004 fae0 	bl	801a436 <memcpy1>
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8015e76:	2300      	movs	r3, #0
 8015e78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015e7c:	e02e      	b.n	8015edc <RegionAU915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 8015e7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015e82:	4a6f      	ldr	r2, [pc, #444]	@ (8016040 <RegionAU915InitDefaults+0x254>)
 8015e84:	fb03 f202 	mul.w	r2, r3, r2
 8015e88:	4b6e      	ldr	r3, [pc, #440]	@ (8016044 <RegionAU915InitDefaults+0x258>)
 8015e8a:	4413      	add	r3, r2
 8015e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015e8e:	6811      	ldr	r1, [r2, #0]
 8015e90:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015e94:	4618      	mov	r0, r3
 8015e96:	4613      	mov	r3, r2
 8015e98:	005b      	lsls	r3, r3, #1
 8015e9a:	4413      	add	r3, r2
 8015e9c:	009b      	lsls	r3, r3, #2
 8015e9e:	440b      	add	r3, r1
 8015ea0:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8015ea2:	4b65      	ldr	r3, [pc, #404]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015ea4:	6819      	ldr	r1, [r3, #0]
 8015ea6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015eaa:	4613      	mov	r3, r2
 8015eac:	005b      	lsls	r3, r3, #1
 8015eae:	4413      	add	r3, r2
 8015eb0:	009b      	lsls	r3, r3, #2
 8015eb2:	440b      	add	r3, r1
 8015eb4:	3308      	adds	r3, #8
 8015eb6:	2250      	movs	r2, #80	@ 0x50
 8015eb8:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8015eba:	4b5f      	ldr	r3, [pc, #380]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015ebc:	6819      	ldr	r1, [r3, #0]
 8015ebe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015ec2:	4613      	mov	r3, r2
 8015ec4:	005b      	lsls	r3, r3, #1
 8015ec6:	4413      	add	r3, r2
 8015ec8:	009b      	lsls	r3, r3, #2
 8015eca:	440b      	add	r3, r1
 8015ecc:	3309      	adds	r3, #9
 8015ece:	2200      	movs	r2, #0
 8015ed0:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8015ed2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ed6:	3301      	adds	r3, #1
 8015ed8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015edc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ee0:	2b3f      	cmp	r3, #63	@ 0x3f
 8015ee2:	d9cc      	bls.n	8015e7e <RegionAU915InitDefaults+0x92>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8015ee4:	2340      	movs	r3, #64	@ 0x40
 8015ee6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015eea:	e02f      	b.n	8015f4c <RegionAU915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8015eec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015ef0:	3b40      	subs	r3, #64	@ 0x40
 8015ef2:	4a55      	ldr	r2, [pc, #340]	@ (8016048 <RegionAU915InitDefaults+0x25c>)
 8015ef4:	fb03 f202 	mul.w	r2, r3, r2
 8015ef8:	4b54      	ldr	r3, [pc, #336]	@ (801604c <RegionAU915InitDefaults+0x260>)
 8015efa:	4413      	add	r3, r2
 8015efc:	4a4e      	ldr	r2, [pc, #312]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015efe:	6811      	ldr	r1, [r2, #0]
 8015f00:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8015f04:	4618      	mov	r0, r3
 8015f06:	4613      	mov	r3, r2
 8015f08:	005b      	lsls	r3, r3, #1
 8015f0a:	4413      	add	r3, r2
 8015f0c:	009b      	lsls	r3, r3, #2
 8015f0e:	440b      	add	r3, r1
 8015f10:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8015f12:	4b49      	ldr	r3, [pc, #292]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f14:	6819      	ldr	r1, [r3, #0]
 8015f16:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8015f1a:	4613      	mov	r3, r2
 8015f1c:	005b      	lsls	r3, r3, #1
 8015f1e:	4413      	add	r3, r2
 8015f20:	009b      	lsls	r3, r3, #2
 8015f22:	440b      	add	r3, r1
 8015f24:	3308      	adds	r3, #8
 8015f26:	2266      	movs	r2, #102	@ 0x66
 8015f28:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8015f2a:	4b43      	ldr	r3, [pc, #268]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f2c:	6819      	ldr	r1, [r3, #0]
 8015f2e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8015f32:	4613      	mov	r3, r2
 8015f34:	005b      	lsls	r3, r3, #1
 8015f36:	4413      	add	r3, r2
 8015f38:	009b      	lsls	r3, r3, #2
 8015f3a:	440b      	add	r3, r1
 8015f3c:	3309      	adds	r3, #9
 8015f3e:	2200      	movs	r2, #0
 8015f40:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8015f42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015f46:	3301      	adds	r3, #1
 8015f48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015f4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015f50:	2b47      	cmp	r3, #71	@ 0x47
 8015f52:	d9cb      	bls.n	8015eec <RegionAU915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8015f54:	4b38      	ldr	r3, [pc, #224]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f56:	681b      	ldr	r3, [r3, #0]
 8015f58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015f5c:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8015f60:	4b35      	ldr	r3, [pc, #212]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f62:	681b      	ldr	r3, [r3, #0]
 8015f64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015f68:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8015f6c:	4b32      	ldr	r3, [pc, #200]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f6e:	681b      	ldr	r3, [r3, #0]
 8015f70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015f74:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8015f78:	4b2f      	ldr	r3, [pc, #188]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015f80:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8015f84:	4b2c      	ldr	r3, [pc, #176]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f86:	681b      	ldr	r3, [r3, #0]
 8015f88:	22ff      	movs	r2, #255	@ 0xff
 8015f8a:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8015f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f90:	681b      	ldr	r3, [r3, #0]
 8015f92:	2200      	movs	r2, #0
 8015f94:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8015f98:	4b27      	ldr	r3, [pc, #156]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8015fa0:	4b25      	ldr	r3, [pc, #148]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015fa2:	681b      	ldr	r3, [r3, #0]
 8015fa4:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8015fa8:	2206      	movs	r2, #6
 8015faa:	4619      	mov	r1, r3
 8015fac:	f001 f97c 	bl	80172a8 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8015fb0:	4b20      	ldr	r3, [pc, #128]	@ (8016034 <RegionAU915InitDefaults+0x248>)
 8015fb2:	681b      	ldr	r3, [r3, #0]
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	4b20      	ldr	r3, [pc, #128]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015fb8:	681b      	ldr	r3, [r3, #0]
 8015fba:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015fbe:	2206      	movs	r2, #6
 8015fc0:	4619      	mov	r1, r3
 8015fc2:	f001 f971 	bl	80172a8 <RegionCommonChanMaskCopy>
            break;
 8015fc6:	e032      	b.n	801602e <RegionAU915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8015fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015fca:	681b      	ldr	r3, [r3, #0]
 8015fcc:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8015fd0:	4b19      	ldr	r3, [pc, #100]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8015fd8:	2206      	movs	r2, #6
 8015fda:	4619      	mov	r1, r3
 8015fdc:	f001 f964 	bl	80172a8 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8015fe0:	2300      	movs	r3, #0
 8015fe2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8015fe6:	e01a      	b.n	801601e <RegionAU915InitDefaults+0x232>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8015fe8:	4b12      	ldr	r3, [pc, #72]	@ (8016034 <RegionAU915InitDefaults+0x248>)
 8015fea:	681b      	ldr	r3, [r3, #0]
 8015fec:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8015ff0:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8015ff4:	4b10      	ldr	r3, [pc, #64]	@ (8016038 <RegionAU915InitDefaults+0x24c>)
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8015ffc:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016000:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016004:	4b0b      	ldr	r3, [pc, #44]	@ (8016034 <RegionAU915InitDefaults+0x248>)
 8016006:	681b      	ldr	r3, [r3, #0]
 8016008:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801600c:	4001      	ands	r1, r0
 801600e:	b289      	uxth	r1, r1
 8016010:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016014:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016018:	3301      	adds	r3, #1
 801601a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801601e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016022:	2b05      	cmp	r3, #5
 8016024:	d9e0      	bls.n	8015fe8 <RegionAU915InitDefaults+0x1fc>
            }
            break;
 8016026:	e002      	b.n	801602e <RegionAU915InitDefaults+0x242>
        }
        default:
        {
            break;
 8016028:	bf00      	nop
 801602a:	e000      	b.n	801602e <RegionAU915InitDefaults+0x242>
                return;
 801602c:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 801602e:	3728      	adds	r7, #40	@ 0x28
 8016030:	46bd      	mov	sp, r7
 8016032:	bd80      	pop	{r7, pc}
 8016034:	20001dc0 	.word	0x20001dc0
 8016038:	20001dc4 	.word	0x20001dc4
 801603c:	20001dc8 	.word	0x20001dc8
 8016040:	00030d40 	.word	0x00030d40
 8016044:	368cd800 	.word	0x368cd800
 8016048:	00186a00 	.word	0x00186a00
 801604c:	36978660 	.word	0x36978660

08016050 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016050:	b580      	push	{r7, lr}
 8016052:	b082      	sub	sp, #8
 8016054:	af00      	add	r7, sp, #0
 8016056:	6078      	str	r0, [r7, #4]
 8016058:	460b      	mov	r3, r1
 801605a:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 801605c:	78fb      	ldrb	r3, [r7, #3]
 801605e:	2b0f      	cmp	r3, #15
 8016060:	d87e      	bhi.n	8016160 <RegionAU915Verify+0x110>
 8016062:	a201      	add	r2, pc, #4	@ (adr r2, 8016068 <RegionAU915Verify+0x18>)
 8016064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016068:	080160a9 	.word	0x080160a9
 801606c:	08016161 	.word	0x08016161
 8016070:	08016161 	.word	0x08016161
 8016074:	08016161 	.word	0x08016161
 8016078:	08016161 	.word	0x08016161
 801607c:	080160b7 	.word	0x080160b7
 8016080:	080160b7 	.word	0x080160b7
 8016084:	080160fb 	.word	0x080160fb
 8016088:	08016161 	.word	0x08016161
 801608c:	0801613f 	.word	0x0801613f
 8016090:	0801613f 	.word	0x0801613f
 8016094:	08016161 	.word	0x08016161
 8016098:	08016161 	.word	0x08016161
 801609c:	08016161 	.word	0x08016161
 80160a0:	08016161 	.word	0x08016161
 80160a4:	0801615d 	.word	0x0801615d
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	681b      	ldr	r3, [r3, #0]
 80160ac:	4618      	mov	r0, r3
 80160ae:	f7ff fc6d 	bl	801598c <VerifyRfFreq>
 80160b2:	4603      	mov	r3, r0
 80160b4:	e055      	b.n	8016162 <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	789b      	ldrb	r3, [r3, #2]
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d10e      	bne.n	80160dc <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	f993 3000 	ldrsb.w	r3, [r3]
 80160c4:	220d      	movs	r2, #13
 80160c6:	2100      	movs	r1, #0
 80160c8:	4618      	mov	r0, r3
 80160ca:	f001 f870 	bl	80171ae <RegionCommonValueInRange>
 80160ce:	4603      	mov	r3, r0
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	bf14      	ite	ne
 80160d4:	2301      	movne	r3, #1
 80160d6:	2300      	moveq	r3, #0
 80160d8:	b2db      	uxtb	r3, r3
 80160da:	e042      	b.n	8016162 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	f993 3000 	ldrsb.w	r3, [r3]
 80160e2:	220d      	movs	r2, #13
 80160e4:	2102      	movs	r1, #2
 80160e6:	4618      	mov	r0, r3
 80160e8:	f001 f861 	bl	80171ae <RegionCommonValueInRange>
 80160ec:	4603      	mov	r3, r0
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	bf14      	ite	ne
 80160f2:	2301      	movne	r3, #1
 80160f4:	2300      	moveq	r3, #0
 80160f6:	b2db      	uxtb	r3, r3
 80160f8:	e033      	b.n	8016162 <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 80160fa:	687b      	ldr	r3, [r7, #4]
 80160fc:	789b      	ldrb	r3, [r3, #2]
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d10e      	bne.n	8016120 <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 8016102:	687b      	ldr	r3, [r7, #4]
 8016104:	f993 3000 	ldrsb.w	r3, [r3]
 8016108:	220d      	movs	r2, #13
 801610a:	2108      	movs	r1, #8
 801610c:	4618      	mov	r0, r3
 801610e:	f001 f84e 	bl	80171ae <RegionCommonValueInRange>
 8016112:	4603      	mov	r3, r0
 8016114:	2b00      	cmp	r3, #0
 8016116:	bf14      	ite	ne
 8016118:	2301      	movne	r3, #1
 801611a:	2300      	moveq	r3, #0
 801611c:	b2db      	uxtb	r3, r3
 801611e:	e020      	b.n	8016162 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	f993 3000 	ldrsb.w	r3, [r3]
 8016126:	220d      	movs	r2, #13
 8016128:	2102      	movs	r1, #2
 801612a:	4618      	mov	r0, r3
 801612c:	f001 f83f 	bl	80171ae <RegionCommonValueInRange>
 8016130:	4603      	mov	r3, r0
 8016132:	2b00      	cmp	r3, #0
 8016134:	bf14      	ite	ne
 8016136:	2301      	movne	r3, #1
 8016138:	2300      	moveq	r3, #0
 801613a:	b2db      	uxtb	r3, r3
 801613c:	e011      	b.n	8016162 <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	f993 3000 	ldrsb.w	r3, [r3]
 8016144:	220e      	movs	r2, #14
 8016146:	2100      	movs	r1, #0
 8016148:	4618      	mov	r0, r3
 801614a:	f001 f830 	bl	80171ae <RegionCommonValueInRange>
 801614e:	4603      	mov	r3, r0
 8016150:	2b00      	cmp	r3, #0
 8016152:	bf14      	ite	ne
 8016154:	2301      	movne	r3, #1
 8016156:	2300      	moveq	r3, #0
 8016158:	b2db      	uxtb	r3, r3
 801615a:	e002      	b.n	8016162 <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 801615c:	2300      	movs	r3, #0
 801615e:	e000      	b.n	8016162 <RegionAU915Verify+0x112>
        }
        default:
            return false;
 8016160:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 8016162:	4618      	mov	r0, r3
 8016164:	3708      	adds	r7, #8
 8016166:	46bd      	mov	sp, r7
 8016168:	bd80      	pop	{r7, pc}
 801616a:	bf00      	nop

0801616c <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801616c:	b480      	push	{r7}
 801616e:	b085      	sub	sp, #20
 8016170:	af00      	add	r7, sp, #0
 8016172:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	7a1b      	ldrb	r3, [r3, #8]
 8016178:	2b10      	cmp	r3, #16
 801617a:	d15e      	bne.n	801623a <RegionAU915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	685b      	ldr	r3, [r3, #4]
 8016180:	330f      	adds	r3, #15
 8016182:	781b      	ldrb	r3, [r3, #0]
 8016184:	2b01      	cmp	r3, #1
 8016186:	d15a      	bne.n	801623e <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016188:	2300      	movs	r3, #0
 801618a:	73fb      	strb	r3, [r7, #15]
 801618c:	2300      	movs	r3, #0
 801618e:	73bb      	strb	r3, [r7, #14]
 8016190:	e04f      	b.n	8016232 <RegionAU915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	685a      	ldr	r2, [r3, #4]
 8016196:	7bbb      	ldrb	r3, [r7, #14]
 8016198:	4413      	add	r3, r2
 801619a:	7819      	ldrb	r1, [r3, #0]
 801619c:	4b2a      	ldr	r3, [pc, #168]	@ (8016248 <RegionAU915ApplyCFList+0xdc>)
 801619e:	681b      	ldr	r3, [r3, #0]
 80161a0:	7bfa      	ldrb	r2, [r7, #15]
 80161a2:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80161a6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80161aa:	4b27      	ldr	r3, [pc, #156]	@ (8016248 <RegionAU915ApplyCFList+0xdc>)
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	7bfa      	ldrb	r2, [r7, #15]
 80161b0:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80161b4:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	685a      	ldr	r2, [r3, #4]
 80161bc:	7bbb      	ldrb	r3, [r7, #14]
 80161be:	3301      	adds	r3, #1
 80161c0:	4413      	add	r3, r2
 80161c2:	781b      	ldrb	r3, [r3, #0]
 80161c4:	021b      	lsls	r3, r3, #8
 80161c6:	b299      	uxth	r1, r3
 80161c8:	4b1f      	ldr	r3, [pc, #124]	@ (8016248 <RegionAU915ApplyCFList+0xdc>)
 80161ca:	681b      	ldr	r3, [r3, #0]
 80161cc:	7bfa      	ldrb	r2, [r7, #15]
 80161ce:	4301      	orrs	r1, r0
 80161d0:	b289      	uxth	r1, r1
 80161d2:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80161d6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 80161da:	7bfb      	ldrb	r3, [r7, #15]
 80161dc:	2b04      	cmp	r3, #4
 80161de:	d10f      	bne.n	8016200 <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 80161e0:	4b19      	ldr	r3, [pc, #100]	@ (8016248 <RegionAU915ApplyCFList+0xdc>)
 80161e2:	681b      	ldr	r3, [r3, #0]
 80161e4:	7bfa      	ldrb	r2, [r7, #15]
 80161e6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80161ea:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80161ee:	4b16      	ldr	r3, [pc, #88]	@ (8016248 <RegionAU915ApplyCFList+0xdc>)
 80161f0:	681b      	ldr	r3, [r3, #0]
 80161f2:	7bfa      	ldrb	r2, [r7, #15]
 80161f4:	b2c9      	uxtb	r1, r1
 80161f6:	b289      	uxth	r1, r1
 80161f8:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80161fc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8016200:	4b12      	ldr	r3, [pc, #72]	@ (801624c <RegionAU915ApplyCFList+0xe0>)
 8016202:	681b      	ldr	r3, [r3, #0]
 8016204:	7bfa      	ldrb	r2, [r7, #15]
 8016206:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801620a:	4b0f      	ldr	r3, [pc, #60]	@ (8016248 <RegionAU915ApplyCFList+0xdc>)
 801620c:	681b      	ldr	r3, [r3, #0]
 801620e:	7bfa      	ldrb	r2, [r7, #15]
 8016210:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016214:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016218:	4b0c      	ldr	r3, [pc, #48]	@ (801624c <RegionAU915ApplyCFList+0xe0>)
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	7bfa      	ldrb	r2, [r7, #15]
 801621e:	4001      	ands	r1, r0
 8016220:	b289      	uxth	r1, r1
 8016222:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016226:	7bfb      	ldrb	r3, [r7, #15]
 8016228:	3301      	adds	r3, #1
 801622a:	73fb      	strb	r3, [r7, #15]
 801622c:	7bbb      	ldrb	r3, [r7, #14]
 801622e:	3302      	adds	r3, #2
 8016230:	73bb      	strb	r3, [r7, #14]
 8016232:	7bfb      	ldrb	r3, [r7, #15]
 8016234:	2b04      	cmp	r3, #4
 8016236:	d9ac      	bls.n	8016192 <RegionAU915ApplyCFList+0x26>
 8016238:	e002      	b.n	8016240 <RegionAU915ApplyCFList+0xd4>
        return;
 801623a:	bf00      	nop
 801623c:	e000      	b.n	8016240 <RegionAU915ApplyCFList+0xd4>
        return;
 801623e:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 8016240:	3714      	adds	r7, #20
 8016242:	46bd      	mov	sp, r7
 8016244:	bc80      	pop	{r7}
 8016246:	4770      	bx	lr
 8016248:	20001dc4 	.word	0x20001dc4
 801624c:	20001dc0 	.word	0x20001dc0

08016250 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016250:	b580      	push	{r7, lr}
 8016252:	b084      	sub	sp, #16
 8016254:	af00      	add	r7, sp, #0
 8016256:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	791b      	ldrb	r3, [r3, #4]
 801625c:	2b00      	cmp	r3, #0
 801625e:	d002      	beq.n	8016266 <RegionAU915ChanMaskSet+0x16>
 8016260:	2b01      	cmp	r3, #1
 8016262:	d036      	beq.n	80162d2 <RegionAU915ChanMaskSet+0x82>
 8016264:	e040      	b.n	80162e8 <RegionAU915ChanMaskSet+0x98>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016266:	4b24      	ldr	r3, [pc, #144]	@ (80162f8 <RegionAU915ChanMaskSet+0xa8>)
 8016268:	681b      	ldr	r3, [r3, #0]
 801626a:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	681b      	ldr	r3, [r3, #0]
 8016272:	2206      	movs	r2, #6
 8016274:	4619      	mov	r1, r3
 8016276:	f001 f817 	bl	80172a8 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801627a:	4b1f      	ldr	r3, [pc, #124]	@ (80162f8 <RegionAU915ChanMaskSet+0xa8>)
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 8016282:	4b1d      	ldr	r3, [pc, #116]	@ (80162f8 <RegionAU915ChanMaskSet+0xa8>)
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	b2d2      	uxtb	r2, r2
 8016288:	b292      	uxth	r2, r2
 801628a:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801628e:	4b1a      	ldr	r3, [pc, #104]	@ (80162f8 <RegionAU915ChanMaskSet+0xa8>)
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	2200      	movs	r2, #0
 8016294:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < 6; i++ )
 8016298:	2300      	movs	r3, #0
 801629a:	73fb      	strb	r3, [r7, #15]
 801629c:	e015      	b.n	80162ca <RegionAU915ChanMaskSet+0x7a>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801629e:	4b17      	ldr	r3, [pc, #92]	@ (80162fc <RegionAU915ChanMaskSet+0xac>)
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	7bfa      	ldrb	r2, [r7, #15]
 80162a4:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80162a8:	4b13      	ldr	r3, [pc, #76]	@ (80162f8 <RegionAU915ChanMaskSet+0xa8>)
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	7bfa      	ldrb	r2, [r7, #15]
 80162ae:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80162b2:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80162b6:	4b11      	ldr	r3, [pc, #68]	@ (80162fc <RegionAU915ChanMaskSet+0xac>)
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	7bfa      	ldrb	r2, [r7, #15]
 80162bc:	4001      	ands	r1, r0
 80162be:	b289      	uxth	r1, r1
 80162c0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 80162c4:	7bfb      	ldrb	r3, [r7, #15]
 80162c6:	3301      	adds	r3, #1
 80162c8:	73fb      	strb	r3, [r7, #15]
 80162ca:	7bfb      	ldrb	r3, [r7, #15]
 80162cc:	2b05      	cmp	r3, #5
 80162ce:	d9e6      	bls.n	801629e <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 80162d0:	e00c      	b.n	80162ec <RegionAU915ChanMaskSet+0x9c>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80162d2:	4b09      	ldr	r3, [pc, #36]	@ (80162f8 <RegionAU915ChanMaskSet+0xa8>)
 80162d4:	681b      	ldr	r3, [r3, #0]
 80162d6:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	681b      	ldr	r3, [r3, #0]
 80162de:	2206      	movs	r2, #6
 80162e0:	4619      	mov	r1, r3
 80162e2:	f000 ffe1 	bl	80172a8 <RegionCommonChanMaskCopy>
            break;
 80162e6:	e001      	b.n	80162ec <RegionAU915ChanMaskSet+0x9c>
        }
        default:
            return false;
 80162e8:	2300      	movs	r3, #0
 80162ea:	e000      	b.n	80162ee <RegionAU915ChanMaskSet+0x9e>
    }
    return true;
 80162ec:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80162ee:	4618      	mov	r0, r3
 80162f0:	3710      	adds	r7, #16
 80162f2:	46bd      	mov	sp, r7
 80162f4:	bd80      	pop	{r7, pc}
 80162f6:	bf00      	nop
 80162f8:	20001dc4 	.word	0x20001dc4
 80162fc:	20001dc0 	.word	0x20001dc0

08016300 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016300:	b580      	push	{r7, lr}
 8016302:	b088      	sub	sp, #32
 8016304:	af02      	add	r7, sp, #8
 8016306:	60ba      	str	r2, [r7, #8]
 8016308:	607b      	str	r3, [r7, #4]
 801630a:	4603      	mov	r3, r0
 801630c:	73fb      	strb	r3, [r7, #15]
 801630e:	460b      	mov	r3, r1
 8016310:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 8016312:	2300      	movs	r3, #0
 8016314:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8016316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801631a:	2b0d      	cmp	r3, #13
 801631c:	bfa8      	it	ge
 801631e:	230d      	movge	r3, #13
 8016320:	b25a      	sxtb	r2, r3
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801632c:	4916      	ldr	r1, [pc, #88]	@ (8016388 <RegionAU915ComputeRxWindowParameters+0x88>)
 801632e:	4618      	mov	r0, r3
 8016330:	f001 fc36 	bl	8017ba0 <RegionCommonGetBandwidth>
 8016334:	4603      	mov	r3, r0
 8016336:	b2da      	uxtb	r2, r3
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016342:	461a      	mov	r2, r3
 8016344:	4b11      	ldr	r3, [pc, #68]	@ (801638c <RegionAU915ComputeRxWindowParameters+0x8c>)
 8016346:	5c9a      	ldrb	r2, [r3, r2]
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801634e:	4619      	mov	r1, r3
 8016350:	4b0d      	ldr	r3, [pc, #52]	@ (8016388 <RegionAU915ComputeRxWindowParameters+0x88>)
 8016352:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016356:	4619      	mov	r1, r3
 8016358:	4610      	mov	r0, r2
 801635a:	f001 f99f 	bl	801769c <RegionCommonComputeSymbolTimeLoRa>
 801635e:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016360:	4b0b      	ldr	r3, [pc, #44]	@ (8016390 <RegionAU915ComputeRxWindowParameters+0x90>)
 8016362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016364:	4798      	blx	r3
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	3308      	adds	r3, #8
 801636a:	687a      	ldr	r2, [r7, #4]
 801636c:	320c      	adds	r2, #12
 801636e:	7bb9      	ldrb	r1, [r7, #14]
 8016370:	9201      	str	r2, [sp, #4]
 8016372:	9300      	str	r3, [sp, #0]
 8016374:	4603      	mov	r3, r0
 8016376:	68ba      	ldr	r2, [r7, #8]
 8016378:	6978      	ldr	r0, [r7, #20]
 801637a:	f001 f9b5 	bl	80176e8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 801637e:	bf00      	nop
 8016380:	3718      	adds	r7, #24
 8016382:	46bd      	mov	sp, r7
 8016384:	bd80      	pop	{r7, pc}
 8016386:	bf00      	nop
 8016388:	0801ff54 	.word	0x0801ff54
 801638c:	0801ff44 	.word	0x0801ff44
 8016390:	080200bc 	.word	0x080200bc

08016394 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016394:	b590      	push	{r4, r7, lr}
 8016396:	b091      	sub	sp, #68	@ 0x44
 8016398:	af0a      	add	r7, sp, #40	@ 0x28
 801639a:	6078      	str	r0, [r7, #4]
 801639c:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	785b      	ldrb	r3, [r3, #1]
 80163a2:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80163a4:	2300      	movs	r3, #0
 80163a6:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 80163a8:	2300      	movs	r3, #0
 80163aa:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	685b      	ldr	r3, [r3, #4]
 80163b0:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80163b2:	4b34      	ldr	r3, [pc, #208]	@ (8016484 <RegionAU915RxConfig+0xf0>)
 80163b4:	685b      	ldr	r3, [r3, #4]
 80163b6:	4798      	blx	r3
 80163b8:	4603      	mov	r3, r0
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d001      	beq.n	80163c2 <RegionAU915RxConfig+0x2e>
    {
        return false;
 80163be:	2300      	movs	r3, #0
 80163c0:	e05c      	b.n	801647c <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	7cdb      	ldrb	r3, [r3, #19]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d109      	bne.n	80163de <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 80163ca:	687b      	ldr	r3, [r7, #4]
 80163cc:	781b      	ldrb	r3, [r3, #0]
 80163ce:	f003 0307 	and.w	r3, r3, #7
 80163d2:	4a2d      	ldr	r2, [pc, #180]	@ (8016488 <RegionAU915RxConfig+0xf4>)
 80163d4:	fb03 f202 	mul.w	r2, r3, r2
 80163d8:	4b2c      	ldr	r3, [pc, #176]	@ (801648c <RegionAU915RxConfig+0xf8>)
 80163da:	4413      	add	r3, r2
 80163dc:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 80163de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80163e2:	4a2b      	ldr	r2, [pc, #172]	@ (8016490 <RegionAU915RxConfig+0xfc>)
 80163e4:	5cd3      	ldrb	r3, [r2, r3]
 80163e6:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80163e8:	4b26      	ldr	r3, [pc, #152]	@ (8016484 <RegionAU915RxConfig+0xf0>)
 80163ea:	68db      	ldr	r3, [r3, #12]
 80163ec:	6938      	ldr	r0, [r7, #16]
 80163ee:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80163f0:	4b24      	ldr	r3, [pc, #144]	@ (8016484 <RegionAU915RxConfig+0xf0>)
 80163f2:	699c      	ldr	r4, [r3, #24]
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	789b      	ldrb	r3, [r3, #2]
 80163f8:	4618      	mov	r0, r3
 80163fa:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	689b      	ldr	r3, [r3, #8]
 8016402:	b29b      	uxth	r3, r3
 8016404:	687a      	ldr	r2, [r7, #4]
 8016406:	7c92      	ldrb	r2, [r2, #18]
 8016408:	9209      	str	r2, [sp, #36]	@ 0x24
 801640a:	2201      	movs	r2, #1
 801640c:	9208      	str	r2, [sp, #32]
 801640e:	2200      	movs	r2, #0
 8016410:	9207      	str	r2, [sp, #28]
 8016412:	2200      	movs	r2, #0
 8016414:	9206      	str	r2, [sp, #24]
 8016416:	2200      	movs	r2, #0
 8016418:	9205      	str	r2, [sp, #20]
 801641a:	2200      	movs	r2, #0
 801641c:	9204      	str	r2, [sp, #16]
 801641e:	2200      	movs	r2, #0
 8016420:	9203      	str	r2, [sp, #12]
 8016422:	9302      	str	r3, [sp, #8]
 8016424:	2308      	movs	r3, #8
 8016426:	9301      	str	r3, [sp, #4]
 8016428:	2300      	movs	r3, #0
 801642a:	9300      	str	r3, [sp, #0]
 801642c:	2301      	movs	r3, #1
 801642e:	460a      	mov	r2, r1
 8016430:	4601      	mov	r1, r0
 8016432:	2001      	movs	r0, #1
 8016434:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	7c5b      	ldrb	r3, [r3, #17]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d005      	beq.n	801644a <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 801643e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016442:	4a14      	ldr	r2, [pc, #80]	@ (8016494 <RegionAU915RxConfig+0x100>)
 8016444:	5cd3      	ldrb	r3, [r2, r3]
 8016446:	75fb      	strb	r3, [r7, #23]
 8016448:	e004      	b.n	8016454 <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 801644a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801644e:	4a12      	ldr	r2, [pc, #72]	@ (8016498 <RegionAU915RxConfig+0x104>)
 8016450:	5cd3      	ldrb	r3, [r2, r3]
 8016452:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8016454:	4b0b      	ldr	r3, [pc, #44]	@ (8016484 <RegionAU915RxConfig+0xf0>)
 8016456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016458:	7dfa      	ldrb	r2, [r7, #23]
 801645a:	320d      	adds	r2, #13
 801645c:	b2d2      	uxtb	r2, r2
 801645e:	4611      	mov	r1, r2
 8016460:	2001      	movs	r0, #1
 8016462:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	7cdb      	ldrb	r3, [r3, #19]
 8016468:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801646c:	6939      	ldr	r1, [r7, #16]
 801646e:	4618      	mov	r0, r3
 8016470:	f001 fbb4 	bl	8017bdc <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8016474:	683b      	ldr	r3, [r7, #0]
 8016476:	7bfa      	ldrb	r2, [r7, #15]
 8016478:	701a      	strb	r2, [r3, #0]
    return true;
 801647a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 801647c:	4618      	mov	r0, r3
 801647e:	371c      	adds	r7, #28
 8016480:	46bd      	mov	sp, r7
 8016482:	bd90      	pop	{r4, r7, pc}
 8016484:	080200bc 	.word	0x080200bc
 8016488:	000927c0 	.word	0x000927c0
 801648c:	370870a0 	.word	0x370870a0
 8016490:	0801ff44 	.word	0x0801ff44
 8016494:	0801ffd0 	.word	0x0801ffd0
 8016498:	0801ffc0 	.word	0x0801ffc0

0801649c <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801649c:	b590      	push	{r4, r7, lr}
 801649e:	b093      	sub	sp, #76	@ 0x4c
 80164a0:	af0a      	add	r7, sp, #40	@ 0x28
 80164a2:	60f8      	str	r0, [r7, #12]
 80164a4:	60b9      	str	r1, [r7, #8]
 80164a6:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 80164a8:	68fb      	ldr	r3, [r7, #12]
 80164aa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80164ae:	461a      	mov	r2, r3
 80164b0:	4b47      	ldr	r3, [pc, #284]	@ (80165d0 <RegionAU915TxConfig+0x134>)
 80164b2:	5c9b      	ldrb	r3, [r3, r2]
 80164b4:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 80164b6:	68fb      	ldr	r3, [r7, #12]
 80164b8:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80164bc:	4b45      	ldr	r3, [pc, #276]	@ (80165d4 <RegionAU915TxConfig+0x138>)
 80164be:	681a      	ldr	r2, [r3, #0]
 80164c0:	4b45      	ldr	r3, [pc, #276]	@ (80165d8 <RegionAU915TxConfig+0x13c>)
 80164c2:	6819      	ldr	r1, [r3, #0]
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	781b      	ldrb	r3, [r3, #0]
 80164c8:	461c      	mov	r4, r3
 80164ca:	4623      	mov	r3, r4
 80164cc:	005b      	lsls	r3, r3, #1
 80164ce:	4423      	add	r3, r4
 80164d0:	009b      	lsls	r3, r3, #2
 80164d2:	440b      	add	r3, r1
 80164d4:	3309      	adds	r3, #9
 80164d6:	781b      	ldrb	r3, [r3, #0]
 80164d8:	4619      	mov	r1, r3
 80164da:	460b      	mov	r3, r1
 80164dc:	005b      	lsls	r3, r3, #1
 80164de:	440b      	add	r3, r1
 80164e0:	00db      	lsls	r3, r3, #3
 80164e2:	4413      	add	r3, r2
 80164e4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80164e8:	4619      	mov	r1, r3
 80164ea:	f001 fb44 	bl	8017b76 <RegionCommonLimitTxPower>
 80164ee:	4603      	mov	r3, r0
 80164f0:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 80164f2:	68fb      	ldr	r3, [r7, #12]
 80164f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80164f8:	4938      	ldr	r1, [pc, #224]	@ (80165dc <RegionAU915TxConfig+0x140>)
 80164fa:	4618      	mov	r0, r3
 80164fc:	f001 fb50 	bl	8017ba0 <RegionCommonGetBandwidth>
 8016500:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8016502:	2300      	movs	r3, #0
 8016504:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8016506:	68fb      	ldr	r3, [r7, #12]
 8016508:	6859      	ldr	r1, [r3, #4]
 801650a:	68fb      	ldr	r3, [r7, #12]
 801650c:	689a      	ldr	r2, [r3, #8]
 801650e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8016512:	4618      	mov	r0, r3
 8016514:	f001 f9a0 	bl	8017858 <RegionCommonComputeTxPower>
 8016518:	4603      	mov	r3, r0
 801651a:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801651c:	4b30      	ldr	r3, [pc, #192]	@ (80165e0 <RegionAU915TxConfig+0x144>)
 801651e:	68da      	ldr	r2, [r3, #12]
 8016520:	4b2d      	ldr	r3, [pc, #180]	@ (80165d8 <RegionAU915TxConfig+0x13c>)
 8016522:	6819      	ldr	r1, [r3, #0]
 8016524:	68fb      	ldr	r3, [r7, #12]
 8016526:	781b      	ldrb	r3, [r3, #0]
 8016528:	4618      	mov	r0, r3
 801652a:	4603      	mov	r3, r0
 801652c:	005b      	lsls	r3, r3, #1
 801652e:	4403      	add	r3, r0
 8016530:	009b      	lsls	r3, r3, #2
 8016532:	440b      	add	r3, r1
 8016534:	681b      	ldr	r3, [r3, #0]
 8016536:	4618      	mov	r0, r3
 8016538:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801653a:	4b29      	ldr	r3, [pc, #164]	@ (80165e0 <RegionAU915TxConfig+0x144>)
 801653c:	69dc      	ldr	r4, [r3, #28]
 801653e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8016542:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8016546:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801654a:	9208      	str	r2, [sp, #32]
 801654c:	2200      	movs	r2, #0
 801654e:	9207      	str	r2, [sp, #28]
 8016550:	2200      	movs	r2, #0
 8016552:	9206      	str	r2, [sp, #24]
 8016554:	2200      	movs	r2, #0
 8016556:	9205      	str	r2, [sp, #20]
 8016558:	2201      	movs	r2, #1
 801655a:	9204      	str	r2, [sp, #16]
 801655c:	2200      	movs	r2, #0
 801655e:	9203      	str	r2, [sp, #12]
 8016560:	2208      	movs	r2, #8
 8016562:	9202      	str	r2, [sp, #8]
 8016564:	2201      	movs	r2, #1
 8016566:	9201      	str	r2, [sp, #4]
 8016568:	9300      	str	r3, [sp, #0]
 801656a:	69bb      	ldr	r3, [r7, #24]
 801656c:	2200      	movs	r2, #0
 801656e:	2001      	movs	r0, #1
 8016570:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8016572:	4b19      	ldr	r3, [pc, #100]	@ (80165d8 <RegionAU915TxConfig+0x13c>)
 8016574:	681a      	ldr	r2, [r3, #0]
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	781b      	ldrb	r3, [r3, #0]
 801657a:	4619      	mov	r1, r3
 801657c:	460b      	mov	r3, r1
 801657e:	005b      	lsls	r3, r3, #1
 8016580:	440b      	add	r3, r1
 8016582:	009b      	lsls	r3, r3, #2
 8016584:	4413      	add	r3, r2
 8016586:	681a      	ldr	r2, [r3, #0]
 8016588:	68fb      	ldr	r3, [r7, #12]
 801658a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801658e:	4619      	mov	r1, r3
 8016590:	4610      	mov	r0, r2
 8016592:	f001 fb55 	bl	8017c40 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8016596:	4b12      	ldr	r3, [pc, #72]	@ (80165e0 <RegionAU915TxConfig+0x144>)
 8016598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801659a:	68fa      	ldr	r2, [r7, #12]
 801659c:	8992      	ldrh	r2, [r2, #12]
 801659e:	b2d2      	uxtb	r2, r2
 80165a0:	4611      	mov	r1, r2
 80165a2:	2001      	movs	r0, #1
 80165a4:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80165a6:	68fb      	ldr	r3, [r7, #12]
 80165a8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	899b      	ldrh	r3, [r3, #12]
 80165b0:	4619      	mov	r1, r3
 80165b2:	4610      	mov	r0, r2
 80165b4:	f7ff fa30 	bl	8015a18 <GetTimeOnAir>
 80165b8:	4602      	mov	r2, r0
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 80165be:	68bb      	ldr	r3, [r7, #8]
 80165c0:	7fba      	ldrb	r2, [r7, #30]
 80165c2:	701a      	strb	r2, [r3, #0]
    return true;
 80165c4:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80165c6:	4618      	mov	r0, r3
 80165c8:	3724      	adds	r7, #36	@ 0x24
 80165ca:	46bd      	mov	sp, r7
 80165cc:	bd90      	pop	{r4, r7, pc}
 80165ce:	bf00      	nop
 80165d0:	0801ff44 	.word	0x0801ff44
 80165d4:	20001dc8 	.word	0x20001dc8
 80165d8:	20001dc4 	.word	0x20001dc4
 80165dc:	0801ff54 	.word	0x0801ff54
 80165e0:	080200bc 	.word	0x080200bc

080165e4 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80165e4:	b590      	push	{r4, r7, lr}
 80165e6:	b097      	sub	sp, #92	@ 0x5c
 80165e8:	af00      	add	r7, sp, #0
 80165ea:	60f8      	str	r0, [r7, #12]
 80165ec:	60b9      	str	r1, [r7, #8]
 80165ee:	607a      	str	r2, [r7, #4]
 80165f0:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80165f2:	2307      	movs	r3, #7
 80165f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80165f8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80165fc:	2200      	movs	r2, #0
 80165fe:	601a      	str	r2, [r3, #0]
 8016600:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8016602:	2300      	movs	r3, #0
 8016604:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 8016608:	2300      	movs	r3, #0
 801660a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801660e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016612:	2200      	movs	r2, #0
 8016614:	601a      	str	r2, [r3, #0]
 8016616:	605a      	str	r2, [r3, #4]
 8016618:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 801661a:	4b97      	ldr	r3, [pc, #604]	@ (8016878 <RegionAU915LinkAdrReq+0x294>)
 801661c:	681b      	ldr	r3, [r3, #0]
 801661e:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 8016622:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016626:	2206      	movs	r2, #6
 8016628:	4618      	mov	r0, r3
 801662a:	f000 fe3d 	bl	80172a8 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801662e:	e11b      	b.n	8016868 <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8016630:	68fb      	ldr	r3, [r7, #12]
 8016632:	685a      	ldr	r2, [r3, #4]
 8016634:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8016638:	4413      	add	r3, r2
 801663a:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801663e:	4611      	mov	r1, r2
 8016640:	4618      	mov	r0, r3
 8016642:	f000 ff51 	bl	80174e8 <RegionCommonParseLinkAdrReq>
 8016646:	4603      	mov	r3, r0
 8016648:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 801664c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8016650:	2b00      	cmp	r3, #0
 8016652:	f000 8113 	beq.w	801687c <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8016656:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801665a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801665e:	4413      	add	r3, r2
 8016660:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8016664:	2307      	movs	r3, #7
 8016666:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801666a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801666e:	2b06      	cmp	r3, #6
 8016670:	d116      	bne.n	80166a0 <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8016672:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016676:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 801667a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801667e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 8016682:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016686:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 801668a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801668e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8016692:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8016696:	b2db      	uxtb	r3, r3
 8016698:	b29b      	uxth	r3, r3
 801669a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801669e:	e0e3      	b.n	8016868 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 80166a0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80166a4:	2b07      	cmp	r3, #7
 80166a6:	d112      	bne.n	80166ce <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 80166a8:	2300      	movs	r3, #0
 80166aa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 80166ae:	2300      	movs	r3, #0
 80166b0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 80166b4:	2300      	movs	r3, #0
 80166b6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 80166ba:	2300      	movs	r3, #0
 80166bc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80166c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80166c4:	b2db      	uxtb	r3, r3
 80166c6:	b29b      	uxth	r3, r3
 80166c8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80166cc:	e0cc      	b.n	8016868 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 80166ce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80166d2:	2b05      	cmp	r3, #5
 80166d4:	f040 80bf 	bne.w	8016856 <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 80166d8:	2301      	movs	r3, #1
 80166da:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 80166de:	2300      	movs	r3, #0
 80166e0:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 80166e4:	2300      	movs	r3, #0
 80166e6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 80166ea:	e0ae      	b.n	801684a <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 80166ec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80166f0:	b2da      	uxtb	r2, r3
 80166f2:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80166f6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80166fa:	fa01 f303 	lsl.w	r3, r1, r3
 80166fe:	4013      	ands	r3, r2
 8016700:	2b00      	cmp	r3, #0
 8016702:	d04d      	beq.n	80167a0 <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8016704:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016708:	f003 0301 	and.w	r3, r3, #1
 801670c:	b2db      	uxtb	r3, r3
 801670e:	2b00      	cmp	r3, #0
 8016710:	d120      	bne.n	8016754 <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8016712:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016716:	005b      	lsls	r3, r3, #1
 8016718:	3358      	adds	r3, #88	@ 0x58
 801671a:	443b      	add	r3, r7
 801671c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016720:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016724:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 8016728:	b292      	uxth	r2, r2
 801672a:	005b      	lsls	r3, r3, #1
 801672c:	3358      	adds	r3, #88	@ 0x58
 801672e:	443b      	add	r3, r7
 8016730:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016734:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016738:	b21a      	sxth	r2, r3
 801673a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801673e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016742:	fa01 f303 	lsl.w	r3, r1, r3
 8016746:	b21b      	sxth	r3, r3
 8016748:	4313      	orrs	r3, r2
 801674a:	b21b      	sxth	r3, r3
 801674c:	b29b      	uxth	r3, r3
 801674e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016752:	e075      	b.n	8016840 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8016754:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016758:	005b      	lsls	r3, r3, #1
 801675a:	3358      	adds	r3, #88	@ 0x58
 801675c:	443b      	add	r3, r7
 801675e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016762:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016766:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801676a:	b292      	uxth	r2, r2
 801676c:	005b      	lsls	r3, r3, #1
 801676e:	3358      	adds	r3, #88	@ 0x58
 8016770:	443b      	add	r3, r7
 8016772:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016776:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801677a:	b21a      	sxth	r2, r3
 801677c:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016780:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016784:	fa01 f303 	lsl.w	r3, r1, r3
 8016788:	b21b      	sxth	r3, r3
 801678a:	4313      	orrs	r3, r2
 801678c:	b21b      	sxth	r3, r3
 801678e:	b29b      	uxth	r3, r3
 8016790:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016794:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016798:	3301      	adds	r3, #1
 801679a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 801679e:	e04f      	b.n	8016840 <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 80167a0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80167a4:	f003 0301 	and.w	r3, r3, #1
 80167a8:	b2db      	uxtb	r3, r3
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	d122      	bne.n	80167f4 <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 80167ae:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80167b2:	005b      	lsls	r3, r3, #1
 80167b4:	3358      	adds	r3, #88	@ 0x58
 80167b6:	443b      	add	r3, r7
 80167b8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80167bc:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80167c0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80167c4:	b292      	uxth	r2, r2
 80167c6:	005b      	lsls	r3, r3, #1
 80167c8:	3358      	adds	r3, #88	@ 0x58
 80167ca:	443b      	add	r3, r7
 80167cc:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80167d0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80167d4:	b21a      	sxth	r2, r3
 80167d6:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80167da:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80167de:	fa01 f303 	lsl.w	r3, r1, r3
 80167e2:	b21b      	sxth	r3, r3
 80167e4:	43db      	mvns	r3, r3
 80167e6:	b21b      	sxth	r3, r3
 80167e8:	4013      	ands	r3, r2
 80167ea:	b21b      	sxth	r3, r3
 80167ec:	b29b      	uxth	r3, r3
 80167ee:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80167f2:	e025      	b.n	8016840 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 80167f4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80167f8:	005b      	lsls	r3, r3, #1
 80167fa:	3358      	adds	r3, #88	@ 0x58
 80167fc:	443b      	add	r3, r7
 80167fe:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016802:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016806:	b2d2      	uxtb	r2, r2
 8016808:	b292      	uxth	r2, r2
 801680a:	005b      	lsls	r3, r3, #1
 801680c:	3358      	adds	r3, #88	@ 0x58
 801680e:	443b      	add	r3, r7
 8016810:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8016814:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016818:	b21a      	sxth	r2, r3
 801681a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801681e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016822:	fa01 f303 	lsl.w	r3, r1, r3
 8016826:	b21b      	sxth	r3, r3
 8016828:	43db      	mvns	r3, r3
 801682a:	b21b      	sxth	r3, r3
 801682c:	4013      	ands	r3, r2
 801682e:	b21b      	sxth	r3, r3
 8016830:	b29b      	uxth	r3, r3
 8016832:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016836:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801683a:	3301      	adds	r3, #1
 801683c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8016840:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016844:	3301      	adds	r3, #1
 8016846:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801684a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801684e:	2b07      	cmp	r3, #7
 8016850:	f67f af4c 	bls.w	80166ec <RegionAU915LinkAdrReq+0x108>
 8016854:	e008      	b.n	8016868 <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8016856:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801685a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801685e:	005b      	lsls	r3, r3, #1
 8016860:	3358      	adds	r3, #88	@ 0x58
 8016862:	443b      	add	r3, r7
 8016864:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8016868:	68fb      	ldr	r3, [r7, #12]
 801686a:	7a1b      	ldrb	r3, [r3, #8]
 801686c:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8016870:	429a      	cmp	r2, r3
 8016872:	f4ff aedd 	bcc.w	8016630 <RegionAU915LinkAdrReq+0x4c>
 8016876:	e002      	b.n	801687e <RegionAU915LinkAdrReq+0x29a>
 8016878:	20001dc4 	.word	0x20001dc4
            break; // break loop, since no more request has been found
 801687c:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801687e:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8016882:	2b05      	cmp	r3, #5
 8016884:	dc0f      	bgt.n	80168a6 <RegionAU915LinkAdrReq+0x2c2>
 8016886:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801688a:	2204      	movs	r2, #4
 801688c:	2100      	movs	r1, #0
 801688e:	4618      	mov	r0, r3
 8016890:	f000 fcde 	bl	8017250 <RegionCommonCountChannels>
 8016894:	4603      	mov	r3, r0
 8016896:	2b01      	cmp	r3, #1
 8016898:	d805      	bhi.n	80168a6 <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801689a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801689e:	f023 0301 	bic.w	r3, r3, #1
 80168a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80168a6:	2302      	movs	r3, #2
 80168a8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	7a5b      	ldrb	r3, [r3, #9]
 80168b0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 80168b4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80168b8:	4618      	mov	r0, r3
 80168ba:	f7ff f8dd 	bl	8015a78 <RegionAU915GetPhyParam>
 80168be:	4603      	mov	r3, r0
 80168c0:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 80168c2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80168c6:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80168c8:	68fb      	ldr	r3, [r7, #12]
 80168ca:	7a9b      	ldrb	r3, [r3, #10]
 80168cc:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80168ce:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80168d2:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80168d4:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 80168d8:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80168da:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80168de:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80168e0:	68fb      	ldr	r3, [r7, #12]
 80168e2:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80168e6:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80168e8:	68fb      	ldr	r3, [r7, #12]
 80168ea:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80168ee:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80168f0:	68fb      	ldr	r3, [r7, #12]
 80168f2:	7b5b      	ldrb	r3, [r3, #13]
 80168f4:	b25b      	sxtb	r3, r3
 80168f6:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 80168f8:	2348      	movs	r3, #72	@ 0x48
 80168fa:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 80168fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016902:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8016904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016906:	b25b      	sxtb	r3, r3
 8016908:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 801690c:	230d      	movs	r3, #13
 801690e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8016912:	4b3f      	ldr	r3, [pc, #252]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 8016914:	681b      	ldr	r3, [r3, #0]
 8016916:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 8016918:	230e      	movs	r3, #14
 801691a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 801691e:	2300      	movs	r3, #0
 8016920:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8016924:	68fb      	ldr	r3, [r7, #12]
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801692a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 801692e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8016932:	1c9a      	adds	r2, r3, #2
 8016934:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8016938:	1c59      	adds	r1, r3, #1
 801693a:	f107 0014 	add.w	r0, r7, #20
 801693e:	4623      	mov	r3, r4
 8016940:	f000 fe23 	bl	801758a <RegionCommonLinkAdrReqVerifyParams>
 8016944:	4603      	mov	r3, r0
 8016946:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801694a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801694e:	2b07      	cmp	r3, #7
 8016950:	d147      	bne.n	80169e2 <RegionAU915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 8016952:	4b2f      	ldr	r3, [pc, #188]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 8016954:	681b      	ldr	r3, [r3, #0]
 8016956:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801695a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801695e:	2206      	movs	r2, #6
 8016960:	4618      	mov	r0, r3
 8016962:	f000 fca1 	bl	80172a8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8016966:	4b2b      	ldr	r3, [pc, #172]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	8819      	ldrh	r1, [r3, #0]
 801696c:	4b28      	ldr	r3, [pc, #160]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 801696e:	681b      	ldr	r3, [r3, #0]
 8016970:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8016974:	4b27      	ldr	r3, [pc, #156]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 8016976:	681b      	ldr	r3, [r3, #0]
 8016978:	400a      	ands	r2, r1
 801697a:	b292      	uxth	r2, r2
 801697c:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801697e:	4b25      	ldr	r3, [pc, #148]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	8859      	ldrh	r1, [r3, #2]
 8016984:	4b22      	ldr	r3, [pc, #136]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 8016986:	681b      	ldr	r3, [r3, #0]
 8016988:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 801698c:	4b21      	ldr	r3, [pc, #132]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 801698e:	681b      	ldr	r3, [r3, #0]
 8016990:	400a      	ands	r2, r1
 8016992:	b292      	uxth	r2, r2
 8016994:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 8016996:	4b1f      	ldr	r3, [pc, #124]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 8016998:	681b      	ldr	r3, [r3, #0]
 801699a:	8899      	ldrh	r1, [r3, #4]
 801699c:	4b1c      	ldr	r3, [pc, #112]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 801699e:	681b      	ldr	r3, [r3, #0]
 80169a0:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 80169a4:	4b1b      	ldr	r3, [pc, #108]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 80169a6:	681b      	ldr	r3, [r3, #0]
 80169a8:	400a      	ands	r2, r1
 80169aa:	b292      	uxth	r2, r2
 80169ac:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 80169ae:	4b19      	ldr	r3, [pc, #100]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 80169b0:	681b      	ldr	r3, [r3, #0]
 80169b2:	88d9      	ldrh	r1, [r3, #6]
 80169b4:	4b16      	ldr	r3, [pc, #88]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 80169b6:	681b      	ldr	r3, [r3, #0]
 80169b8:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 80169bc:	4b15      	ldr	r3, [pc, #84]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	400a      	ands	r2, r1
 80169c2:	b292      	uxth	r2, r2
 80169c4:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 80169c6:	4b12      	ldr	r3, [pc, #72]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 80169c8:	681a      	ldr	r2, [r3, #0]
 80169ca:	4b12      	ldr	r3, [pc, #72]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 80169d2:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 80169d4:	4b0e      	ldr	r3, [pc, #56]	@ (8016a10 <RegionAU915LinkAdrReq+0x42c>)
 80169d6:	681a      	ldr	r2, [r3, #0]
 80169d8:	4b0e      	ldr	r3, [pc, #56]	@ (8016a14 <RegionAU915LinkAdrReq+0x430>)
 80169da:	681b      	ldr	r3, [r3, #0]
 80169dc:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 80169e0:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80169e2:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 80169e6:	68bb      	ldr	r3, [r7, #8]
 80169e8:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80169ea:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 80169ee:	687b      	ldr	r3, [r7, #4]
 80169f0:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80169f2:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80169f6:	683b      	ldr	r3, [r7, #0]
 80169f8:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80169fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80169fc:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8016a00:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 8016a02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 8016a06:	4618      	mov	r0, r3
 8016a08:	375c      	adds	r7, #92	@ 0x5c
 8016a0a:	46bd      	mov	sp, r7
 8016a0c:	bd90      	pop	{r4, r7, pc}
 8016a0e:	bf00      	nop
 8016a10:	20001dc4 	.word	0x20001dc4
 8016a14:	20001dc0 	.word	0x20001dc0

08016a18 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8016a18:	b580      	push	{r7, lr}
 8016a1a:	b084      	sub	sp, #16
 8016a1c:	af00      	add	r7, sp, #0
 8016a1e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8016a20:	2307      	movs	r3, #7
 8016a22:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	685b      	ldr	r3, [r3, #4]
 8016a28:	4618      	mov	r0, r3
 8016a2a:	f7fe ffaf 	bl	801598c <VerifyRfFreq>
 8016a2e:	4603      	mov	r3, r0
 8016a30:	f083 0301 	eor.w	r3, r3, #1
 8016a34:	b2db      	uxtb	r3, r3
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d003      	beq.n	8016a42 <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8016a3a:	7bfb      	ldrb	r3, [r7, #15]
 8016a3c:	f023 0301 	bic.w	r3, r3, #1
 8016a40:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8016a42:	687b      	ldr	r3, [r7, #4]
 8016a44:	f993 3000 	ldrsb.w	r3, [r3]
 8016a48:	220d      	movs	r2, #13
 8016a4a:	2108      	movs	r1, #8
 8016a4c:	4618      	mov	r0, r3
 8016a4e:	f000 fbae 	bl	80171ae <RegionCommonValueInRange>
 8016a52:	4603      	mov	r3, r0
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	d103      	bne.n	8016a60 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8016a58:	7bfb      	ldrb	r3, [r7, #15]
 8016a5a:	f023 0302 	bic.w	r3, r3, #2
 8016a5e:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	f993 3000 	ldrsb.w	r3, [r3]
 8016a66:	2b07      	cmp	r3, #7
 8016a68:	d004      	beq.n	8016a74 <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8016a6a:	687b      	ldr	r3, [r7, #4]
 8016a6c:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8016a70:	2b0d      	cmp	r3, #13
 8016a72:	dd03      	ble.n	8016a7c <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 8016a74:	7bfb      	ldrb	r3, [r7, #15]
 8016a76:	f023 0302 	bic.w	r3, r3, #2
 8016a7a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016a82:	2205      	movs	r2, #5
 8016a84:	2100      	movs	r1, #0
 8016a86:	4618      	mov	r0, r3
 8016a88:	f000 fb91 	bl	80171ae <RegionCommonValueInRange>
 8016a8c:	4603      	mov	r3, r0
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d103      	bne.n	8016a9a <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8016a92:	7bfb      	ldrb	r3, [r7, #15]
 8016a94:	f023 0304 	bic.w	r3, r3, #4
 8016a98:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 8016a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a9c:	4618      	mov	r0, r3
 8016a9e:	3710      	adds	r7, #16
 8016aa0:	46bd      	mov	sp, r7
 8016aa2:	bd80      	pop	{r7, pc}

08016aa4 <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8016aa4:	b480      	push	{r7}
 8016aa6:	b083      	sub	sp, #12
 8016aa8:	af00      	add	r7, sp, #0
 8016aaa:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8016aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016ab0:	4618      	mov	r0, r3
 8016ab2:	370c      	adds	r7, #12
 8016ab4:	46bd      	mov	sp, r7
 8016ab6:	bc80      	pop	{r7}
 8016ab8:	4770      	bx	lr

08016aba <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8016aba:	b480      	push	{r7}
 8016abc:	b083      	sub	sp, #12
 8016abe:	af00      	add	r7, sp, #0
 8016ac0:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 8016ac2:	2300      	movs	r3, #0
}
 8016ac4:	4618      	mov	r0, r3
 8016ac6:	370c      	adds	r7, #12
 8016ac8:	46bd      	mov	sp, r7
 8016aca:	bc80      	pop	{r7}
 8016acc:	4770      	bx	lr

08016ace <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8016ace:	b480      	push	{r7}
 8016ad0:	b083      	sub	sp, #12
 8016ad2:	af00      	add	r7, sp, #0
 8016ad4:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8016ad6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016ada:	4618      	mov	r0, r3
 8016adc:	370c      	adds	r7, #12
 8016ade:	46bd      	mov	sp, r7
 8016ae0:	bc80      	pop	{r7}
 8016ae2:	4770      	bx	lr

08016ae4 <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8016ae4:	b480      	push	{r7}
 8016ae6:	b083      	sub	sp, #12
 8016ae8:	af00      	add	r7, sp, #0
 8016aea:	4603      	mov	r3, r0
 8016aec:	460a      	mov	r2, r1
 8016aee:	71fb      	strb	r3, [r7, #7]
 8016af0:	4613      	mov	r3, r2
 8016af2:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 8016af4:	79bb      	ldrb	r3, [r7, #6]
 8016af6:	2b00      	cmp	r3, #0
 8016af8:	d106      	bne.n	8016b08 <RegionAU915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8016afa:	4b13      	ldr	r3, [pc, #76]	@ (8016b48 <RegionAU915AlternateDr+0x64>)
 8016afc:	681b      	ldr	r3, [r3, #0]
 8016afe:	7b5a      	ldrb	r2, [r3, #13]
 8016b00:	3201      	adds	r2, #1
 8016b02:	b2d2      	uxtb	r2, r2
 8016b04:	735a      	strb	r2, [r3, #13]
 8016b06:	e005      	b.n	8016b14 <RegionAU915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 8016b08:	4b0f      	ldr	r3, [pc, #60]	@ (8016b48 <RegionAU915AlternateDr+0x64>)
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	7b5a      	ldrb	r2, [r3, #13]
 8016b0e:	3a01      	subs	r2, #1
 8016b10:	b2d2      	uxtb	r2, r2
 8016b12:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 8016b14:	4b0c      	ldr	r3, [pc, #48]	@ (8016b48 <RegionAU915AlternateDr+0x64>)
 8016b16:	681b      	ldr	r3, [r3, #0]
 8016b18:	7b5a      	ldrb	r2, [r3, #13]
 8016b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8016b4c <RegionAU915AlternateDr+0x68>)
 8016b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8016b20:	0859      	lsrs	r1, r3, #1
 8016b22:	460b      	mov	r3, r1
 8016b24:	00db      	lsls	r3, r3, #3
 8016b26:	440b      	add	r3, r1
 8016b28:	1ad3      	subs	r3, r2, r3
 8016b2a:	b2db      	uxtb	r3, r3
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	d102      	bne.n	8016b36 <RegionAU915AlternateDr+0x52>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 8016b30:	2306      	movs	r3, #6
 8016b32:	71fb      	strb	r3, [r7, #7]
 8016b34:	e001      	b.n	8016b3a <RegionAU915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_2;
 8016b36:	2302      	movs	r3, #2
 8016b38:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8016b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8016b3e:	4618      	mov	r0, r3
 8016b40:	370c      	adds	r7, #12
 8016b42:	46bd      	mov	sp, r7
 8016b44:	bc80      	pop	{r7}
 8016b46:	4770      	bx	lr
 8016b48:	20001dc0 	.word	0x20001dc0
 8016b4c:	38e38e39 	.word	0x38e38e39

08016b50 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8016b50:	b580      	push	{r7, lr}
 8016b52:	b0a8      	sub	sp, #160	@ 0xa0
 8016b54:	af02      	add	r7, sp, #8
 8016b56:	60f8      	str	r0, [r7, #12]
 8016b58:	60b9      	str	r1, [r7, #8]
 8016b5a:	607a      	str	r2, [r7, #4]
 8016b5c:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 8016b5e:	2300      	movs	r3, #0
 8016b60:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 8016b64:	2300      	movs	r3, #0
 8016b66:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8016b6a:	2300      	movs	r3, #0
 8016b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016b6e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8016b72:	2244      	movs	r2, #68	@ 0x44
 8016b74:	2100      	movs	r1, #0
 8016b76:	4618      	mov	r0, r3
 8016b78:	f008 fa2c 	bl	801efd4 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8016b7c:	230c      	movs	r3, #12
 8016b7e:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8016b82:	4b67      	ldr	r3, [pc, #412]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016b84:	681b      	ldr	r3, [r3, #0]
 8016b86:	2204      	movs	r2, #4
 8016b88:	2100      	movs	r1, #0
 8016b8a:	4618      	mov	r0, r3
 8016b8c:	f000 fb60 	bl	8017250 <RegionCommonCountChannels>
 8016b90:	4603      	mov	r3, r0
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	d10e      	bne.n	8016bb4 <RegionAU915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 8016b96:	4b62      	ldr	r3, [pc, #392]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016b98:	681b      	ldr	r3, [r3, #0]
 8016b9a:	4618      	mov	r0, r3
 8016b9c:	4b61      	ldr	r3, [pc, #388]	@ (8016d24 <RegionAU915NextChannel+0x1d4>)
 8016b9e:	681b      	ldr	r3, [r3, #0]
 8016ba0:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016ba4:	2204      	movs	r2, #4
 8016ba6:	4619      	mov	r1, r3
 8016ba8:	f000 fb7e 	bl	80172a8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8016bac:	4b5c      	ldr	r3, [pc, #368]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016bae:	681b      	ldr	r3, [r3, #0]
 8016bb0:	2200      	movs	r2, #0
 8016bb2:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 8016bb4:	68fb      	ldr	r3, [r7, #12]
 8016bb6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016bba:	2b05      	cmp	r3, #5
 8016bbc:	dd0c      	ble.n	8016bd8 <RegionAU915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8016bbe:	4b58      	ldr	r3, [pc, #352]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016bc0:	681b      	ldr	r3, [r3, #0]
 8016bc2:	891b      	ldrh	r3, [r3, #8]
 8016bc4:	b2db      	uxtb	r3, r3
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	d106      	bne.n	8016bd8 <RegionAU915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8016bca:	4b56      	ldr	r3, [pc, #344]	@ (8016d24 <RegionAU915NextChannel+0x1d4>)
 8016bcc:	681a      	ldr	r2, [r3, #0]
 8016bce:	4b54      	ldr	r3, [pc, #336]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016bd0:	681b      	ldr	r3, [r3, #0]
 8016bd2:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 8016bd6:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	7a5b      	ldrb	r3, [r3, #9]
 8016bdc:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8016bde:	68fb      	ldr	r3, [r7, #12]
 8016be0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016be4:	b2db      	uxtb	r3, r3
 8016be6:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8016be8:	4b4d      	ldr	r3, [pc, #308]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016bea:	681b      	ldr	r3, [r3, #0]
 8016bec:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8016bee:	4b4d      	ldr	r3, [pc, #308]	@ (8016d24 <RegionAU915NextChannel+0x1d4>)
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8016bf4:	4b4c      	ldr	r3, [pc, #304]	@ (8016d28 <RegionAU915NextChannel+0x1d8>)
 8016bf6:	681b      	ldr	r3, [r3, #0]
 8016bf8:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 8016bfa:	2348      	movs	r3, #72	@ 0x48
 8016bfc:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 8016bfe:	2300      	movs	r3, #0
 8016c00:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8016c02:	68fb      	ldr	r3, [r7, #12]
 8016c04:	681b      	ldr	r3, [r3, #0]
 8016c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8016c08:	68fb      	ldr	r3, [r7, #12]
 8016c0a:	685b      	ldr	r3, [r3, #4]
 8016c0c:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8016c0e:	68fb      	ldr	r3, [r7, #12]
 8016c10:	7a9b      	ldrb	r3, [r3, #10]
 8016c12:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 8016c16:	2301      	movs	r3, #1
 8016c18:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8016c1c:	68fa      	ldr	r2, [r7, #12]
 8016c1e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8016c22:	320c      	adds	r2, #12
 8016c24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016c28:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8016c2c:	68fb      	ldr	r3, [r7, #12]
 8016c2e:	7d1b      	ldrb	r3, [r3, #20]
 8016c30:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8016c34:	68fb      	ldr	r3, [r7, #12]
 8016c36:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8016c3a:	68fb      	ldr	r3, [r7, #12]
 8016c3c:	8adb      	ldrh	r3, [r3, #22]
 8016c3e:	4619      	mov	r1, r3
 8016c40:	4610      	mov	r0, r2
 8016c42:	f7fe fee9 	bl	8015a18 <GetTimeOnAir>
 8016c46:	4603      	mov	r3, r0
 8016c48:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8016c4a:	f107 0314 	add.w	r3, r7, #20
 8016c4e:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8016c50:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 8016c54:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8016c58:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	9301      	str	r3, [sp, #4]
 8016c60:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8016c64:	9300      	str	r3, [sp, #0]
 8016c66:	460b      	mov	r3, r1
 8016c68:	6839      	ldr	r1, [r7, #0]
 8016c6a:	f000 fee4 	bl	8017a36 <RegionCommonIdentifyChannels>
 8016c6e:	4603      	mov	r3, r0
 8016c70:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8016c74:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d14a      	bne.n	8016d12 <RegionAU915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 8016c7c:	68fb      	ldr	r3, [r7, #12]
 8016c7e:	7a5b      	ldrb	r3, [r3, #9]
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d00e      	beq.n	8016ca2 <RegionAU915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8016c84:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8016c88:	3b01      	subs	r3, #1
 8016c8a:	4619      	mov	r1, r3
 8016c8c:	2000      	movs	r0, #0
 8016c8e:	f003 fbbb 	bl	801a408 <randr>
 8016c92:	4603      	mov	r3, r0
 8016c94:	3398      	adds	r3, #152	@ 0x98
 8016c96:	443b      	add	r3, r7
 8016c98:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8016c9c:	68bb      	ldr	r3, [r7, #8]
 8016c9e:	701a      	strb	r2, [r3, #0]
 8016ca0:	e02e      	b.n	8016d00 <RegionAU915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016ca8:	2b02      	cmp	r3, #2
 8016caa:	d10e      	bne.n	8016cca <RegionAU915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8016cac:	4b1c      	ldr	r3, [pc, #112]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016cae:	681b      	ldr	r3, [r3, #0]
 8016cb0:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8016cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016cb4:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8016cb6:	330c      	adds	r3, #12
 8016cb8:	68ba      	ldr	r2, [r7, #8]
 8016cba:	4619      	mov	r1, r3
 8016cbc:	f000 f896 	bl	8016dec <RegionBaseUSComputeNext125kHzJoinChannel>
 8016cc0:	4603      	mov	r3, r0
 8016cc2:	2b03      	cmp	r3, #3
 8016cc4:	d11c      	bne.n	8016d00 <RegionAU915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8016cc6:	2303      	movs	r3, #3
 8016cc8:	e025      	b.n	8016d16 <RegionAU915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8016cca:	2300      	movs	r3, #0
 8016ccc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8016cd0:	e004      	b.n	8016cdc <RegionAU915NextChannel+0x18c>
                {
                    i++;
 8016cd2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8016cd6:	3301      	adds	r3, #1
 8016cd8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8016cdc:	4b10      	ldr	r3, [pc, #64]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	891b      	ldrh	r3, [r3, #8]
 8016ce2:	b2da      	uxtb	r2, r3
 8016ce4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8016ce8:	fa42 f303 	asr.w	r3, r2, r3
 8016cec:	f003 0301 	and.w	r3, r3, #1
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	d0ee      	beq.n	8016cd2 <RegionAU915NextChannel+0x182>
                }
                *channel = 64 + i;
 8016cf4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8016cf8:	3340      	adds	r3, #64	@ 0x40
 8016cfa:	b2da      	uxtb	r2, r3
 8016cfc:	68bb      	ldr	r3, [r7, #8]
 8016cfe:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 8016d00:	4b07      	ldr	r3, [pc, #28]	@ (8016d20 <RegionAU915NextChannel+0x1d0>)
 8016d02:	681b      	ldr	r3, [r3, #0]
 8016d04:	4618      	mov	r0, r3
 8016d06:	68bb      	ldr	r3, [r7, #8]
 8016d08:	781b      	ldrb	r3, [r3, #0]
 8016d0a:	2248      	movs	r2, #72	@ 0x48
 8016d0c:	4619      	mov	r1, r3
 8016d0e:	f000 fa6b 	bl	80171e8 <RegionCommonChanDisable>
    }
    return status;
 8016d12:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 8016d16:	4618      	mov	r0, r3
 8016d18:	3798      	adds	r7, #152	@ 0x98
 8016d1a:	46bd      	mov	sp, r7
 8016d1c:	bd80      	pop	{r7, pc}
 8016d1e:	bf00      	nop
 8016d20:	20001dc0 	.word	0x20001dc0
 8016d24:	20001dc4 	.word	0x20001dc4
 8016d28:	20001dc8 	.word	0x20001dc8

08016d2c <RegionAU915ApplyDrOffset>:
#endif /* REGION_AU915 */
}
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8016d2c:	b480      	push	{r7}
 8016d2e:	b085      	sub	sp, #20
 8016d30:	af00      	add	r7, sp, #0
 8016d32:	4603      	mov	r3, r0
 8016d34:	71fb      	strb	r3, [r7, #7]
 8016d36:	460b      	mov	r3, r1
 8016d38:	71bb      	strb	r3, [r7, #6]
 8016d3a:	4613      	mov	r3, r2
 8016d3c:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 8016d3e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016d42:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8016d46:	480d      	ldr	r0, [pc, #52]	@ (8016d7c <RegionAU915ApplyDrOffset+0x50>)
 8016d48:	4613      	mov	r3, r2
 8016d4a:	005b      	lsls	r3, r3, #1
 8016d4c:	4413      	add	r3, r2
 8016d4e:	005b      	lsls	r3, r3, #1
 8016d50:	4403      	add	r3, r0
 8016d52:	440b      	add	r3, r1
 8016d54:	781b      	ldrb	r3, [r3, #0]
 8016d56:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8016d58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	da07      	bge.n	8016d70 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 8016d60:	79fb      	ldrb	r3, [r7, #7]
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d102      	bne.n	8016d6c <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 8016d66:	2300      	movs	r3, #0
 8016d68:	73fb      	strb	r3, [r7, #15]
 8016d6a:	e001      	b.n	8016d70 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 8016d6c:	2302      	movs	r3, #2
 8016d6e:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 8016d70:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 8016d72:	4618      	mov	r0, r3
 8016d74:	3714      	adds	r7, #20
 8016d76:	46bd      	mov	sp, r7
 8016d78:	bc80      	pop	{r7}
 8016d7a:	4770      	bx	lr
 8016d7c:	0801ff94 	.word	0x0801ff94

08016d80 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8016d80:	b480      	push	{r7}
 8016d82:	b087      	sub	sp, #28
 8016d84:	af00      	add	r7, sp, #0
 8016d86:	4603      	mov	r3, r0
 8016d88:	60b9      	str	r1, [r7, #8]
 8016d8a:	607a      	str	r2, [r7, #4]
 8016d8c:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8016d8e:	68bb      	ldr	r3, [r7, #8]
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d002      	beq.n	8016d9a <FindAvailable125kHzChannels+0x1a>
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	d101      	bne.n	8016d9e <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016d9a:	2303      	movs	r3, #3
 8016d9c:	e021      	b.n	8016de2 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	2200      	movs	r2, #0
 8016da2:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8016da4:	2300      	movs	r3, #0
 8016da6:	75fb      	strb	r3, [r7, #23]
 8016da8:	e017      	b.n	8016dda <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8016daa:	89fa      	ldrh	r2, [r7, #14]
 8016dac:	7dfb      	ldrb	r3, [r7, #23]
 8016dae:	fa42 f303 	asr.w	r3, r2, r3
 8016db2:	f003 0301 	and.w	r3, r3, #1
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d00c      	beq.n	8016dd4 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	781b      	ldrb	r3, [r3, #0]
 8016dbe:	461a      	mov	r2, r3
 8016dc0:	68bb      	ldr	r3, [r7, #8]
 8016dc2:	4413      	add	r3, r2
 8016dc4:	7dfa      	ldrb	r2, [r7, #23]
 8016dc6:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	781b      	ldrb	r3, [r3, #0]
 8016dcc:	3301      	adds	r3, #1
 8016dce:	b2da      	uxtb	r2, r3
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8016dd4:	7dfb      	ldrb	r3, [r7, #23]
 8016dd6:	3301      	adds	r3, #1
 8016dd8:	75fb      	strb	r3, [r7, #23]
 8016dda:	7dfb      	ldrb	r3, [r7, #23]
 8016ddc:	2b07      	cmp	r3, #7
 8016dde:	d9e4      	bls.n	8016daa <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8016de0:	2300      	movs	r3, #0
}
 8016de2:	4618      	mov	r0, r3
 8016de4:	371c      	adds	r7, #28
 8016de6:	46bd      	mov	sp, r7
 8016de8:	bc80      	pop	{r7}
 8016dea:	4770      	bx	lr

08016dec <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8016dec:	b590      	push	{r4, r7, lr}
 8016dee:	b089      	sub	sp, #36	@ 0x24
 8016df0:	af00      	add	r7, sp, #0
 8016df2:	60f8      	str	r0, [r7, #12]
 8016df4:	60b9      	str	r1, [r7, #8]
 8016df6:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8016df8:	2300      	movs	r3, #0
 8016dfa:	617b      	str	r3, [r7, #20]
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 8016e00:	2300      	movs	r3, #0
 8016e02:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	d005      	beq.n	8016e16 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8016e0a:	68bb      	ldr	r3, [r7, #8]
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d002      	beq.n	8016e16 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d101      	bne.n	8016e1a <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016e16:	2303      	movs	r3, #3
 8016e18:	e055      	b.n	8016ec6 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8016e1a:	68bb      	ldr	r3, [r7, #8]
 8016e1c:	781b      	ldrb	r3, [r3, #0]
 8016e1e:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8016e20:	7f7b      	ldrb	r3, [r7, #29]
 8016e22:	085b      	lsrs	r3, r3, #1
 8016e24:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8016e26:	7f7b      	ldrb	r3, [r7, #29]
 8016e28:	f003 0301 	and.w	r3, r3, #1
 8016e2c:	b2db      	uxtb	r3, r3
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	d107      	bne.n	8016e42 <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8016e32:	7f3b      	ldrb	r3, [r7, #28]
 8016e34:	005b      	lsls	r3, r3, #1
 8016e36:	68fa      	ldr	r2, [r7, #12]
 8016e38:	4413      	add	r3, r2
 8016e3a:	881b      	ldrh	r3, [r3, #0]
 8016e3c:	b2db      	uxtb	r3, r3
 8016e3e:	83fb      	strh	r3, [r7, #30]
 8016e40:	e006      	b.n	8016e50 <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8016e42:	7f3b      	ldrb	r3, [r7, #28]
 8016e44:	005b      	lsls	r3, r3, #1
 8016e46:	68fa      	ldr	r2, [r7, #12]
 8016e48:	4413      	add	r3, r2
 8016e4a:	881b      	ldrh	r3, [r3, #0]
 8016e4c:	0a1b      	lsrs	r3, r3, #8
 8016e4e:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8016e50:	f107 0213 	add.w	r2, r7, #19
 8016e54:	f107 0114 	add.w	r1, r7, #20
 8016e58:	8bfb      	ldrh	r3, [r7, #30]
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	f7ff ff90 	bl	8016d80 <FindAvailable125kHzChannels>
 8016e60:	4603      	mov	r3, r0
 8016e62:	2b03      	cmp	r3, #3
 8016e64:	d101      	bne.n	8016e6a <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8016e66:	2303      	movs	r3, #3
 8016e68:	e02d      	b.n	8016ec6 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 8016e6a:	7cfb      	ldrb	r3, [r7, #19]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d011      	beq.n	8016e94 <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8016e70:	7f7b      	ldrb	r3, [r7, #29]
 8016e72:	00db      	lsls	r3, r3, #3
 8016e74:	b2dc      	uxtb	r4, r3
 8016e76:	7cfb      	ldrb	r3, [r7, #19]
 8016e78:	3b01      	subs	r3, #1
 8016e7a:	4619      	mov	r1, r3
 8016e7c:	2000      	movs	r0, #0
 8016e7e:	f003 fac3 	bl	801a408 <randr>
 8016e82:	4603      	mov	r3, r0
 8016e84:	3320      	adds	r3, #32
 8016e86:	443b      	add	r3, r7
 8016e88:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8016e8c:	4423      	add	r3, r4
 8016e8e:	b2da      	uxtb	r2, r3
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8016e94:	7f7b      	ldrb	r3, [r7, #29]
 8016e96:	3301      	adds	r3, #1
 8016e98:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8016e9a:	7f7b      	ldrb	r3, [r7, #29]
 8016e9c:	2b07      	cmp	r3, #7
 8016e9e:	d901      	bls.n	8016ea4 <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 8016ea0:	2300      	movs	r3, #0
 8016ea2:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8016ea4:	7cfb      	ldrb	r3, [r7, #19]
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	d104      	bne.n	8016eb4 <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 8016eaa:	68bb      	ldr	r3, [r7, #8]
 8016eac:	781b      	ldrb	r3, [r3, #0]
 8016eae:	7f7a      	ldrb	r2, [r7, #29]
 8016eb0:	429a      	cmp	r2, r3
 8016eb2:	d1b5      	bne.n	8016e20 <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 8016eb4:	7cfb      	ldrb	r3, [r7, #19]
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d004      	beq.n	8016ec4 <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 8016eba:	68bb      	ldr	r3, [r7, #8]
 8016ebc:	7f7a      	ldrb	r2, [r7, #29]
 8016ebe:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8016ec0:	2300      	movs	r3, #0
 8016ec2:	e000      	b.n	8016ec6 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8016ec4:	2303      	movs	r3, #3
}
 8016ec6:	4618      	mov	r0, r3
 8016ec8:	3724      	adds	r7, #36	@ 0x24
 8016eca:	46bd      	mov	sp, r7
 8016ecc:	bd90      	pop	{r4, r7, pc}

08016ece <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8016ece:	b480      	push	{r7}
 8016ed0:	b085      	sub	sp, #20
 8016ed2:	af00      	add	r7, sp, #0
 8016ed4:	4603      	mov	r3, r0
 8016ed6:	60b9      	str	r1, [r7, #8]
 8016ed8:	607a      	str	r2, [r7, #4]
 8016eda:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8016edc:	7bfb      	ldrb	r3, [r7, #15]
 8016ede:	687a      	ldr	r2, [r7, #4]
 8016ee0:	fb03 f202 	mul.w	r2, r3, r2
 8016ee4:	68bb      	ldr	r3, [r7, #8]
 8016ee6:	4413      	add	r3, r2
}
 8016ee8:	4618      	mov	r0, r3
 8016eea:	3714      	adds	r7, #20
 8016eec:	46bd      	mov	sp, r7
 8016eee:	bc80      	pop	{r7}
 8016ef0:	4770      	bx	lr

08016ef2 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8016ef2:	b480      	push	{r7}
 8016ef4:	b087      	sub	sp, #28
 8016ef6:	af00      	add	r7, sp, #0
 8016ef8:	60f8      	str	r0, [r7, #12]
 8016efa:	4608      	mov	r0, r1
 8016efc:	4639      	mov	r1, r7
 8016efe:	e881 000c 	stmia.w	r1, {r2, r3}
 8016f02:	4603      	mov	r3, r0
 8016f04:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8016f06:	68fb      	ldr	r3, [r7, #12]
 8016f08:	881b      	ldrh	r3, [r3, #0]
 8016f0a:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8016f0c:	7afb      	ldrb	r3, [r7, #11]
 8016f0e:	f083 0301 	eor.w	r3, r3, #1
 8016f12:	b2db      	uxtb	r3, r3
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d007      	beq.n	8016f28 <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 8016f18:	2364      	movs	r3, #100	@ 0x64
 8016f1a:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8016f1c:	8aba      	ldrh	r2, [r7, #20]
 8016f1e:	8afb      	ldrh	r3, [r7, #22]
 8016f20:	4293      	cmp	r3, r2
 8016f22:	bf38      	it	cc
 8016f24:	4613      	movcc	r3, r2
 8016f26:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8016f28:	8afb      	ldrh	r3, [r7, #22]
 8016f2a:	2b00      	cmp	r3, #0
 8016f2c:	d101      	bne.n	8016f32 <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8016f2e:	2301      	movs	r3, #1
 8016f30:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8016f32:	8afb      	ldrh	r3, [r7, #22]
}
 8016f34:	4618      	mov	r0, r3
 8016f36:	371c      	adds	r7, #28
 8016f38:	46bd      	mov	sp, r7
 8016f3a:	bc80      	pop	{r7}
 8016f3c:	4770      	bx	lr
	...

08016f40 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8016f40:	b580      	push	{r7, lr}
 8016f42:	b086      	sub	sp, #24
 8016f44:	af00      	add	r7, sp, #0
 8016f46:	60f8      	str	r0, [r7, #12]
 8016f48:	4608      	mov	r0, r1
 8016f4a:	4639      	mov	r1, r7
 8016f4c:	e881 000c 	stmia.w	r1, {r2, r3}
 8016f50:	4603      	mov	r3, r0
 8016f52:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8016f54:	68fb      	ldr	r3, [r7, #12]
 8016f56:	881b      	ldrh	r3, [r3, #0]
 8016f58:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8016f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8016fc4 <SetMaxTimeCredits+0x84>)
 8016f5c:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8016f5e:	7af9      	ldrb	r1, [r7, #11]
 8016f60:	463b      	mov	r3, r7
 8016f62:	cb0c      	ldmia	r3, {r2, r3}
 8016f64:	68f8      	ldr	r0, [r7, #12]
 8016f66:	f7ff ffc4 	bl	8016ef2 <GetDutyCycle>
 8016f6a:	4603      	mov	r3, r0
 8016f6c:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 8016f6e:	7afb      	ldrb	r3, [r7, #11]
 8016f70:	f083 0301 	eor.w	r3, r3, #1
 8016f74:	b2db      	uxtb	r3, r3
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d011      	beq.n	8016f9e <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8016f7a:	683b      	ldr	r3, [r7, #0]
 8016f7c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8016f80:	d202      	bcs.n	8016f88 <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8016f82:	4b10      	ldr	r3, [pc, #64]	@ (8016fc4 <SetMaxTimeCredits+0x84>)
 8016f84:	617b      	str	r3, [r7, #20]
 8016f86:	e014      	b.n	8016fb2 <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8016f88:	683b      	ldr	r3, [r7, #0]
 8016f8a:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8016f8e:	4293      	cmp	r3, r2
 8016f90:	d802      	bhi.n	8016f98 <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8016f92:	4b0c      	ldr	r3, [pc, #48]	@ (8016fc4 <SetMaxTimeCredits+0x84>)
 8016f94:	617b      	str	r3, [r7, #20]
 8016f96:	e00c      	b.n	8016fb2 <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 8016f98:	4b0b      	ldr	r3, [pc, #44]	@ (8016fc8 <SetMaxTimeCredits+0x88>)
 8016f9a:	617b      	str	r3, [r7, #20]
 8016f9c:	e009      	b.n	8016fb2 <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 8016f9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016fa2:	f083 0301 	eor.w	r3, r3, #1
 8016fa6:	b2db      	uxtb	r3, r3
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d002      	beq.n	8016fb2 <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	697a      	ldr	r2, [r7, #20]
 8016fb0:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8016fb2:	68fb      	ldr	r3, [r7, #12]
 8016fb4:	697a      	ldr	r2, [r7, #20]
 8016fb6:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8016fb8:	8a7b      	ldrh	r3, [r7, #18]
}
 8016fba:	4618      	mov	r0, r3
 8016fbc:	3718      	adds	r7, #24
 8016fbe:	46bd      	mov	sp, r7
 8016fc0:	bd80      	pop	{r7, pc}
 8016fc2:	bf00      	nop
 8016fc4:	0036ee80 	.word	0x0036ee80
 8016fc8:	000d4670 	.word	0x000d4670

08016fcc <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 8016fcc:	b580      	push	{r7, lr}
 8016fce:	b086      	sub	sp, #24
 8016fd0:	af02      	add	r7, sp, #8
 8016fd2:	6078      	str	r0, [r7, #4]
 8016fd4:	4608      	mov	r0, r1
 8016fd6:	4611      	mov	r1, r2
 8016fd8:	461a      	mov	r2, r3
 8016fda:	4603      	mov	r3, r0
 8016fdc:	70fb      	strb	r3, [r7, #3]
 8016fde:	460b      	mov	r3, r1
 8016fe0:	70bb      	strb	r3, [r7, #2]
 8016fe2:	4613      	mov	r3, r2
 8016fe4:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8016fe6:	78f9      	ldrb	r1, [r7, #3]
 8016fe8:	787b      	ldrb	r3, [r7, #1]
 8016fea:	9301      	str	r3, [sp, #4]
 8016fec:	78bb      	ldrb	r3, [r7, #2]
 8016fee:	9300      	str	r3, [sp, #0]
 8016ff0:	f107 0318 	add.w	r3, r7, #24
 8016ff4:	cb0c      	ldmia	r3, {r2, r3}
 8016ff6:	6878      	ldr	r0, [r7, #4]
 8016ff8:	f7ff ffa2 	bl	8016f40 <SetMaxTimeCredits>
 8016ffc:	4603      	mov	r3, r0
 8016ffe:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 8017000:	4b1a      	ldr	r3, [pc, #104]	@ (801706c <UpdateTimeCredits+0xa0>)
 8017002:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 8017004:	78fb      	ldrb	r3, [r7, #3]
 8017006:	f083 0301 	eor.w	r3, r3, #1
 801700a:	b2db      	uxtb	r3, r3
 801700c:	2b00      	cmp	r3, #0
 801700e:	d010      	beq.n	8017032 <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017010:	69bb      	ldr	r3, [r7, #24]
 8017012:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017016:	d202      	bcs.n	801701e <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 8017018:	4b14      	ldr	r3, [pc, #80]	@ (801706c <UpdateTimeCredits+0xa0>)
 801701a:	60fb      	str	r3, [r7, #12]
 801701c:	e009      	b.n	8017032 <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 801701e:	69bb      	ldr	r3, [r7, #24]
 8017020:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017024:	4293      	cmp	r3, r2
 8017026:	d802      	bhi.n	801702e <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8017028:	4b11      	ldr	r3, [pc, #68]	@ (8017070 <UpdateTimeCredits+0xa4>)
 801702a:	60fb      	str	r3, [r7, #12]
 801702c:	e001      	b.n	8017032 <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 801702e:	4b11      	ldr	r3, [pc, #68]	@ (8017074 <UpdateTimeCredits+0xa8>)
 8017030:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 8017032:	68fa      	ldr	r2, [r7, #12]
 8017034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017036:	429a      	cmp	r2, r3
 8017038:	d908      	bls.n	801704c <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 801703a:	687b      	ldr	r3, [r7, #4]
 801703c:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 801703e:	68fa      	ldr	r2, [r7, #12]
 8017040:	429a      	cmp	r2, r3
 8017042:	d103      	bne.n	801704c <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 8017044:	687b      	ldr	r3, [r7, #4]
 8017046:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017048:	2b00      	cmp	r3, #0
 801704a:	d109      	bne.n	8017060 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801704c:	687b      	ldr	r3, [r7, #4]
 801704e:	691a      	ldr	r2, [r3, #16]
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 8017054:	687b      	ldr	r3, [r7, #4]
 8017056:	6a3a      	ldr	r2, [r7, #32]
 8017058:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	68fa      	ldr	r2, [r7, #12]
 801705e:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8017060:	897b      	ldrh	r3, [r7, #10]
}
 8017062:	4618      	mov	r0, r3
 8017064:	3710      	adds	r7, #16
 8017066:	46bd      	mov	sp, r7
 8017068:	bd80      	pop	{r7, pc}
 801706a:	bf00      	nop
 801706c:	0036ee80 	.word	0x0036ee80
 8017070:	025c3f80 	.word	0x025c3f80
 8017074:	07829b80 	.word	0x07829b80

08017078 <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017078:	b480      	push	{r7}
 801707a:	b085      	sub	sp, #20
 801707c:	af00      	add	r7, sp, #0
 801707e:	4603      	mov	r3, r0
 8017080:	460a      	mov	r2, r1
 8017082:	80fb      	strh	r3, [r7, #6]
 8017084:	4613      	mov	r3, r2
 8017086:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017088:	2300      	movs	r3, #0
 801708a:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 801708c:	2300      	movs	r3, #0
 801708e:	73bb      	strb	r3, [r7, #14]
 8017090:	e011      	b.n	80170b6 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8017092:	88fa      	ldrh	r2, [r7, #6]
 8017094:	7bbb      	ldrb	r3, [r7, #14]
 8017096:	2101      	movs	r1, #1
 8017098:	fa01 f303 	lsl.w	r3, r1, r3
 801709c:	401a      	ands	r2, r3
 801709e:	7bbb      	ldrb	r3, [r7, #14]
 80170a0:	2101      	movs	r1, #1
 80170a2:	fa01 f303 	lsl.w	r3, r1, r3
 80170a6:	429a      	cmp	r2, r3
 80170a8:	d102      	bne.n	80170b0 <CountChannels+0x38>
        {
            nbActiveBits++;
 80170aa:	7bfb      	ldrb	r3, [r7, #15]
 80170ac:	3301      	adds	r3, #1
 80170ae:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80170b0:	7bbb      	ldrb	r3, [r7, #14]
 80170b2:	3301      	adds	r3, #1
 80170b4:	73bb      	strb	r3, [r7, #14]
 80170b6:	7bba      	ldrb	r2, [r7, #14]
 80170b8:	797b      	ldrb	r3, [r7, #5]
 80170ba:	429a      	cmp	r2, r3
 80170bc:	d3e9      	bcc.n	8017092 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80170be:	7bfb      	ldrb	r3, [r7, #15]
}
 80170c0:	4618      	mov	r0, r3
 80170c2:	3714      	adds	r7, #20
 80170c4:	46bd      	mov	sp, r7
 80170c6:	bc80      	pop	{r7}
 80170c8:	4770      	bx	lr

080170ca <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80170ca:	b580      	push	{r7, lr}
 80170cc:	b084      	sub	sp, #16
 80170ce:	af00      	add	r7, sp, #0
 80170d0:	6039      	str	r1, [r7, #0]
 80170d2:	4611      	mov	r1, r2
 80170d4:	461a      	mov	r2, r3
 80170d6:	4603      	mov	r3, r0
 80170d8:	71fb      	strb	r3, [r7, #7]
 80170da:	460b      	mov	r3, r1
 80170dc:	71bb      	strb	r3, [r7, #6]
 80170de:	4613      	mov	r3, r2
 80170e0:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80170e2:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80170e6:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80170ea:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80170ee:	4618      	mov	r0, r3
 80170f0:	f000 f85d 	bl	80171ae <RegionCommonValueInRange>
 80170f4:	4603      	mov	r3, r0
 80170f6:	2b00      	cmp	r3, #0
 80170f8:	d101      	bne.n	80170fe <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 80170fa:	2300      	movs	r3, #0
 80170fc:	e053      	b.n	80171a6 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80170fe:	2300      	movs	r3, #0
 8017100:	73fb      	strb	r3, [r7, #15]
 8017102:	2300      	movs	r3, #0
 8017104:	73bb      	strb	r3, [r7, #14]
 8017106:	e049      	b.n	801719c <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017108:	2300      	movs	r3, #0
 801710a:	737b      	strb	r3, [r7, #13]
 801710c:	e03d      	b.n	801718a <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801710e:	7bbb      	ldrb	r3, [r7, #14]
 8017110:	005b      	lsls	r3, r3, #1
 8017112:	683a      	ldr	r2, [r7, #0]
 8017114:	4413      	add	r3, r2
 8017116:	881b      	ldrh	r3, [r3, #0]
 8017118:	461a      	mov	r2, r3
 801711a:	7b7b      	ldrb	r3, [r7, #13]
 801711c:	fa42 f303 	asr.w	r3, r2, r3
 8017120:	f003 0301 	and.w	r3, r3, #1
 8017124:	2b00      	cmp	r3, #0
 8017126:	d02d      	beq.n	8017184 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017128:	7bfa      	ldrb	r2, [r7, #15]
 801712a:	7b7b      	ldrb	r3, [r7, #13]
 801712c:	4413      	add	r3, r2
 801712e:	461a      	mov	r2, r3
 8017130:	4613      	mov	r3, r2
 8017132:	005b      	lsls	r3, r3, #1
 8017134:	4413      	add	r3, r2
 8017136:	009b      	lsls	r3, r3, #2
 8017138:	461a      	mov	r2, r3
 801713a:	69fb      	ldr	r3, [r7, #28]
 801713c:	4413      	add	r3, r2
 801713e:	7a1b      	ldrb	r3, [r3, #8]
 8017140:	f343 0303 	sbfx	r3, r3, #0, #4
 8017144:	b25b      	sxtb	r3, r3
 8017146:	f003 030f 	and.w	r3, r3, #15
 801714a:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801714c:	7bfa      	ldrb	r2, [r7, #15]
 801714e:	7b7b      	ldrb	r3, [r7, #13]
 8017150:	4413      	add	r3, r2
 8017152:	461a      	mov	r2, r3
 8017154:	4613      	mov	r3, r2
 8017156:	005b      	lsls	r3, r3, #1
 8017158:	4413      	add	r3, r2
 801715a:	009b      	lsls	r3, r3, #2
 801715c:	461a      	mov	r2, r3
 801715e:	69fb      	ldr	r3, [r7, #28]
 8017160:	4413      	add	r3, r2
 8017162:	7a1b      	ldrb	r3, [r3, #8]
 8017164:	f343 1303 	sbfx	r3, r3, #4, #4
 8017168:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801716a:	f003 030f 	and.w	r3, r3, #15
 801716e:	b25a      	sxtb	r2, r3
 8017170:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017174:	4618      	mov	r0, r3
 8017176:	f000 f81a 	bl	80171ae <RegionCommonValueInRange>
 801717a:	4603      	mov	r3, r0
 801717c:	2b01      	cmp	r3, #1
 801717e:	d101      	bne.n	8017184 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8017180:	2301      	movs	r3, #1
 8017182:	e010      	b.n	80171a6 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8017184:	7b7b      	ldrb	r3, [r7, #13]
 8017186:	3301      	adds	r3, #1
 8017188:	737b      	strb	r3, [r7, #13]
 801718a:	7b7b      	ldrb	r3, [r7, #13]
 801718c:	2b0f      	cmp	r3, #15
 801718e:	d9be      	bls.n	801710e <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017190:	7bfb      	ldrb	r3, [r7, #15]
 8017192:	3310      	adds	r3, #16
 8017194:	73fb      	strb	r3, [r7, #15]
 8017196:	7bbb      	ldrb	r3, [r7, #14]
 8017198:	3301      	adds	r3, #1
 801719a:	73bb      	strb	r3, [r7, #14]
 801719c:	7bfa      	ldrb	r2, [r7, #15]
 801719e:	79fb      	ldrb	r3, [r7, #7]
 80171a0:	429a      	cmp	r2, r3
 80171a2:	d3b1      	bcc.n	8017108 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80171a4:	2300      	movs	r3, #0
}
 80171a6:	4618      	mov	r0, r3
 80171a8:	3710      	adds	r7, #16
 80171aa:	46bd      	mov	sp, r7
 80171ac:	bd80      	pop	{r7, pc}

080171ae <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80171ae:	b480      	push	{r7}
 80171b0:	b083      	sub	sp, #12
 80171b2:	af00      	add	r7, sp, #0
 80171b4:	4603      	mov	r3, r0
 80171b6:	71fb      	strb	r3, [r7, #7]
 80171b8:	460b      	mov	r3, r1
 80171ba:	71bb      	strb	r3, [r7, #6]
 80171bc:	4613      	mov	r3, r2
 80171be:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80171c0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80171c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80171c8:	429a      	cmp	r2, r3
 80171ca:	db07      	blt.n	80171dc <RegionCommonValueInRange+0x2e>
 80171cc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80171d0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80171d4:	429a      	cmp	r2, r3
 80171d6:	dc01      	bgt.n	80171dc <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80171d8:	2301      	movs	r3, #1
 80171da:	e000      	b.n	80171de <RegionCommonValueInRange+0x30>
    }
    return 0;
 80171dc:	2300      	movs	r3, #0
}
 80171de:	4618      	mov	r0, r3
 80171e0:	370c      	adds	r7, #12
 80171e2:	46bd      	mov	sp, r7
 80171e4:	bc80      	pop	{r7}
 80171e6:	4770      	bx	lr

080171e8 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80171e8:	b480      	push	{r7}
 80171ea:	b085      	sub	sp, #20
 80171ec:	af00      	add	r7, sp, #0
 80171ee:	6078      	str	r0, [r7, #4]
 80171f0:	460b      	mov	r3, r1
 80171f2:	70fb      	strb	r3, [r7, #3]
 80171f4:	4613      	mov	r3, r2
 80171f6:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 80171f8:	78fb      	ldrb	r3, [r7, #3]
 80171fa:	091b      	lsrs	r3, r3, #4
 80171fc:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 80171fe:	78bb      	ldrb	r3, [r7, #2]
 8017200:	091b      	lsrs	r3, r3, #4
 8017202:	b2db      	uxtb	r3, r3
 8017204:	7bfa      	ldrb	r2, [r7, #15]
 8017206:	429a      	cmp	r2, r3
 8017208:	d803      	bhi.n	8017212 <RegionCommonChanDisable+0x2a>
 801720a:	78fa      	ldrb	r2, [r7, #3]
 801720c:	78bb      	ldrb	r3, [r7, #2]
 801720e:	429a      	cmp	r2, r3
 8017210:	d301      	bcc.n	8017216 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8017212:	2300      	movs	r3, #0
 8017214:	e017      	b.n	8017246 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8017216:	7bfb      	ldrb	r3, [r7, #15]
 8017218:	005b      	lsls	r3, r3, #1
 801721a:	687a      	ldr	r2, [r7, #4]
 801721c:	4413      	add	r3, r2
 801721e:	881b      	ldrh	r3, [r3, #0]
 8017220:	b21a      	sxth	r2, r3
 8017222:	78fb      	ldrb	r3, [r7, #3]
 8017224:	f003 030f 	and.w	r3, r3, #15
 8017228:	2101      	movs	r1, #1
 801722a:	fa01 f303 	lsl.w	r3, r1, r3
 801722e:	b21b      	sxth	r3, r3
 8017230:	43db      	mvns	r3, r3
 8017232:	b21b      	sxth	r3, r3
 8017234:	4013      	ands	r3, r2
 8017236:	b219      	sxth	r1, r3
 8017238:	7bfb      	ldrb	r3, [r7, #15]
 801723a:	005b      	lsls	r3, r3, #1
 801723c:	687a      	ldr	r2, [r7, #4]
 801723e:	4413      	add	r3, r2
 8017240:	b28a      	uxth	r2, r1
 8017242:	801a      	strh	r2, [r3, #0]

    return true;
 8017244:	2301      	movs	r3, #1
}
 8017246:	4618      	mov	r0, r3
 8017248:	3714      	adds	r7, #20
 801724a:	46bd      	mov	sp, r7
 801724c:	bc80      	pop	{r7}
 801724e:	4770      	bx	lr

08017250 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8017250:	b580      	push	{r7, lr}
 8017252:	b084      	sub	sp, #16
 8017254:	af00      	add	r7, sp, #0
 8017256:	6078      	str	r0, [r7, #4]
 8017258:	460b      	mov	r3, r1
 801725a:	70fb      	strb	r3, [r7, #3]
 801725c:	4613      	mov	r3, r2
 801725e:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8017260:	2300      	movs	r3, #0
 8017262:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	2b00      	cmp	r3, #0
 8017268:	d101      	bne.n	801726e <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801726a:	2300      	movs	r3, #0
 801726c:	e018      	b.n	80172a0 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801726e:	78fb      	ldrb	r3, [r7, #3]
 8017270:	73bb      	strb	r3, [r7, #14]
 8017272:	e010      	b.n	8017296 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8017274:	7bbb      	ldrb	r3, [r7, #14]
 8017276:	005b      	lsls	r3, r3, #1
 8017278:	687a      	ldr	r2, [r7, #4]
 801727a:	4413      	add	r3, r2
 801727c:	881b      	ldrh	r3, [r3, #0]
 801727e:	2110      	movs	r1, #16
 8017280:	4618      	mov	r0, r3
 8017282:	f7ff fef9 	bl	8017078 <CountChannels>
 8017286:	4603      	mov	r3, r0
 8017288:	461a      	mov	r2, r3
 801728a:	7bfb      	ldrb	r3, [r7, #15]
 801728c:	4413      	add	r3, r2
 801728e:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017290:	7bbb      	ldrb	r3, [r7, #14]
 8017292:	3301      	adds	r3, #1
 8017294:	73bb      	strb	r3, [r7, #14]
 8017296:	7bba      	ldrb	r2, [r7, #14]
 8017298:	78bb      	ldrb	r3, [r7, #2]
 801729a:	429a      	cmp	r2, r3
 801729c:	d3ea      	bcc.n	8017274 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 801729e:	7bfb      	ldrb	r3, [r7, #15]
}
 80172a0:	4618      	mov	r0, r3
 80172a2:	3710      	adds	r7, #16
 80172a4:	46bd      	mov	sp, r7
 80172a6:	bd80      	pop	{r7, pc}

080172a8 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80172a8:	b480      	push	{r7}
 80172aa:	b087      	sub	sp, #28
 80172ac:	af00      	add	r7, sp, #0
 80172ae:	60f8      	str	r0, [r7, #12]
 80172b0:	60b9      	str	r1, [r7, #8]
 80172b2:	4613      	mov	r3, r2
 80172b4:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80172b6:	68fb      	ldr	r3, [r7, #12]
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d016      	beq.n	80172ea <RegionCommonChanMaskCopy+0x42>
 80172bc:	68bb      	ldr	r3, [r7, #8]
 80172be:	2b00      	cmp	r3, #0
 80172c0:	d013      	beq.n	80172ea <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80172c2:	2300      	movs	r3, #0
 80172c4:	75fb      	strb	r3, [r7, #23]
 80172c6:	e00c      	b.n	80172e2 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80172c8:	7dfb      	ldrb	r3, [r7, #23]
 80172ca:	005b      	lsls	r3, r3, #1
 80172cc:	68ba      	ldr	r2, [r7, #8]
 80172ce:	441a      	add	r2, r3
 80172d0:	7dfb      	ldrb	r3, [r7, #23]
 80172d2:	005b      	lsls	r3, r3, #1
 80172d4:	68f9      	ldr	r1, [r7, #12]
 80172d6:	440b      	add	r3, r1
 80172d8:	8812      	ldrh	r2, [r2, #0]
 80172da:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80172dc:	7dfb      	ldrb	r3, [r7, #23]
 80172de:	3301      	adds	r3, #1
 80172e0:	75fb      	strb	r3, [r7, #23]
 80172e2:	7dfa      	ldrb	r2, [r7, #23]
 80172e4:	79fb      	ldrb	r3, [r7, #7]
 80172e6:	429a      	cmp	r2, r3
 80172e8:	d3ee      	bcc.n	80172c8 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80172ea:	bf00      	nop
 80172ec:	371c      	adds	r7, #28
 80172ee:	46bd      	mov	sp, r7
 80172f0:	bc80      	pop	{r7}
 80172f2:	4770      	bx	lr

080172f4 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80172f4:	b082      	sub	sp, #8
 80172f6:	b580      	push	{r7, lr}
 80172f8:	b086      	sub	sp, #24
 80172fa:	af00      	add	r7, sp, #0
 80172fc:	60f8      	str	r0, [r7, #12]
 80172fe:	60b9      	str	r1, [r7, #8]
 8017300:	627b      	str	r3, [r7, #36]	@ 0x24
 8017302:	4613      	mov	r3, r2
 8017304:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017306:	79f9      	ldrb	r1, [r7, #7]
 8017308:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801730c:	cb0c      	ldmia	r3, {r2, r3}
 801730e:	68f8      	ldr	r0, [r7, #12]
 8017310:	f7ff fdef 	bl	8016ef2 <GetDutyCycle>
 8017314:	4603      	mov	r3, r0
 8017316:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8017318:	68fb      	ldr	r3, [r7, #12]
 801731a:	68da      	ldr	r2, [r3, #12]
 801731c:	8afb      	ldrh	r3, [r7, #22]
 801731e:	68b9      	ldr	r1, [r7, #8]
 8017320:	fb01 f303 	mul.w	r3, r1, r3
 8017324:	429a      	cmp	r2, r3
 8017326:	d909      	bls.n	801733c <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8017328:	68fb      	ldr	r3, [r7, #12]
 801732a:	68da      	ldr	r2, [r3, #12]
 801732c:	8afb      	ldrh	r3, [r7, #22]
 801732e:	68b9      	ldr	r1, [r7, #8]
 8017330:	fb01 f303 	mul.w	r3, r1, r3
 8017334:	1ad2      	subs	r2, r2, r3
 8017336:	68fb      	ldr	r3, [r7, #12]
 8017338:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801733a:	e002      	b.n	8017342 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801733c:	68fb      	ldr	r3, [r7, #12]
 801733e:	2200      	movs	r2, #0
 8017340:	60da      	str	r2, [r3, #12]
}
 8017342:	bf00      	nop
 8017344:	3718      	adds	r7, #24
 8017346:	46bd      	mov	sp, r7
 8017348:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801734c:	b002      	add	sp, #8
 801734e:	4770      	bx	lr

08017350 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8017350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017352:	b08f      	sub	sp, #60	@ 0x3c
 8017354:	af04      	add	r7, sp, #16
 8017356:	6039      	str	r1, [r7, #0]
 8017358:	4611      	mov	r1, r2
 801735a:	461a      	mov	r2, r3
 801735c:	4603      	mov	r3, r0
 801735e:	71fb      	strb	r3, [r7, #7]
 8017360:	460b      	mov	r3, r1
 8017362:	71bb      	strb	r3, [r7, #6]
 8017364:	4613      	mov	r3, r2
 8017366:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8017368:	f04f 33ff 	mov.w	r3, #4294967295
 801736c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801736e:	f007 fac9 	bl	801e904 <UTIL_TIMER_GetCurrentTime>
 8017372:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 8017374:	2300      	movs	r3, #0
 8017376:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 8017378:	2301      	movs	r3, #1
 801737a:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 801737c:	2300      	movs	r3, #0
 801737e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8017382:	2300      	movs	r3, #0
 8017384:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017388:	e09c      	b.n	80174c4 <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 801738a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801738e:	4613      	mov	r3, r2
 8017390:	005b      	lsls	r3, r3, #1
 8017392:	4413      	add	r3, r2
 8017394:	00db      	lsls	r3, r3, #3
 8017396:	461a      	mov	r2, r3
 8017398:	683b      	ldr	r3, [r7, #0]
 801739a:	4413      	add	r3, r2
 801739c:	685b      	ldr	r3, [r3, #4]
 801739e:	4618      	mov	r0, r3
 80173a0:	f007 fac2 	bl	801e928 <UTIL_TIMER_GetElapsedTime>
 80173a4:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80173a6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80173aa:	4613      	mov	r3, r2
 80173ac:	005b      	lsls	r3, r3, #1
 80173ae:	4413      	add	r3, r2
 80173b0:	00db      	lsls	r3, r3, #3
 80173b2:	461a      	mov	r2, r3
 80173b4:	683b      	ldr	r3, [r7, #0]
 80173b6:	189c      	adds	r4, r3, r2
 80173b8:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80173bc:	797a      	ldrb	r2, [r7, #5]
 80173be:	79fd      	ldrb	r5, [r7, #7]
 80173c0:	68fb      	ldr	r3, [r7, #12]
 80173c2:	9303      	str	r3, [sp, #12]
 80173c4:	69bb      	ldr	r3, [r7, #24]
 80173c6:	9302      	str	r3, [sp, #8]
 80173c8:	46ec      	mov	ip, sp
 80173ca:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80173ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 80173d2:	e88c 0003 	stmia.w	ip, {r0, r1}
 80173d6:	4633      	mov	r3, r6
 80173d8:	4629      	mov	r1, r5
 80173da:	4620      	mov	r0, r4
 80173dc:	f7ff fdf6 	bl	8016fcc <UpdateTimeCredits>
 80173e0:	4603      	mov	r3, r0
 80173e2:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80173e4:	8a7a      	ldrh	r2, [r7, #18]
 80173e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80173e8:	fb02 f303 	mul.w	r3, r2, r3
 80173ec:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80173ee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80173f2:	4613      	mov	r3, r2
 80173f4:	005b      	lsls	r3, r3, #1
 80173f6:	4413      	add	r3, r2
 80173f8:	00db      	lsls	r3, r3, #3
 80173fa:	461a      	mov	r2, r3
 80173fc:	683b      	ldr	r3, [r7, #0]
 80173fe:	4413      	add	r3, r2
 8017400:	68db      	ldr	r3, [r3, #12]
 8017402:	697a      	ldr	r2, [r7, #20]
 8017404:	429a      	cmp	r2, r3
 8017406:	d308      	bcc.n	801741a <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017408:	797b      	ldrb	r3, [r7, #5]
 801740a:	f083 0301 	eor.w	r3, r3, #1
 801740e:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8017410:	2b00      	cmp	r3, #0
 8017412:	d013      	beq.n	801743c <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017414:	79fb      	ldrb	r3, [r7, #7]
 8017416:	2b00      	cmp	r3, #0
 8017418:	d010      	beq.n	801743c <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 801741a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801741e:	4613      	mov	r3, r2
 8017420:	005b      	lsls	r3, r3, #1
 8017422:	4413      	add	r3, r2
 8017424:	00db      	lsls	r3, r3, #3
 8017426:	461a      	mov	r2, r3
 8017428:	683b      	ldr	r3, [r7, #0]
 801742a:	4413      	add	r3, r2
 801742c:	2201      	movs	r2, #1
 801742e:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8017430:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017434:	3301      	adds	r3, #1
 8017436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801743a:	e03e      	b.n	80174ba <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801743c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017440:	4613      	mov	r3, r2
 8017442:	005b      	lsls	r3, r3, #1
 8017444:	4413      	add	r3, r2
 8017446:	00db      	lsls	r3, r3, #3
 8017448:	461a      	mov	r2, r3
 801744a:	683b      	ldr	r3, [r7, #0]
 801744c:	4413      	add	r3, r2
 801744e:	2200      	movs	r2, #0
 8017450:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8017452:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017456:	4613      	mov	r3, r2
 8017458:	005b      	lsls	r3, r3, #1
 801745a:	4413      	add	r3, r2
 801745c:	00db      	lsls	r3, r3, #3
 801745e:	461a      	mov	r2, r3
 8017460:	683b      	ldr	r3, [r7, #0]
 8017462:	4413      	add	r3, r2
 8017464:	691b      	ldr	r3, [r3, #16]
 8017466:	697a      	ldr	r2, [r7, #20]
 8017468:	429a      	cmp	r2, r3
 801746a:	d226      	bcs.n	80174ba <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 801746c:	2300      	movs	r3, #0
 801746e:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 8017470:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017474:	4613      	mov	r3, r2
 8017476:	005b      	lsls	r3, r3, #1
 8017478:	4413      	add	r3, r2
 801747a:	00db      	lsls	r3, r3, #3
 801747c:	461a      	mov	r2, r3
 801747e:	683b      	ldr	r3, [r7, #0]
 8017480:	4413      	add	r3, r2
 8017482:	689b      	ldr	r3, [r3, #8]
 8017484:	68fa      	ldr	r2, [r7, #12]
 8017486:	429a      	cmp	r2, r3
 8017488:	d80c      	bhi.n	80174a4 <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 801748a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801748e:	4613      	mov	r3, r2
 8017490:	005b      	lsls	r3, r3, #1
 8017492:	4413      	add	r3, r2
 8017494:	00db      	lsls	r3, r3, #3
 8017496:	461a      	mov	r2, r3
 8017498:	683b      	ldr	r3, [r7, #0]
 801749a:	4413      	add	r3, r2
 801749c:	689a      	ldr	r2, [r3, #8]
 801749e:	68fb      	ldr	r3, [r7, #12]
 80174a0:	1ad3      	subs	r3, r2, r3
 80174a2:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 80174a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80174a6:	69fb      	ldr	r3, [r7, #28]
 80174a8:	4293      	cmp	r3, r2
 80174aa:	bf28      	it	cs
 80174ac:	4613      	movcs	r3, r2
 80174ae:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80174b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80174b4:	3301      	adds	r3, #1
 80174b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 80174ba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80174be:	3301      	adds	r3, #1
 80174c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80174c4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80174c8:	79bb      	ldrb	r3, [r7, #6]
 80174ca:	429a      	cmp	r2, r3
 80174cc:	f4ff af5d 	bcc.w	801738a <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 80174d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	d102      	bne.n	80174de <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 80174d8:	f04f 33ff 	mov.w	r3, #4294967295
 80174dc:	e000      	b.n	80174e0 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 80174de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80174e0:	4618      	mov	r0, r3
 80174e2:	372c      	adds	r7, #44	@ 0x2c
 80174e4:	46bd      	mov	sp, r7
 80174e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080174e8 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80174e8:	b480      	push	{r7}
 80174ea:	b085      	sub	sp, #20
 80174ec:	af00      	add	r7, sp, #0
 80174ee:	6078      	str	r0, [r7, #4]
 80174f0:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80174f2:	2300      	movs	r3, #0
 80174f4:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80174f6:	687b      	ldr	r3, [r7, #4]
 80174f8:	781b      	ldrb	r3, [r3, #0]
 80174fa:	2b03      	cmp	r3, #3
 80174fc:	d13f      	bne.n	801757e <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	3301      	adds	r3, #1
 8017502:	781b      	ldrb	r3, [r3, #0]
 8017504:	b25a      	sxtb	r2, r3
 8017506:	683b      	ldr	r3, [r7, #0]
 8017508:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801750a:	683b      	ldr	r3, [r7, #0]
 801750c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017510:	f003 030f 	and.w	r3, r3, #15
 8017514:	b25a      	sxtb	r2, r3
 8017516:	683b      	ldr	r3, [r7, #0]
 8017518:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801751a:	683b      	ldr	r3, [r7, #0]
 801751c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017520:	b2db      	uxtb	r3, r3
 8017522:	091b      	lsrs	r3, r3, #4
 8017524:	b2db      	uxtb	r3, r3
 8017526:	b25a      	sxtb	r2, r3
 8017528:	683b      	ldr	r3, [r7, #0]
 801752a:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	3302      	adds	r3, #2
 8017530:	781b      	ldrb	r3, [r3, #0]
 8017532:	461a      	mov	r2, r3
 8017534:	683b      	ldr	r3, [r7, #0]
 8017536:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8017538:	683b      	ldr	r3, [r7, #0]
 801753a:	889b      	ldrh	r3, [r3, #4]
 801753c:	b21a      	sxth	r2, r3
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	3303      	adds	r3, #3
 8017542:	781b      	ldrb	r3, [r3, #0]
 8017544:	021b      	lsls	r3, r3, #8
 8017546:	b21b      	sxth	r3, r3
 8017548:	4313      	orrs	r3, r2
 801754a:	b21b      	sxth	r3, r3
 801754c:	b29a      	uxth	r2, r3
 801754e:	683b      	ldr	r3, [r7, #0]
 8017550:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	791a      	ldrb	r2, [r3, #4]
 8017556:	683b      	ldr	r3, [r7, #0]
 8017558:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 801755a:	683b      	ldr	r3, [r7, #0]
 801755c:	781b      	ldrb	r3, [r3, #0]
 801755e:	091b      	lsrs	r3, r3, #4
 8017560:	b2db      	uxtb	r3, r3
 8017562:	f003 0307 	and.w	r3, r3, #7
 8017566:	b2da      	uxtb	r2, r3
 8017568:	683b      	ldr	r3, [r7, #0]
 801756a:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 801756c:	683b      	ldr	r3, [r7, #0]
 801756e:	781b      	ldrb	r3, [r3, #0]
 8017570:	f003 030f 	and.w	r3, r3, #15
 8017574:	b2da      	uxtb	r2, r3
 8017576:	683b      	ldr	r3, [r7, #0]
 8017578:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801757a:	2305      	movs	r3, #5
 801757c:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801757e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017580:	4618      	mov	r0, r3
 8017582:	3714      	adds	r7, #20
 8017584:	46bd      	mov	sp, r7
 8017586:	bc80      	pop	{r7}
 8017588:	4770      	bx	lr

0801758a <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 801758a:	b5b0      	push	{r4, r5, r7, lr}
 801758c:	b088      	sub	sp, #32
 801758e:	af02      	add	r7, sp, #8
 8017590:	60f8      	str	r0, [r7, #12]
 8017592:	60b9      	str	r1, [r7, #8]
 8017594:	607a      	str	r2, [r7, #4]
 8017596:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8017598:	68fb      	ldr	r3, [r7, #12]
 801759a:	791b      	ldrb	r3, [r3, #4]
 801759c:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801759e:	68fb      	ldr	r3, [r7, #12]
 80175a0:	799b      	ldrb	r3, [r3, #6]
 80175a2:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80175a4:	68fb      	ldr	r3, [r7, #12]
 80175a6:	79db      	ldrb	r3, [r3, #7]
 80175a8:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 80175aa:	68fb      	ldr	r3, [r7, #12]
 80175ac:	7a1b      	ldrb	r3, [r3, #8]
 80175ae:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80175b0:	68fb      	ldr	r3, [r7, #12]
 80175b2:	795b      	ldrb	r3, [r3, #5]
 80175b4:	f083 0301 	eor.w	r3, r3, #1
 80175b8:	b2db      	uxtb	r3, r3
 80175ba:	2b00      	cmp	r3, #0
 80175bc:	d008      	beq.n	80175d0 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80175be:	68fb      	ldr	r3, [r7, #12]
 80175c0:	7adb      	ldrb	r3, [r3, #11]
 80175c2:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 80175c4:	68fb      	ldr	r3, [r7, #12]
 80175c6:	7a5b      	ldrb	r3, [r3, #9]
 80175c8:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 80175ca:	68fb      	ldr	r3, [r7, #12]
 80175cc:	7a9b      	ldrb	r3, [r3, #10]
 80175ce:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 80175d0:	7dfb      	ldrb	r3, [r7, #23]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d04a      	beq.n	801766c <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 80175d6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80175da:	2b0f      	cmp	r3, #15
 80175dc:	d103      	bne.n	80175e6 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 80175de:	68fb      	ldr	r3, [r7, #12]
 80175e0:	7a5b      	ldrb	r3, [r3, #9]
 80175e2:	75bb      	strb	r3, [r7, #22]
 80175e4:	e01d      	b.n	8017622 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80175e6:	68fb      	ldr	r3, [r7, #12]
 80175e8:	7b18      	ldrb	r0, [r3, #12]
 80175ea:	68fb      	ldr	r3, [r7, #12]
 80175ec:	6919      	ldr	r1, [r3, #16]
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	f993 5014 	ldrsb.w	r5, [r3, #20]
 80175f4:	68fb      	ldr	r3, [r7, #12]
 80175f6:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80175fa:	68fa      	ldr	r2, [r7, #12]
 80175fc:	6992      	ldr	r2, [r2, #24]
 80175fe:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8017602:	9201      	str	r2, [sp, #4]
 8017604:	9300      	str	r3, [sp, #0]
 8017606:	462b      	mov	r3, r5
 8017608:	4622      	mov	r2, r4
 801760a:	f7ff fd5e 	bl	80170ca <RegionCommonChanVerifyDr>
 801760e:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8017610:	f083 0301 	eor.w	r3, r3, #1
 8017614:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8017616:	2b00      	cmp	r3, #0
 8017618:	d003      	beq.n	8017622 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 801761a:	7dfb      	ldrb	r3, [r7, #23]
 801761c:	f023 0302 	bic.w	r3, r3, #2
 8017620:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8017622:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8017626:	2b0f      	cmp	r3, #15
 8017628:	d103      	bne.n	8017632 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 801762a:	68fb      	ldr	r3, [r7, #12]
 801762c:	7a9b      	ldrb	r3, [r3, #10]
 801762e:	757b      	strb	r3, [r7, #21]
 8017630:	e01c      	b.n	801766c <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8017638:	68fb      	ldr	r3, [r7, #12]
 801763a:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801763e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8017642:	4618      	mov	r0, r3
 8017644:	f7ff fdb3 	bl	80171ae <RegionCommonValueInRange>
 8017648:	4603      	mov	r3, r0
 801764a:	2b00      	cmp	r3, #0
 801764c:	d10e      	bne.n	801766c <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8017654:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8017658:	429a      	cmp	r2, r3
 801765a:	da03      	bge.n	8017664 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	7f5b      	ldrb	r3, [r3, #29]
 8017660:	757b      	strb	r3, [r7, #21]
 8017662:	e003      	b.n	801766c <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8017664:	7dfb      	ldrb	r3, [r7, #23]
 8017666:	f023 0304 	bic.w	r3, r3, #4
 801766a:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 801766c:	7dfb      	ldrb	r3, [r7, #23]
 801766e:	2b07      	cmp	r3, #7
 8017670:	d105      	bne.n	801767e <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8017672:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8017676:	2b00      	cmp	r3, #0
 8017678:	d101      	bne.n	801767e <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 801767a:	2301      	movs	r3, #1
 801767c:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801767e:	68bb      	ldr	r3, [r7, #8]
 8017680:	7dba      	ldrb	r2, [r7, #22]
 8017682:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	7d7a      	ldrb	r2, [r7, #21]
 8017688:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 801768a:	7d3a      	ldrb	r2, [r7, #20]
 801768c:	683b      	ldr	r3, [r7, #0]
 801768e:	701a      	strb	r2, [r3, #0]

    return status;
 8017690:	7dfb      	ldrb	r3, [r7, #23]
}
 8017692:	4618      	mov	r0, r3
 8017694:	3718      	adds	r7, #24
 8017696:	46bd      	mov	sp, r7
 8017698:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801769c <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 801769c:	b480      	push	{r7}
 801769e:	b083      	sub	sp, #12
 80176a0:	af00      	add	r7, sp, #0
 80176a2:	4603      	mov	r3, r0
 80176a4:	6039      	str	r1, [r7, #0]
 80176a6:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 80176a8:	79fb      	ldrb	r3, [r7, #7]
 80176aa:	4a06      	ldr	r2, [pc, #24]	@ (80176c4 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 80176ac:	fa02 f303 	lsl.w	r3, r2, r3
 80176b0:	461a      	mov	r2, r3
 80176b2:	683b      	ldr	r3, [r7, #0]
 80176b4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80176b8:	4618      	mov	r0, r3
 80176ba:	370c      	adds	r7, #12
 80176bc:	46bd      	mov	sp, r7
 80176be:	bc80      	pop	{r7}
 80176c0:	4770      	bx	lr
 80176c2:	bf00      	nop
 80176c4:	000f4240 	.word	0x000f4240

080176c8 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 80176c8:	b480      	push	{r7}
 80176ca:	b083      	sub	sp, #12
 80176cc:	af00      	add	r7, sp, #0
 80176ce:	4603      	mov	r3, r0
 80176d0:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 80176d2:	79fb      	ldrb	r3, [r7, #7]
 80176d4:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80176d8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80176dc:	4618      	mov	r0, r3
 80176de:	370c      	adds	r7, #12
 80176e0:	46bd      	mov	sp, r7
 80176e2:	bc80      	pop	{r7}
 80176e4:	4770      	bx	lr
	...

080176e8 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 80176e8:	b480      	push	{r7}
 80176ea:	b085      	sub	sp, #20
 80176ec:	af00      	add	r7, sp, #0
 80176ee:	60f8      	str	r0, [r7, #12]
 80176f0:	607a      	str	r2, [r7, #4]
 80176f2:	603b      	str	r3, [r7, #0]
 80176f4:	460b      	mov	r3, r1
 80176f6:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 80176f8:	7afa      	ldrb	r2, [r7, #11]
 80176fa:	7afb      	ldrb	r3, [r7, #11]
 80176fc:	3b04      	subs	r3, #4
 80176fe:	4619      	mov	r1, r3
 8017700:	68fb      	ldr	r3, [r7, #12]
 8017702:	fb03 f101 	mul.w	r1, r3, r1
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801770c:	fb00 f303 	mul.w	r3, r0, r3
 8017710:	440b      	add	r3, r1
 8017712:	005b      	lsls	r3, r3, #1
 8017714:	2b00      	cmp	r3, #0
 8017716:	d013      	beq.n	8017740 <RegionCommonComputeRxWindowParameters+0x58>
 8017718:	7afb      	ldrb	r3, [r7, #11]
 801771a:	3b04      	subs	r3, #4
 801771c:	4619      	mov	r1, r3
 801771e:	68fb      	ldr	r3, [r7, #12]
 8017720:	fb03 f101 	mul.w	r1, r3, r1
 8017724:	687b      	ldr	r3, [r7, #4]
 8017726:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801772a:	fb00 f303 	mul.w	r3, r0, r3
 801772e:	440b      	add	r3, r1
 8017730:	0059      	lsls	r1, r3, #1
 8017732:	68fb      	ldr	r3, [r7, #12]
 8017734:	440b      	add	r3, r1
 8017736:	1e59      	subs	r1, r3, #1
 8017738:	68fb      	ldr	r3, [r7, #12]
 801773a:	fbb1 f3f3 	udiv	r3, r1, r3
 801773e:	e00f      	b.n	8017760 <RegionCommonComputeRxWindowParameters+0x78>
 8017740:	7afb      	ldrb	r3, [r7, #11]
 8017742:	3b04      	subs	r3, #4
 8017744:	4619      	mov	r1, r3
 8017746:	68fb      	ldr	r3, [r7, #12]
 8017748:	fb03 f101 	mul.w	r1, r3, r1
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8017752:	fb00 f303 	mul.w	r3, r0, r3
 8017756:	440b      	add	r3, r1
 8017758:	0059      	lsls	r1, r3, #1
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	fbb1 f3f3 	udiv	r3, r1, r3
 8017760:	429a      	cmp	r2, r3
 8017762:	bf38      	it	cc
 8017764:	461a      	movcc	r2, r3
 8017766:	69bb      	ldr	r3, [r7, #24]
 8017768:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 801776a:	68fb      	ldr	r3, [r7, #12]
 801776c:	009b      	lsls	r3, r3, #2
 801776e:	4619      	mov	r1, r3
 8017770:	69bb      	ldr	r3, [r7, #24]
 8017772:	681b      	ldr	r3, [r3, #0]
 8017774:	68fa      	ldr	r2, [r7, #12]
 8017776:	fb02 f303 	mul.w	r3, r2, r3
 801777a:	2b00      	cmp	r3, #0
 801777c:	d007      	beq.n	801778e <RegionCommonComputeRxWindowParameters+0xa6>
 801777e:	69bb      	ldr	r3, [r7, #24]
 8017780:	681b      	ldr	r3, [r3, #0]
 8017782:	68fa      	ldr	r2, [r7, #12]
 8017784:	fb02 f303 	mul.w	r3, r2, r3
 8017788:	3301      	adds	r3, #1
 801778a:	085b      	lsrs	r3, r3, #1
 801778c:	e005      	b.n	801779a <RegionCommonComputeRxWindowParameters+0xb2>
 801778e:	69bb      	ldr	r3, [r7, #24]
 8017790:	681b      	ldr	r3, [r3, #0]
 8017792:	68fa      	ldr	r2, [r7, #12]
 8017794:	fb02 f303 	mul.w	r3, r2, r3
 8017798:	085b      	lsrs	r3, r3, #1
 801779a:	1acb      	subs	r3, r1, r3
 801779c:	683a      	ldr	r2, [r7, #0]
 801779e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80177a2:	fb01 f202 	mul.w	r2, r1, r2
 80177a6:	1a9b      	subs	r3, r3, r2
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	dd27      	ble.n	80177fc <RegionCommonComputeRxWindowParameters+0x114>
 80177ac:	68fb      	ldr	r3, [r7, #12]
 80177ae:	009b      	lsls	r3, r3, #2
 80177b0:	4619      	mov	r1, r3
 80177b2:	69bb      	ldr	r3, [r7, #24]
 80177b4:	681b      	ldr	r3, [r3, #0]
 80177b6:	68fa      	ldr	r2, [r7, #12]
 80177b8:	fb02 f303 	mul.w	r3, r2, r3
 80177bc:	2b00      	cmp	r3, #0
 80177be:	d007      	beq.n	80177d0 <RegionCommonComputeRxWindowParameters+0xe8>
 80177c0:	69bb      	ldr	r3, [r7, #24]
 80177c2:	681b      	ldr	r3, [r3, #0]
 80177c4:	68fa      	ldr	r2, [r7, #12]
 80177c6:	fb02 f303 	mul.w	r3, r2, r3
 80177ca:	3301      	adds	r3, #1
 80177cc:	085b      	lsrs	r3, r3, #1
 80177ce:	e005      	b.n	80177dc <RegionCommonComputeRxWindowParameters+0xf4>
 80177d0:	69bb      	ldr	r3, [r7, #24]
 80177d2:	681b      	ldr	r3, [r3, #0]
 80177d4:	68fa      	ldr	r2, [r7, #12]
 80177d6:	fb02 f303 	mul.w	r3, r2, r3
 80177da:	085b      	lsrs	r3, r3, #1
 80177dc:	1acb      	subs	r3, r1, r3
 80177de:	683a      	ldr	r2, [r7, #0]
 80177e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80177e4:	fb01 f202 	mul.w	r2, r1, r2
 80177e8:	1a9b      	subs	r3, r3, r2
 80177ea:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80177ee:	4a19      	ldr	r2, [pc, #100]	@ (8017854 <RegionCommonComputeRxWindowParameters+0x16c>)
 80177f0:	fb82 1203 	smull	r1, r2, r2, r3
 80177f4:	1192      	asrs	r2, r2, #6
 80177f6:	17db      	asrs	r3, r3, #31
 80177f8:	1ad3      	subs	r3, r2, r3
 80177fa:	e024      	b.n	8017846 <RegionCommonComputeRxWindowParameters+0x15e>
 80177fc:	68fb      	ldr	r3, [r7, #12]
 80177fe:	009b      	lsls	r3, r3, #2
 8017800:	4619      	mov	r1, r3
 8017802:	69bb      	ldr	r3, [r7, #24]
 8017804:	681b      	ldr	r3, [r3, #0]
 8017806:	68fa      	ldr	r2, [r7, #12]
 8017808:	fb02 f303 	mul.w	r3, r2, r3
 801780c:	2b00      	cmp	r3, #0
 801780e:	d007      	beq.n	8017820 <RegionCommonComputeRxWindowParameters+0x138>
 8017810:	69bb      	ldr	r3, [r7, #24]
 8017812:	681b      	ldr	r3, [r3, #0]
 8017814:	68fa      	ldr	r2, [r7, #12]
 8017816:	fb02 f303 	mul.w	r3, r2, r3
 801781a:	3301      	adds	r3, #1
 801781c:	085b      	lsrs	r3, r3, #1
 801781e:	e005      	b.n	801782c <RegionCommonComputeRxWindowParameters+0x144>
 8017820:	69bb      	ldr	r3, [r7, #24]
 8017822:	681b      	ldr	r3, [r3, #0]
 8017824:	68fa      	ldr	r2, [r7, #12]
 8017826:	fb02 f303 	mul.w	r3, r2, r3
 801782a:	085b      	lsrs	r3, r3, #1
 801782c:	1acb      	subs	r3, r1, r3
 801782e:	683a      	ldr	r2, [r7, #0]
 8017830:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017834:	fb01 f202 	mul.w	r2, r1, r2
 8017838:	1a9b      	subs	r3, r3, r2
 801783a:	4a06      	ldr	r2, [pc, #24]	@ (8017854 <RegionCommonComputeRxWindowParameters+0x16c>)
 801783c:	fb82 1203 	smull	r1, r2, r2, r3
 8017840:	1192      	asrs	r2, r2, #6
 8017842:	17db      	asrs	r3, r3, #31
 8017844:	1ad3      	subs	r3, r2, r3
 8017846:	69fa      	ldr	r2, [r7, #28]
 8017848:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 801784a:	bf00      	nop
 801784c:	3714      	adds	r7, #20
 801784e:	46bd      	mov	sp, r7
 8017850:	bc80      	pop	{r7}
 8017852:	4770      	bx	lr
 8017854:	10624dd3 	.word	0x10624dd3

08017858 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8017858:	b580      	push	{r7, lr}
 801785a:	b086      	sub	sp, #24
 801785c:	af00      	add	r7, sp, #0
 801785e:	4603      	mov	r3, r0
 8017860:	60b9      	str	r1, [r7, #8]
 8017862:	607a      	str	r2, [r7, #4]
 8017864:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8017866:	2300      	movs	r3, #0
 8017868:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801786a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801786e:	005b      	lsls	r3, r3, #1
 8017870:	4618      	mov	r0, r3
 8017872:	f7e8 ffab 	bl	80007cc <__aeabi_ui2f>
 8017876:	4603      	mov	r3, r0
 8017878:	4619      	mov	r1, r3
 801787a:	68b8      	ldr	r0, [r7, #8]
 801787c:	f7e8 fef4 	bl	8000668 <__aeabi_fsub>
 8017880:	4603      	mov	r3, r0
 8017882:	6879      	ldr	r1, [r7, #4]
 8017884:	4618      	mov	r0, r3
 8017886:	f7e8 feef 	bl	8000668 <__aeabi_fsub>
 801788a:	4603      	mov	r3, r0
 801788c:	4618      	mov	r0, r3
 801788e:	f7e8 fddf 	bl	8000450 <__aeabi_f2d>
 8017892:	4602      	mov	r2, r0
 8017894:	460b      	mov	r3, r1
 8017896:	4610      	mov	r0, r2
 8017898:	4619      	mov	r1, r3
 801789a:	f007 fbdd 	bl	801f058 <floor>
 801789e:	4602      	mov	r2, r0
 80178a0:	460b      	mov	r3, r1
 80178a2:	4610      	mov	r0, r2
 80178a4:	4619      	mov	r1, r3
 80178a6:	f7e8 feb3 	bl	8000610 <__aeabi_d2iz>
 80178aa:	4603      	mov	r3, r0
 80178ac:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 80178ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80178b2:	4618      	mov	r0, r3
 80178b4:	3718      	adds	r7, #24
 80178b6:	46bd      	mov	sp, r7
 80178b8:	bd80      	pop	{r7, pc}

080178ba <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 80178ba:	b590      	push	{r4, r7, lr}
 80178bc:	b087      	sub	sp, #28
 80178be:	af00      	add	r7, sp, #0
 80178c0:	60f8      	str	r0, [r7, #12]
 80178c2:	60b9      	str	r1, [r7, #8]
 80178c4:	607a      	str	r2, [r7, #4]
 80178c6:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 80178c8:	2300      	movs	r3, #0
 80178ca:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 80178cc:	2300      	movs	r3, #0
 80178ce:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80178d0:	2300      	movs	r3, #0
 80178d2:	757b      	strb	r3, [r7, #21]
 80178d4:	2300      	movs	r3, #0
 80178d6:	753b      	strb	r3, [r7, #20]
 80178d8:	e09c      	b.n	8017a14 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80178da:	2300      	movs	r3, #0
 80178dc:	74fb      	strb	r3, [r7, #19]
 80178de:	e08f      	b.n	8017a00 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 80178e0:	68fb      	ldr	r3, [r7, #12]
 80178e2:	685a      	ldr	r2, [r3, #4]
 80178e4:	7d3b      	ldrb	r3, [r7, #20]
 80178e6:	005b      	lsls	r3, r3, #1
 80178e8:	4413      	add	r3, r2
 80178ea:	881b      	ldrh	r3, [r3, #0]
 80178ec:	461a      	mov	r2, r3
 80178ee:	7cfb      	ldrb	r3, [r7, #19]
 80178f0:	fa42 f303 	asr.w	r3, r2, r3
 80178f4:	f003 0301 	and.w	r3, r3, #1
 80178f8:	2b00      	cmp	r3, #0
 80178fa:	d07e      	beq.n	80179fa <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80178fc:	68fb      	ldr	r3, [r7, #12]
 80178fe:	689a      	ldr	r2, [r3, #8]
 8017900:	7d79      	ldrb	r1, [r7, #21]
 8017902:	7cfb      	ldrb	r3, [r7, #19]
 8017904:	440b      	add	r3, r1
 8017906:	4619      	mov	r1, r3
 8017908:	460b      	mov	r3, r1
 801790a:	005b      	lsls	r3, r3, #1
 801790c:	440b      	add	r3, r1
 801790e:	009b      	lsls	r3, r3, #2
 8017910:	4413      	add	r3, r2
 8017912:	681b      	ldr	r3, [r3, #0]
 8017914:	2b00      	cmp	r3, #0
 8017916:	d06b      	beq.n	80179f0 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8017918:	68fb      	ldr	r3, [r7, #12]
 801791a:	781b      	ldrb	r3, [r3, #0]
 801791c:	f083 0301 	eor.w	r3, r3, #1
 8017920:	b2db      	uxtb	r3, r3
 8017922:	2b00      	cmp	r3, #0
 8017924:	d011      	beq.n	801794a <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8017926:	68fb      	ldr	r3, [r7, #12]
 8017928:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801792a:	2b00      	cmp	r3, #0
 801792c:	d00d      	beq.n	801794a <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 801792e:	68fb      	ldr	r3, [r7, #12]
 8017930:	695a      	ldr	r2, [r3, #20]
 8017932:	7d3b      	ldrb	r3, [r7, #20]
 8017934:	005b      	lsls	r3, r3, #1
 8017936:	4413      	add	r3, r2
 8017938:	881b      	ldrh	r3, [r3, #0]
 801793a:	461a      	mov	r2, r3
 801793c:	7cfb      	ldrb	r3, [r7, #19]
 801793e:	fa42 f303 	asr.w	r3, r2, r3
 8017942:	f003 0301 	and.w	r3, r3, #1
 8017946:	2b00      	cmp	r3, #0
 8017948:	d054      	beq.n	80179f4 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801794a:	68fb      	ldr	r3, [r7, #12]
 801794c:	785b      	ldrb	r3, [r3, #1]
 801794e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8017950:	68fb      	ldr	r3, [r7, #12]
 8017952:	689a      	ldr	r2, [r3, #8]
 8017954:	7d79      	ldrb	r1, [r7, #21]
 8017956:	7cfb      	ldrb	r3, [r7, #19]
 8017958:	440b      	add	r3, r1
 801795a:	4619      	mov	r1, r3
 801795c:	460b      	mov	r3, r1
 801795e:	005b      	lsls	r3, r3, #1
 8017960:	440b      	add	r3, r1
 8017962:	009b      	lsls	r3, r3, #2
 8017964:	4413      	add	r3, r2
 8017966:	7a1b      	ldrb	r3, [r3, #8]
 8017968:	f343 0303 	sbfx	r3, r3, #0, #4
 801796c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801796e:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8017970:	68fb      	ldr	r3, [r7, #12]
 8017972:	689a      	ldr	r2, [r3, #8]
 8017974:	7d79      	ldrb	r1, [r7, #21]
 8017976:	7cfb      	ldrb	r3, [r7, #19]
 8017978:	440b      	add	r3, r1
 801797a:	4619      	mov	r1, r3
 801797c:	460b      	mov	r3, r1
 801797e:	005b      	lsls	r3, r3, #1
 8017980:	440b      	add	r3, r1
 8017982:	009b      	lsls	r3, r3, #2
 8017984:	4413      	add	r3, r2
 8017986:	7a1b      	ldrb	r3, [r3, #8]
 8017988:	f343 1303 	sbfx	r3, r3, #4, #4
 801798c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801798e:	461a      	mov	r2, r3
 8017990:	4621      	mov	r1, r4
 8017992:	f7ff fc0c 	bl	80171ae <RegionCommonValueInRange>
 8017996:	4603      	mov	r3, r0
 8017998:	2b00      	cmp	r3, #0
 801799a:	d02d      	beq.n	80179f8 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801799c:	68fb      	ldr	r3, [r7, #12]
 801799e:	68da      	ldr	r2, [r3, #12]
 80179a0:	68fb      	ldr	r3, [r7, #12]
 80179a2:	6899      	ldr	r1, [r3, #8]
 80179a4:	7d78      	ldrb	r0, [r7, #21]
 80179a6:	7cfb      	ldrb	r3, [r7, #19]
 80179a8:	4403      	add	r3, r0
 80179aa:	4618      	mov	r0, r3
 80179ac:	4603      	mov	r3, r0
 80179ae:	005b      	lsls	r3, r3, #1
 80179b0:	4403      	add	r3, r0
 80179b2:	009b      	lsls	r3, r3, #2
 80179b4:	440b      	add	r3, r1
 80179b6:	7a5b      	ldrb	r3, [r3, #9]
 80179b8:	4619      	mov	r1, r3
 80179ba:	460b      	mov	r3, r1
 80179bc:	005b      	lsls	r3, r3, #1
 80179be:	440b      	add	r3, r1
 80179c0:	00db      	lsls	r3, r3, #3
 80179c2:	4413      	add	r3, r2
 80179c4:	7d1b      	ldrb	r3, [r3, #20]
 80179c6:	f083 0301 	eor.w	r3, r3, #1
 80179ca:	b2db      	uxtb	r3, r3
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d003      	beq.n	80179d8 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 80179d0:	7dbb      	ldrb	r3, [r7, #22]
 80179d2:	3301      	adds	r3, #1
 80179d4:	75bb      	strb	r3, [r7, #22]
                    continue;
 80179d6:	e010      	b.n	80179fa <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 80179d8:	7dfb      	ldrb	r3, [r7, #23]
 80179da:	1c5a      	adds	r2, r3, #1
 80179dc:	75fa      	strb	r2, [r7, #23]
 80179de:	461a      	mov	r2, r3
 80179e0:	68bb      	ldr	r3, [r7, #8]
 80179e2:	4413      	add	r3, r2
 80179e4:	7d79      	ldrb	r1, [r7, #21]
 80179e6:	7cfa      	ldrb	r2, [r7, #19]
 80179e8:	440a      	add	r2, r1
 80179ea:	b2d2      	uxtb	r2, r2
 80179ec:	701a      	strb	r2, [r3, #0]
 80179ee:	e004      	b.n	80179fa <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80179f0:	bf00      	nop
 80179f2:	e002      	b.n	80179fa <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 80179f4:	bf00      	nop
 80179f6:	e000      	b.n	80179fa <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80179f8:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80179fa:	7cfb      	ldrb	r3, [r7, #19]
 80179fc:	3301      	adds	r3, #1
 80179fe:	74fb      	strb	r3, [r7, #19]
 8017a00:	7cfb      	ldrb	r3, [r7, #19]
 8017a02:	2b0f      	cmp	r3, #15
 8017a04:	f67f af6c 	bls.w	80178e0 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8017a08:	7d7b      	ldrb	r3, [r7, #21]
 8017a0a:	3310      	adds	r3, #16
 8017a0c:	757b      	strb	r3, [r7, #21]
 8017a0e:	7d3b      	ldrb	r3, [r7, #20]
 8017a10:	3301      	adds	r3, #1
 8017a12:	753b      	strb	r3, [r7, #20]
 8017a14:	7d7b      	ldrb	r3, [r7, #21]
 8017a16:	b29a      	uxth	r2, r3
 8017a18:	68fb      	ldr	r3, [r7, #12]
 8017a1a:	8a1b      	ldrh	r3, [r3, #16]
 8017a1c:	429a      	cmp	r2, r3
 8017a1e:	f4ff af5c 	bcc.w	80178da <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8017a22:	687b      	ldr	r3, [r7, #4]
 8017a24:	7dfa      	ldrb	r2, [r7, #23]
 8017a26:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8017a28:	683b      	ldr	r3, [r7, #0]
 8017a2a:	7dba      	ldrb	r2, [r7, #22]
 8017a2c:	701a      	strb	r2, [r3, #0]
}
 8017a2e:	bf00      	nop
 8017a30:	371c      	adds	r7, #28
 8017a32:	46bd      	mov	sp, r7
 8017a34:	bd90      	pop	{r4, r7, pc}

08017a36 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8017a36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017a38:	b08b      	sub	sp, #44	@ 0x2c
 8017a3a:	af04      	add	r7, sp, #16
 8017a3c:	60f8      	str	r0, [r7, #12]
 8017a3e:	60b9      	str	r1, [r7, #8]
 8017a40:	607a      	str	r2, [r7, #4]
 8017a42:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8017a44:	68fb      	ldr	r3, [r7, #12]
 8017a46:	685b      	ldr	r3, [r3, #4]
 8017a48:	4618      	mov	r0, r3
 8017a4a:	f006 ff6d 	bl	801e928 <UTIL_TIMER_GetElapsedTime>
 8017a4e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8017a50:	68fb      	ldr	r3, [r7, #12]
 8017a52:	681a      	ldr	r2, [r3, #0]
 8017a54:	697b      	ldr	r3, [r7, #20]
 8017a56:	1ad2      	subs	r2, r2, r3
 8017a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a5a:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8017a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a5e:	2201      	movs	r2, #1
 8017a60:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8017a62:	683b      	ldr	r3, [r7, #0]
 8017a64:	2200      	movs	r2, #0
 8017a66:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8017a68:	68fb      	ldr	r3, [r7, #12]
 8017a6a:	685b      	ldr	r3, [r3, #4]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d004      	beq.n	8017a7a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8017a70:	68fb      	ldr	r3, [r7, #12]
 8017a72:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8017a74:	697a      	ldr	r2, [r7, #20]
 8017a76:	429a      	cmp	r2, r3
 8017a78:	d32b      	bcc.n	8017ad2 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8017a7a:	68bb      	ldr	r3, [r7, #8]
 8017a7c:	2200      	movs	r2, #0
 8017a7e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8017a80:	68fb      	ldr	r3, [r7, #12]
 8017a82:	69db      	ldr	r3, [r3, #28]
 8017a84:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8017a86:	68fb      	ldr	r3, [r7, #12]
 8017a88:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8017a8a:	68dd      	ldr	r5, [r3, #12]
 8017a8c:	68fb      	ldr	r3, [r7, #12]
 8017a8e:	7a5e      	ldrb	r6, [r3, #9]
 8017a90:	68fb      	ldr	r3, [r7, #12]
 8017a92:	f893 c008 	ldrb.w	ip, [r3, #8]
 8017a96:	68fb      	ldr	r3, [r7, #12]
 8017a98:	7d1b      	ldrb	r3, [r3, #20]
 8017a9a:	68fa      	ldr	r2, [r7, #12]
 8017a9c:	6992      	ldr	r2, [r2, #24]
 8017a9e:	9203      	str	r2, [sp, #12]
 8017aa0:	68fa      	ldr	r2, [r7, #12]
 8017aa2:	f10d 0e04 	add.w	lr, sp, #4
 8017aa6:	320c      	adds	r2, #12
 8017aa8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017aac:	e88e 0003 	stmia.w	lr, {r0, r1}
 8017ab0:	9300      	str	r3, [sp, #0]
 8017ab2:	4663      	mov	r3, ip
 8017ab4:	4632      	mov	r2, r6
 8017ab6:	4629      	mov	r1, r5
 8017ab8:	4620      	mov	r0, r4
 8017aba:	f7ff fc49 	bl	8017350 <RegionCommonUpdateBandTimeOff>
 8017abe:	4602      	mov	r2, r0
 8017ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ac2:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8017ac4:	68fb      	ldr	r3, [r7, #12]
 8017ac6:	69d8      	ldr	r0, [r3, #28]
 8017ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017aca:	683a      	ldr	r2, [r7, #0]
 8017acc:	6879      	ldr	r1, [r7, #4]
 8017ace:	f7ff fef4 	bl	80178ba <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8017ad2:	683b      	ldr	r3, [r7, #0]
 8017ad4:	781b      	ldrb	r3, [r3, #0]
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d004      	beq.n	8017ae4 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8017ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017adc:	2200      	movs	r2, #0
 8017ade:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017ae0:	2300      	movs	r3, #0
 8017ae2:	e006      	b.n	8017af2 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8017ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ae6:	781b      	ldrb	r3, [r3, #0]
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d001      	beq.n	8017af0 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8017aec:	230b      	movs	r3, #11
 8017aee:	e000      	b.n	8017af2 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017af0:	230c      	movs	r3, #12
    }
}
 8017af2:	4618      	mov	r0, r3
 8017af4:	371c      	adds	r7, #28
 8017af6:	46bd      	mov	sp, r7
 8017af8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017afa <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8017afa:	b5b0      	push	{r4, r5, r7, lr}
 8017afc:	b086      	sub	sp, #24
 8017afe:	af02      	add	r7, sp, #8
 8017b00:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	781b      	ldrb	r3, [r3, #0]
 8017b06:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	f993 2000 	ldrsb.w	r2, [r3]
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8017b14:	429a      	cmp	r2, r3
 8017b16:	d103      	bne.n	8017b20 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8017b1e:	e026      	b.n	8017b6e <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8017b20:	7bfb      	ldrb	r3, [r7, #15]
 8017b22:	3b01      	subs	r3, #1
 8017b24:	b2db      	uxtb	r3, r3
 8017b26:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8017b2e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017b32:	429a      	cmp	r2, r3
 8017b34:	d019      	beq.n	8017b6a <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	78d8      	ldrb	r0, [r3, #3]
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	6859      	ldr	r1, [r3, #4]
 8017b3e:	687b      	ldr	r3, [r7, #4]
 8017b40:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017b4a:	687a      	ldr	r2, [r7, #4]
 8017b4c:	6892      	ldr	r2, [r2, #8]
 8017b4e:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8017b52:	9201      	str	r2, [sp, #4]
 8017b54:	9300      	str	r3, [sp, #0]
 8017b56:	462b      	mov	r3, r5
 8017b58:	4622      	mov	r2, r4
 8017b5a:	f7ff fab6 	bl	80170ca <RegionCommonChanVerifyDr>
 8017b5e:	4603      	mov	r3, r0
 8017b60:	f083 0301 	eor.w	r3, r3, #1
 8017b64:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d1da      	bne.n	8017b20 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8017b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8017b6e:	4618      	mov	r0, r3
 8017b70:	3710      	adds	r7, #16
 8017b72:	46bd      	mov	sp, r7
 8017b74:	bdb0      	pop	{r4, r5, r7, pc}

08017b76 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8017b76:	b480      	push	{r7}
 8017b78:	b083      	sub	sp, #12
 8017b7a:	af00      	add	r7, sp, #0
 8017b7c:	4603      	mov	r3, r0
 8017b7e:	460a      	mov	r2, r1
 8017b80:	71fb      	strb	r3, [r7, #7]
 8017b82:	4613      	mov	r3, r2
 8017b84:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8017b86:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017b8e:	4293      	cmp	r3, r2
 8017b90:	bfb8      	it	lt
 8017b92:	4613      	movlt	r3, r2
 8017b94:	b25b      	sxtb	r3, r3
}
 8017b96:	4618      	mov	r0, r3
 8017b98:	370c      	adds	r7, #12
 8017b9a:	46bd      	mov	sp, r7
 8017b9c:	bc80      	pop	{r7}
 8017b9e:	4770      	bx	lr

08017ba0 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8017ba0:	b480      	push	{r7}
 8017ba2:	b083      	sub	sp, #12
 8017ba4:	af00      	add	r7, sp, #0
 8017ba6:	6078      	str	r0, [r7, #4]
 8017ba8:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	009b      	lsls	r3, r3, #2
 8017bae:	683a      	ldr	r2, [r7, #0]
 8017bb0:	4413      	add	r3, r2
 8017bb2:	681b      	ldr	r3, [r3, #0]
 8017bb4:	4a07      	ldr	r2, [pc, #28]	@ (8017bd4 <RegionCommonGetBandwidth+0x34>)
 8017bb6:	4293      	cmp	r3, r2
 8017bb8:	d004      	beq.n	8017bc4 <RegionCommonGetBandwidth+0x24>
 8017bba:	4a07      	ldr	r2, [pc, #28]	@ (8017bd8 <RegionCommonGetBandwidth+0x38>)
 8017bbc:	4293      	cmp	r3, r2
 8017bbe:	d003      	beq.n	8017bc8 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8017bc0:	2300      	movs	r3, #0
 8017bc2:	e002      	b.n	8017bca <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8017bc4:	2301      	movs	r3, #1
 8017bc6:	e000      	b.n	8017bca <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8017bc8:	2302      	movs	r3, #2
    }
}
 8017bca:	4618      	mov	r0, r3
 8017bcc:	370c      	adds	r7, #12
 8017bce:	46bd      	mov	sp, r7
 8017bd0:	bc80      	pop	{r7}
 8017bd2:	4770      	bx	lr
 8017bd4:	0003d090 	.word	0x0003d090
 8017bd8:	0007a120 	.word	0x0007a120

08017bdc <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8017bdc:	b580      	push	{r7, lr}
 8017bde:	b086      	sub	sp, #24
 8017be0:	af04      	add	r7, sp, #16
 8017be2:	4603      	mov	r3, r0
 8017be4:	6039      	str	r1, [r7, #0]
 8017be6:	71fb      	strb	r3, [r7, #7]
 8017be8:	4613      	mov	r3, r2
 8017bea:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8017bec:	79fb      	ldrb	r3, [r7, #7]
 8017bee:	2b05      	cmp	r3, #5
 8017bf0:	d810      	bhi.n	8017c14 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8017bf2:	79fb      	ldrb	r3, [r7, #7]
 8017bf4:	4a0f      	ldr	r2, [pc, #60]	@ (8017c34 <RegionCommonRxConfigPrint+0x58>)
 8017bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017bfa:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017bfe:	9202      	str	r2, [sp, #8]
 8017c00:	683a      	ldr	r2, [r7, #0]
 8017c02:	9201      	str	r2, [sp, #4]
 8017c04:	9300      	str	r3, [sp, #0]
 8017c06:	4b0c      	ldr	r3, [pc, #48]	@ (8017c38 <RegionCommonRxConfigPrint+0x5c>)
 8017c08:	2201      	movs	r2, #1
 8017c0a:	2100      	movs	r1, #0
 8017c0c:	2002      	movs	r0, #2
 8017c0e:	f006 ff69 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8017c12:	e00a      	b.n	8017c2a <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8017c14:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017c18:	9301      	str	r3, [sp, #4]
 8017c1a:	683b      	ldr	r3, [r7, #0]
 8017c1c:	9300      	str	r3, [sp, #0]
 8017c1e:	4b07      	ldr	r3, [pc, #28]	@ (8017c3c <RegionCommonRxConfigPrint+0x60>)
 8017c20:	2201      	movs	r2, #1
 8017c22:	2100      	movs	r1, #0
 8017c24:	2002      	movs	r0, #2
 8017c26:	f006 ff5d 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 8017c2a:	bf00      	nop
 8017c2c:	3708      	adds	r7, #8
 8017c2e:	46bd      	mov	sp, r7
 8017c30:	bd80      	pop	{r7, pc}
 8017c32:	bf00      	nop
 8017c34:	2000012c 	.word	0x2000012c
 8017c38:	0801f91c 	.word	0x0801f91c
 8017c3c:	0801f93c 	.word	0x0801f93c

08017c40 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8017c40:	b580      	push	{r7, lr}
 8017c42:	b084      	sub	sp, #16
 8017c44:	af02      	add	r7, sp, #8
 8017c46:	6078      	str	r0, [r7, #4]
 8017c48:	460b      	mov	r3, r1
 8017c4a:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8017c4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017c50:	9301      	str	r3, [sp, #4]
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	9300      	str	r3, [sp, #0]
 8017c56:	4b05      	ldr	r3, [pc, #20]	@ (8017c6c <RegionCommonTxConfigPrint+0x2c>)
 8017c58:	2201      	movs	r2, #1
 8017c5a:	2100      	movs	r1, #0
 8017c5c:	2002      	movs	r0, #2
 8017c5e:	f006 ff41 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
}
 8017c62:	bf00      	nop
 8017c64:	3708      	adds	r7, #8
 8017c66:	46bd      	mov	sp, r7
 8017c68:	bd80      	pop	{r7, pc}
 8017c6a:	bf00      	nop
 8017c6c:	0801f958 	.word	0x0801f958

08017c70 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8017c70:	b580      	push	{r7, lr}
 8017c72:	b082      	sub	sp, #8
 8017c74:	af00      	add	r7, sp, #0
 8017c76:	6078      	str	r0, [r7, #4]
 8017c78:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8017c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8017d30 <VerifyRfFreq+0xc0>)
 8017c7c:	6a1b      	ldr	r3, [r3, #32]
 8017c7e:	6878      	ldr	r0, [r7, #4]
 8017c80:	4798      	blx	r3
 8017c82:	4603      	mov	r3, r0
 8017c84:	f083 0301 	eor.w	r3, r3, #1
 8017c88:	b2db      	uxtb	r3, r3
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d001      	beq.n	8017c92 <VerifyRfFreq+0x22>
    {
        return false;
 8017c8e:	2300      	movs	r3, #0
 8017c90:	e04a      	b.n	8017d28 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	4a27      	ldr	r2, [pc, #156]	@ (8017d34 <VerifyRfFreq+0xc4>)
 8017c96:	4293      	cmp	r3, r2
 8017c98:	d307      	bcc.n	8017caa <VerifyRfFreq+0x3a>
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	4a26      	ldr	r2, [pc, #152]	@ (8017d38 <VerifyRfFreq+0xc8>)
 8017c9e:	4293      	cmp	r3, r2
 8017ca0:	d803      	bhi.n	8017caa <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8017ca2:	683b      	ldr	r3, [r7, #0]
 8017ca4:	2202      	movs	r2, #2
 8017ca6:	701a      	strb	r2, [r3, #0]
 8017ca8:	e03d      	b.n	8017d26 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	4a22      	ldr	r2, [pc, #136]	@ (8017d38 <VerifyRfFreq+0xc8>)
 8017cae:	4293      	cmp	r3, r2
 8017cb0:	d907      	bls.n	8017cc2 <VerifyRfFreq+0x52>
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	4a21      	ldr	r2, [pc, #132]	@ (8017d3c <VerifyRfFreq+0xcc>)
 8017cb6:	4293      	cmp	r3, r2
 8017cb8:	d803      	bhi.n	8017cc2 <VerifyRfFreq+0x52>
    {
        *band = 0;
 8017cba:	683b      	ldr	r3, [r7, #0]
 8017cbc:	2200      	movs	r2, #0
 8017cbe:	701a      	strb	r2, [r3, #0]
 8017cc0:	e031      	b.n	8017d26 <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8017cc2:	687b      	ldr	r3, [r7, #4]
 8017cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8017d3c <VerifyRfFreq+0xcc>)
 8017cc6:	4293      	cmp	r3, r2
 8017cc8:	d907      	bls.n	8017cda <VerifyRfFreq+0x6a>
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8017d40 <VerifyRfFreq+0xd0>)
 8017cce:	4293      	cmp	r3, r2
 8017cd0:	d803      	bhi.n	8017cda <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8017cd2:	683b      	ldr	r3, [r7, #0]
 8017cd4:	2201      	movs	r2, #1
 8017cd6:	701a      	strb	r2, [r3, #0]
 8017cd8:	e025      	b.n	8017d26 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8017cda:	687b      	ldr	r3, [r7, #4]
 8017cdc:	4a19      	ldr	r2, [pc, #100]	@ (8017d44 <VerifyRfFreq+0xd4>)
 8017cde:	4293      	cmp	r3, r2
 8017ce0:	d907      	bls.n	8017cf2 <VerifyRfFreq+0x82>
 8017ce2:	687b      	ldr	r3, [r7, #4]
 8017ce4:	4a18      	ldr	r2, [pc, #96]	@ (8017d48 <VerifyRfFreq+0xd8>)
 8017ce6:	4293      	cmp	r3, r2
 8017ce8:	d803      	bhi.n	8017cf2 <VerifyRfFreq+0x82>
    {
        *band = 5;
 8017cea:	683b      	ldr	r3, [r7, #0]
 8017cec:	2205      	movs	r2, #5
 8017cee:	701a      	strb	r2, [r3, #0]
 8017cf0:	e019      	b.n	8017d26 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	4a15      	ldr	r2, [pc, #84]	@ (8017d4c <VerifyRfFreq+0xdc>)
 8017cf6:	4293      	cmp	r3, r2
 8017cf8:	d907      	bls.n	8017d0a <VerifyRfFreq+0x9a>
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	4a14      	ldr	r2, [pc, #80]	@ (8017d50 <VerifyRfFreq+0xe0>)
 8017cfe:	4293      	cmp	r3, r2
 8017d00:	d803      	bhi.n	8017d0a <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8017d02:	683b      	ldr	r3, [r7, #0]
 8017d04:	2203      	movs	r2, #3
 8017d06:	701a      	strb	r2, [r3, #0]
 8017d08:	e00d      	b.n	8017d26 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	4a11      	ldr	r2, [pc, #68]	@ (8017d54 <VerifyRfFreq+0xe4>)
 8017d0e:	4293      	cmp	r3, r2
 8017d10:	d307      	bcc.n	8017d22 <VerifyRfFreq+0xb2>
 8017d12:	687b      	ldr	r3, [r7, #4]
 8017d14:	4a10      	ldr	r2, [pc, #64]	@ (8017d58 <VerifyRfFreq+0xe8>)
 8017d16:	4293      	cmp	r3, r2
 8017d18:	d803      	bhi.n	8017d22 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8017d1a:	683b      	ldr	r3, [r7, #0]
 8017d1c:	2204      	movs	r2, #4
 8017d1e:	701a      	strb	r2, [r3, #0]
 8017d20:	e001      	b.n	8017d26 <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8017d22:	2300      	movs	r3, #0
 8017d24:	e000      	b.n	8017d28 <VerifyRfFreq+0xb8>
    }
    return true;
 8017d26:	2301      	movs	r3, #1
}
 8017d28:	4618      	mov	r0, r3
 8017d2a:	3708      	adds	r7, #8
 8017d2c:	46bd      	mov	sp, r7
 8017d2e:	bd80      	pop	{r7, pc}
 8017d30:	080200bc 	.word	0x080200bc
 8017d34:	337055c0 	.word	0x337055c0
 8017d38:	338eda3f 	.word	0x338eda3f
 8017d3c:	33bca100 	.word	0x33bca100
 8017d40:	33c5c8c0 	.word	0x33c5c8c0
 8017d44:	33c74f5f 	.word	0x33c74f5f
 8017d48:	33cef080 	.word	0x33cef080
 8017d4c:	33d1fdbf 	.word	0x33d1fdbf
 8017d50:	33d5ce50 	.word	0x33d5ce50
 8017d54:	33d691a0 	.word	0x33d691a0
 8017d58:	33db2580 	.word	0x33db2580

08017d5c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8017d5c:	b590      	push	{r4, r7, lr}
 8017d5e:	b08b      	sub	sp, #44	@ 0x2c
 8017d60:	af04      	add	r7, sp, #16
 8017d62:	4603      	mov	r3, r0
 8017d64:	460a      	mov	r2, r1
 8017d66:	71fb      	strb	r3, [r7, #7]
 8017d68:	4613      	mov	r3, r2
 8017d6a:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8017d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017d70:	4a1f      	ldr	r2, [pc, #124]	@ (8017df0 <GetTimeOnAir+0x94>)
 8017d72:	5cd3      	ldrb	r3, [r2, r3]
 8017d74:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 8017d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017d7a:	491e      	ldr	r1, [pc, #120]	@ (8017df4 <GetTimeOnAir+0x98>)
 8017d7c:	4618      	mov	r0, r3
 8017d7e:	f7ff ff0f 	bl	8017ba0 <RegionCommonGetBandwidth>
 8017d82:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8017d84:	2300      	movs	r3, #0
 8017d86:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8017d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017d8c:	2b07      	cmp	r3, #7
 8017d8e:	d118      	bne.n	8017dc2 <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8017d90:	4b19      	ldr	r3, [pc, #100]	@ (8017df8 <GetTimeOnAir+0x9c>)
 8017d92:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8017d94:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017d98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017d9c:	fb02 f303 	mul.w	r3, r2, r3
 8017da0:	4619      	mov	r1, r3
 8017da2:	88bb      	ldrh	r3, [r7, #4]
 8017da4:	b2db      	uxtb	r3, r3
 8017da6:	2201      	movs	r2, #1
 8017da8:	9203      	str	r2, [sp, #12]
 8017daa:	9302      	str	r3, [sp, #8]
 8017dac:	2300      	movs	r3, #0
 8017dae:	9301      	str	r3, [sp, #4]
 8017db0:	2305      	movs	r3, #5
 8017db2:	9300      	str	r3, [sp, #0]
 8017db4:	2300      	movs	r3, #0
 8017db6:	460a      	mov	r2, r1
 8017db8:	68f9      	ldr	r1, [r7, #12]
 8017dba:	2000      	movs	r0, #0
 8017dbc:	47a0      	blx	r4
 8017dbe:	6178      	str	r0, [r7, #20]
 8017dc0:	e011      	b.n	8017de6 <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8017dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8017df8 <GetTimeOnAir+0x9c>)
 8017dc4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8017dc6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8017dca:	88bb      	ldrh	r3, [r7, #4]
 8017dcc:	b2db      	uxtb	r3, r3
 8017dce:	2101      	movs	r1, #1
 8017dd0:	9103      	str	r1, [sp, #12]
 8017dd2:	9302      	str	r3, [sp, #8]
 8017dd4:	2300      	movs	r3, #0
 8017dd6:	9301      	str	r3, [sp, #4]
 8017dd8:	2308      	movs	r3, #8
 8017dda:	9300      	str	r3, [sp, #0]
 8017ddc:	2301      	movs	r3, #1
 8017dde:	68f9      	ldr	r1, [r7, #12]
 8017de0:	2001      	movs	r0, #1
 8017de2:	47a0      	blx	r4
 8017de4:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8017de6:	697b      	ldr	r3, [r7, #20]
}
 8017de8:	4618      	mov	r0, r3
 8017dea:	371c      	adds	r7, #28
 8017dec:	46bd      	mov	sp, r7
 8017dee:	bd90      	pop	{r4, r7, pc}
 8017df0:	08020000 	.word	0x08020000
 8017df4:	08020008 	.word	0x08020008
 8017df8:	080200bc 	.word	0x080200bc

08017dfc <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8017dfc:	b580      	push	{r7, lr}
 8017dfe:	b088      	sub	sp, #32
 8017e00:	af00      	add	r7, sp, #0
 8017e02:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8017e04:	2300      	movs	r3, #0
 8017e06:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8017e08:	687b      	ldr	r3, [r7, #4]
 8017e0a:	781b      	ldrb	r3, [r3, #0]
 8017e0c:	3b01      	subs	r3, #1
 8017e0e:	2b37      	cmp	r3, #55	@ 0x37
 8017e10:	f200 8122 	bhi.w	8018058 <RegionEU868GetPhyParam+0x25c>
 8017e14:	a201      	add	r2, pc, #4	@ (adr r2, 8017e1c <RegionEU868GetPhyParam+0x20>)
 8017e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e1a:	bf00      	nop
 8017e1c:	08017efd 	.word	0x08017efd
 8017e20:	08017f03 	.word	0x08017f03
 8017e24:	08018059 	.word	0x08018059
 8017e28:	08018059 	.word	0x08018059
 8017e2c:	08018059 	.word	0x08018059
 8017e30:	08017f09 	.word	0x08017f09
 8017e34:	08018059 	.word	0x08018059
 8017e38:	08017f43 	.word	0x08017f43
 8017e3c:	08018059 	.word	0x08018059
 8017e40:	08017f49 	.word	0x08017f49
 8017e44:	08017f4f 	.word	0x08017f4f
 8017e48:	08017f55 	.word	0x08017f55
 8017e4c:	08017f5b 	.word	0x08017f5b
 8017e50:	08017f6b 	.word	0x08017f6b
 8017e54:	08017f7b 	.word	0x08017f7b
 8017e58:	08017f81 	.word	0x08017f81
 8017e5c:	08017f89 	.word	0x08017f89
 8017e60:	08017f91 	.word	0x08017f91
 8017e64:	08017f99 	.word	0x08017f99
 8017e68:	08017fa1 	.word	0x08017fa1
 8017e6c:	08017fa9 	.word	0x08017fa9
 8017e70:	08017fbd 	.word	0x08017fbd
 8017e74:	08017fc3 	.word	0x08017fc3
 8017e78:	08017fc9 	.word	0x08017fc9
 8017e7c:	08017fcf 	.word	0x08017fcf
 8017e80:	08017fdb 	.word	0x08017fdb
 8017e84:	08017fe7 	.word	0x08017fe7
 8017e88:	08017fed 	.word	0x08017fed
 8017e8c:	08017ff5 	.word	0x08017ff5
 8017e90:	08017ffb 	.word	0x08017ffb
 8017e94:	08018001 	.word	0x08018001
 8017e98:	08018009 	.word	0x08018009
 8017e9c:	08017f0f 	.word	0x08017f0f
 8017ea0:	08018059 	.word	0x08018059
 8017ea4:	08018059 	.word	0x08018059
 8017ea8:	08018059 	.word	0x08018059
 8017eac:	08018059 	.word	0x08018059
 8017eb0:	08018059 	.word	0x08018059
 8017eb4:	08018059 	.word	0x08018059
 8017eb8:	08018059 	.word	0x08018059
 8017ebc:	08018059 	.word	0x08018059
 8017ec0:	08018059 	.word	0x08018059
 8017ec4:	08018059 	.word	0x08018059
 8017ec8:	08018059 	.word	0x08018059
 8017ecc:	08018059 	.word	0x08018059
 8017ed0:	08018059 	.word	0x08018059
 8017ed4:	0801800f 	.word	0x0801800f
 8017ed8:	08018015 	.word	0x08018015
 8017edc:	08018023 	.word	0x08018023
 8017ee0:	08018059 	.word	0x08018059
 8017ee4:	08018059 	.word	0x08018059
 8017ee8:	08018029 	.word	0x08018029
 8017eec:	0801802f 	.word	0x0801802f
 8017ef0:	08018059 	.word	0x08018059
 8017ef4:	08018035 	.word	0x08018035
 8017ef8:	08018045 	.word	0x08018045
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8017efc:	2300      	movs	r3, #0
 8017efe:	61bb      	str	r3, [r7, #24]
            break;
 8017f00:	e0ab      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8017f02:	2300      	movs	r3, #0
 8017f04:	61bb      	str	r3, [r7, #24]
            break;
 8017f06:	e0a8      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8017f08:	2300      	movs	r3, #0
 8017f0a:	61bb      	str	r3, [r7, #24]
            break;
 8017f0c:	e0a5      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017f14:	733b      	strb	r3, [r7, #12]
 8017f16:	2307      	movs	r3, #7
 8017f18:	737b      	strb	r3, [r7, #13]
 8017f1a:	2300      	movs	r3, #0
 8017f1c:	73bb      	strb	r3, [r7, #14]
 8017f1e:	2310      	movs	r3, #16
 8017f20:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8017f22:	4b51      	ldr	r3, [pc, #324]	@ (8018068 <RegionEU868GetPhyParam+0x26c>)
 8017f24:	681b      	ldr	r3, [r3, #0]
 8017f26:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017f2a:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8017f2c:	4b4e      	ldr	r3, [pc, #312]	@ (8018068 <RegionEU868GetPhyParam+0x26c>)
 8017f2e:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017f30:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8017f32:	f107 030c 	add.w	r3, r7, #12
 8017f36:	4618      	mov	r0, r3
 8017f38:	f7ff fddf 	bl	8017afa <RegionCommonGetNextLowerTxDr>
 8017f3c:	4603      	mov	r3, r0
 8017f3e:	61bb      	str	r3, [r7, #24]
            break;
 8017f40:	e08b      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8017f42:	2300      	movs	r3, #0
 8017f44:	61bb      	str	r3, [r7, #24]
            break;
 8017f46:	e088      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8017f48:	2300      	movs	r3, #0
 8017f4a:	61bb      	str	r3, [r7, #24]
            break;
 8017f4c:	e085      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8017f4e:	2340      	movs	r3, #64	@ 0x40
 8017f50:	61bb      	str	r3, [r7, #24]
            break;
 8017f52:	e082      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8017f54:	2320      	movs	r3, #32
 8017f56:	61bb      	str	r3, [r7, #24]
            break;
 8017f58:	e07f      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8017f5a:	687b      	ldr	r3, [r7, #4]
 8017f5c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017f60:	461a      	mov	r2, r3
 8017f62:	4b42      	ldr	r3, [pc, #264]	@ (801806c <RegionEU868GetPhyParam+0x270>)
 8017f64:	5c9b      	ldrb	r3, [r3, r2]
 8017f66:	61bb      	str	r3, [r7, #24]
            break;
 8017f68:	e077      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017f70:	461a      	mov	r2, r3
 8017f72:	4b3f      	ldr	r3, [pc, #252]	@ (8018070 <RegionEU868GetPhyParam+0x274>)
 8017f74:	5c9b      	ldrb	r3, [r3, r2]
 8017f76:	61bb      	str	r3, [r7, #24]
            break;
 8017f78:	e06f      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8017f7a:	2301      	movs	r3, #1
 8017f7c:	61bb      	str	r3, [r7, #24]
            break;
 8017f7e:	e06c      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8017f80:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8017f84:	61bb      	str	r3, [r7, #24]
            break;
 8017f86:	e068      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8017f88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017f8c:	61bb      	str	r3, [r7, #24]
            break;
 8017f8e:	e064      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8017f90:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8017f94:	61bb      	str	r3, [r7, #24]
            break;
 8017f96:	e060      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8017f98:	f241 3388 	movw	r3, #5000	@ 0x1388
 8017f9c:	61bb      	str	r3, [r7, #24]
            break;
 8017f9e:	e05c      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8017fa0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8017fa4:	61bb      	str	r3, [r7, #24]
            break;
 8017fa6:	e058      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))

        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8017fa8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017fac:	4831      	ldr	r0, [pc, #196]	@ (8018074 <RegionEU868GetPhyParam+0x278>)
 8017fae:	f002 fa2b 	bl	801a408 <randr>
 8017fb2:	4603      	mov	r3, r0
 8017fb4:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8017fb8:	61bb      	str	r3, [r7, #24]
            break;
 8017fba:	e04e      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8017fbc:	2300      	movs	r3, #0
 8017fbe:	61bb      	str	r3, [r7, #24]
            break;
 8017fc0:	e04b      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8017fc2:	4b2d      	ldr	r3, [pc, #180]	@ (8018078 <RegionEU868GetPhyParam+0x27c>)
 8017fc4:	61bb      	str	r3, [r7, #24]
            break;
 8017fc6:	e048      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8017fc8:	2300      	movs	r3, #0
 8017fca:	61bb      	str	r3, [r7, #24]
            break;
 8017fcc:	e045      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8017fce:	4b26      	ldr	r3, [pc, #152]	@ (8018068 <RegionEU868GetPhyParam+0x26c>)
 8017fd0:	681b      	ldr	r3, [r3, #0]
 8017fd2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017fd6:	61bb      	str	r3, [r7, #24]
            break;
 8017fd8:	e03f      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8017fda:	4b23      	ldr	r3, [pc, #140]	@ (8018068 <RegionEU868GetPhyParam+0x26c>)
 8017fdc:	681b      	ldr	r3, [r3, #0]
 8017fde:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8017fe2:	61bb      	str	r3, [r7, #24]
            break;
 8017fe4:	e039      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8017fe6:	2310      	movs	r3, #16
 8017fe8:	61bb      	str	r3, [r7, #24]
            break;
 8017fea:	e036      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8017fec:	4b1e      	ldr	r3, [pc, #120]	@ (8018068 <RegionEU868GetPhyParam+0x26c>)
 8017fee:	681b      	ldr	r3, [r3, #0]
 8017ff0:	61bb      	str	r3, [r7, #24]
            break;
 8017ff2:	e032      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8017ff4:	2300      	movs	r3, #0
 8017ff6:	61bb      	str	r3, [r7, #24]
            break;
 8017ff8:	e02f      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8017ffa:	2300      	movs	r3, #0
 8017ffc:	61bb      	str	r3, [r7, #24]
            break;
 8017ffe:	e02c      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8018000:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8018004:	61bb      	str	r3, [r7, #24]
            break;
 8018006:	e028      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8018008:	4b1c      	ldr	r3, [pc, #112]	@ (801807c <RegionEU868GetPhyParam+0x280>)
 801800a:	61bb      	str	r3, [r7, #24]
            break;
 801800c:	e025      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801800e:	4b1a      	ldr	r3, [pc, #104]	@ (8018078 <RegionEU868GetPhyParam+0x27c>)
 8018010:	61bb      	str	r3, [r7, #24]
            break;
 8018012:	e022      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8018014:	2311      	movs	r3, #17
 8018016:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8018018:	2301      	movs	r3, #1
 801801a:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 801801c:	2300      	movs	r3, #0
 801801e:	76bb      	strb	r3, [r7, #26]
            break;
 8018020:	e01b      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8018022:	2303      	movs	r3, #3
 8018024:	61bb      	str	r3, [r7, #24]
            break;
 8018026:	e018      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8018028:	4b13      	ldr	r3, [pc, #76]	@ (8018078 <RegionEU868GetPhyParam+0x27c>)
 801802a:	61bb      	str	r3, [r7, #24]
            break;
 801802c:	e015      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 801802e:	2303      	movs	r3, #3
 8018030:	61bb      	str	r3, [r7, #24]
            break;
 8018032:	e012      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8018034:	687b      	ldr	r3, [r7, #4]
 8018036:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801803a:	461a      	mov	r2, r3
 801803c:	4b10      	ldr	r3, [pc, #64]	@ (8018080 <RegionEU868GetPhyParam+0x284>)
 801803e:	5c9b      	ldrb	r3, [r3, r2]
 8018040:	61bb      	str	r3, [r7, #24]
            break;
 8018042:	e00a      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 8018044:	687b      	ldr	r3, [r7, #4]
 8018046:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801804a:	490e      	ldr	r1, [pc, #56]	@ (8018084 <RegionEU868GetPhyParam+0x288>)
 801804c:	4618      	mov	r0, r3
 801804e:	f7ff fda7 	bl	8017ba0 <RegionCommonGetBandwidth>
 8018052:	4603      	mov	r3, r0
 8018054:	61bb      	str	r3, [r7, #24]
            break;
 8018056:	e000      	b.n	801805a <RegionEU868GetPhyParam+0x25e>
        }
        default:
        {
            break;
 8018058:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 801805a:	69bb      	ldr	r3, [r7, #24]
 801805c:	61fb      	str	r3, [r7, #28]
 801805e:	69fb      	ldr	r3, [r7, #28]
}
 8018060:	4618      	mov	r0, r3
 8018062:	3720      	adds	r7, #32
 8018064:	46bd      	mov	sp, r7
 8018066:	bd80      	pop	{r7, pc}
 8018068:	20001dcc 	.word	0x20001dcc
 801806c:	08020028 	.word	0x08020028
 8018070:	08020030 	.word	0x08020030
 8018074:	fffffc18 	.word	0xfffffc18
 8018078:	33d3e608 	.word	0x33d3e608
 801807c:	4009999a 	.word	0x4009999a
 8018080:	08020000 	.word	0x08020000
 8018084:	08020008 	.word	0x08020008

08018088 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8018088:	b590      	push	{r4, r7, lr}
 801808a:	b085      	sub	sp, #20
 801808c:	af02      	add	r7, sp, #8
 801808e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8018090:	4b11      	ldr	r3, [pc, #68]	@ (80180d8 <RegionEU868SetBandTxDone+0x50>)
 8018092:	681a      	ldr	r2, [r3, #0]
 8018094:	4b11      	ldr	r3, [pc, #68]	@ (80180dc <RegionEU868SetBandTxDone+0x54>)
 8018096:	6819      	ldr	r1, [r3, #0]
 8018098:	687b      	ldr	r3, [r7, #4]
 801809a:	781b      	ldrb	r3, [r3, #0]
 801809c:	4618      	mov	r0, r3
 801809e:	4603      	mov	r3, r0
 80180a0:	005b      	lsls	r3, r3, #1
 80180a2:	4403      	add	r3, r0
 80180a4:	009b      	lsls	r3, r3, #2
 80180a6:	440b      	add	r3, r1
 80180a8:	3309      	adds	r3, #9
 80180aa:	781b      	ldrb	r3, [r3, #0]
 80180ac:	4619      	mov	r1, r3
 80180ae:	460b      	mov	r3, r1
 80180b0:	005b      	lsls	r3, r3, #1
 80180b2:	440b      	add	r3, r1
 80180b4:	00db      	lsls	r3, r3, #3
 80180b6:	18d0      	adds	r0, r2, r3
 80180b8:	687b      	ldr	r3, [r7, #4]
 80180ba:	6899      	ldr	r1, [r3, #8]
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	785c      	ldrb	r4, [r3, #1]
 80180c0:	687b      	ldr	r3, [r7, #4]
 80180c2:	691a      	ldr	r2, [r3, #16]
 80180c4:	9200      	str	r2, [sp, #0]
 80180c6:	68db      	ldr	r3, [r3, #12]
 80180c8:	4622      	mov	r2, r4
 80180ca:	f7ff f913 	bl	80172f4 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 80180ce:	bf00      	nop
 80180d0:	370c      	adds	r7, #12
 80180d2:	46bd      	mov	sp, r7
 80180d4:	bd90      	pop	{r4, r7, pc}
 80180d6:	bf00      	nop
 80180d8:	20001dd0 	.word	0x20001dd0
 80180dc:	20001dcc 	.word	0x20001dcc

080180e0 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 80180e0:	b580      	push	{r7, lr}
 80180e2:	b0b0      	sub	sp, #192	@ 0xc0
 80180e4:	af00      	add	r7, sp, #0
 80180e6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 80180e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80180ec:	2290      	movs	r2, #144	@ 0x90
 80180ee:	2100      	movs	r1, #0
 80180f0:	4618      	mov	r0, r3
 80180f2:	f006 ff6f 	bl	801efd4 <memset>
 80180f6:	2364      	movs	r3, #100	@ 0x64
 80180f8:	863b      	strh	r3, [r7, #48]	@ 0x30
 80180fa:	2364      	movs	r3, #100	@ 0x64
 80180fc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8018100:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018104:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8018108:	230a      	movs	r3, #10
 801810a:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 801810e:	2364      	movs	r3, #100	@ 0x64
 8018110:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8018114:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018118:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	7b1b      	ldrb	r3, [r3, #12]
 8018120:	2b02      	cmp	r3, #2
 8018122:	d05d      	beq.n	80181e0 <RegionEU868InitDefaults+0x100>
 8018124:	2b02      	cmp	r3, #2
 8018126:	dc6a      	bgt.n	80181fe <RegionEU868InitDefaults+0x11e>
 8018128:	2b00      	cmp	r3, #0
 801812a:	d002      	beq.n	8018132 <RegionEU868InitDefaults+0x52>
 801812c:	2b01      	cmp	r3, #1
 801812e:	d03e      	beq.n	80181ae <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8018130:	e065      	b.n	80181fe <RegionEU868InitDefaults+0x11e>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	681b      	ldr	r3, [r3, #0]
 8018136:	2b00      	cmp	r3, #0
 8018138:	d062      	beq.n	8018200 <RegionEU868InitDefaults+0x120>
 801813a:	687b      	ldr	r3, [r7, #4]
 801813c:	685b      	ldr	r3, [r3, #4]
 801813e:	2b00      	cmp	r3, #0
 8018140:	d05e      	beq.n	8018200 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8018142:	687b      	ldr	r3, [r7, #4]
 8018144:	685b      	ldr	r3, [r3, #4]
 8018146:	4a30      	ldr	r2, [pc, #192]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 8018148:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	689b      	ldr	r3, [r3, #8]
 801814e:	4a2f      	ldr	r2, [pc, #188]	@ (801820c <RegionEU868InitDefaults+0x12c>)
 8018150:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8018152:	4b2e      	ldr	r3, [pc, #184]	@ (801820c <RegionEU868InitDefaults+0x12c>)
 8018154:	681b      	ldr	r3, [r3, #0]
 8018156:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801815a:	2290      	movs	r2, #144	@ 0x90
 801815c:	4618      	mov	r0, r3
 801815e:	f002 f96a 	bl	801a436 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8018162:	4b29      	ldr	r3, [pc, #164]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 8018164:	681b      	ldr	r3, [r3, #0]
 8018166:	4a2a      	ldr	r2, [pc, #168]	@ (8018210 <RegionEU868InitDefaults+0x130>)
 8018168:	ca07      	ldmia	r2, {r0, r1, r2}
 801816a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801816e:	4b26      	ldr	r3, [pc, #152]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 8018170:	681b      	ldr	r3, [r3, #0]
 8018172:	4a28      	ldr	r2, [pc, #160]	@ (8018214 <RegionEU868InitDefaults+0x134>)
 8018174:	330c      	adds	r3, #12
 8018176:	ca07      	ldmia	r2, {r0, r1, r2}
 8018178:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801817c:	4b22      	ldr	r3, [pc, #136]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 801817e:	681b      	ldr	r3, [r3, #0]
 8018180:	4a25      	ldr	r2, [pc, #148]	@ (8018218 <RegionEU868InitDefaults+0x138>)
 8018182:	3318      	adds	r3, #24
 8018184:	ca07      	ldmia	r2, {r0, r1, r2}
 8018186:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801818a:	4b1f      	ldr	r3, [pc, #124]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 801818c:	681b      	ldr	r3, [r3, #0]
 801818e:	2207      	movs	r2, #7
 8018190:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8018194:	4b1c      	ldr	r3, [pc, #112]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801819c:	4b1a      	ldr	r3, [pc, #104]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 801819e:	681b      	ldr	r3, [r3, #0]
 80181a0:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80181a4:	2201      	movs	r2, #1
 80181a6:	4619      	mov	r1, r3
 80181a8:	f7ff f87e 	bl	80172a8 <RegionCommonChanMaskCopy>
 80181ac:	e028      	b.n	8018200 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 80181ae:	4b16      	ldr	r3, [pc, #88]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181b0:	681b      	ldr	r3, [r3, #0]
 80181b2:	2200      	movs	r2, #0
 80181b4:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 80181b6:	4b14      	ldr	r3, [pc, #80]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181b8:	681b      	ldr	r3, [r3, #0]
 80181ba:	2200      	movs	r2, #0
 80181bc:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 80181be:	4b12      	ldr	r3, [pc, #72]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181c0:	681b      	ldr	r3, [r3, #0]
 80181c2:	2200      	movs	r2, #0
 80181c4:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80181c6:	4b10      	ldr	r3, [pc, #64]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181c8:	681b      	ldr	r3, [r3, #0]
 80181ca:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80181ce:	4b0e      	ldr	r3, [pc, #56]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181d0:	681b      	ldr	r3, [r3, #0]
 80181d2:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80181d6:	2201      	movs	r2, #1
 80181d8:	4619      	mov	r1, r3
 80181da:	f7ff f865 	bl	80172a8 <RegionCommonChanMaskCopy>
            break;
 80181de:	e00f      	b.n	8018200 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 80181e0:	4b09      	ldr	r3, [pc, #36]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181e2:	681b      	ldr	r3, [r3, #0]
 80181e4:	f8b3 1360 	ldrh.w	r1, [r3, #864]	@ 0x360
 80181e8:	4b07      	ldr	r3, [pc, #28]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181ea:	681b      	ldr	r3, [r3, #0]
 80181ec:	f8b3 236c 	ldrh.w	r2, [r3, #876]	@ 0x36c
 80181f0:	4b05      	ldr	r3, [pc, #20]	@ (8018208 <RegionEU868InitDefaults+0x128>)
 80181f2:	681b      	ldr	r3, [r3, #0]
 80181f4:	430a      	orrs	r2, r1
 80181f6:	b292      	uxth	r2, r2
 80181f8:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
            break;
 80181fc:	e000      	b.n	8018200 <RegionEU868InitDefaults+0x120>
            break;
 80181fe:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8018200:	37c0      	adds	r7, #192	@ 0xc0
 8018202:	46bd      	mov	sp, r7
 8018204:	bd80      	pop	{r7, pc}
 8018206:	bf00      	nop
 8018208:	20001dcc 	.word	0x20001dcc
 801820c:	20001dd0 	.word	0x20001dd0
 8018210:	0801f974 	.word	0x0801f974
 8018214:	0801f980 	.word	0x0801f980
 8018218:	0801f98c 	.word	0x0801f98c

0801821c <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801821c:	b580      	push	{r7, lr}
 801821e:	b084      	sub	sp, #16
 8018220:	af00      	add	r7, sp, #0
 8018222:	6078      	str	r0, [r7, #4]
 8018224:	460b      	mov	r3, r1
 8018226:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8018228:	78fb      	ldrb	r3, [r7, #3]
 801822a:	2b0f      	cmp	r3, #15
 801822c:	d86c      	bhi.n	8018308 <RegionEU868Verify+0xec>
 801822e:	a201      	add	r2, pc, #4	@ (adr r2, 8018234 <RegionEU868Verify+0x18>)
 8018230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018234:	08018275 	.word	0x08018275
 8018238:	08018309 	.word	0x08018309
 801823c:	08018309 	.word	0x08018309
 8018240:	08018309 	.word	0x08018309
 8018244:	08018309 	.word	0x08018309
 8018248:	0801828d 	.word	0x0801828d
 801824c:	080182ab 	.word	0x080182ab
 8018250:	080182c9 	.word	0x080182c9
 8018254:	08018309 	.word	0x08018309
 8018258:	080182e7 	.word	0x080182e7
 801825c:	080182e7 	.word	0x080182e7
 8018260:	08018309 	.word	0x08018309
 8018264:	08018309 	.word	0x08018309
 8018268:	08018309 	.word	0x08018309
 801826c:	08018309 	.word	0x08018309
 8018270:	08018305 	.word	0x08018305
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8018274:	2300      	movs	r3, #0
 8018276:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8018278:	687b      	ldr	r3, [r7, #4]
 801827a:	681b      	ldr	r3, [r3, #0]
 801827c:	f107 020f 	add.w	r2, r7, #15
 8018280:	4611      	mov	r1, r2
 8018282:	4618      	mov	r0, r3
 8018284:	f7ff fcf4 	bl	8017c70 <VerifyRfFreq>
 8018288:	4603      	mov	r3, r0
 801828a:	e03e      	b.n	801830a <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	f993 3000 	ldrsb.w	r3, [r3]
 8018292:	2207      	movs	r2, #7
 8018294:	2100      	movs	r1, #0
 8018296:	4618      	mov	r0, r3
 8018298:	f7fe ff89 	bl	80171ae <RegionCommonValueInRange>
 801829c:	4603      	mov	r3, r0
 801829e:	2b00      	cmp	r3, #0
 80182a0:	bf14      	ite	ne
 80182a2:	2301      	movne	r3, #1
 80182a4:	2300      	moveq	r3, #0
 80182a6:	b2db      	uxtb	r3, r3
 80182a8:	e02f      	b.n	801830a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	f993 3000 	ldrsb.w	r3, [r3]
 80182b0:	2205      	movs	r2, #5
 80182b2:	2100      	movs	r1, #0
 80182b4:	4618      	mov	r0, r3
 80182b6:	f7fe ff7a 	bl	80171ae <RegionCommonValueInRange>
 80182ba:	4603      	mov	r3, r0
 80182bc:	2b00      	cmp	r3, #0
 80182be:	bf14      	ite	ne
 80182c0:	2301      	movne	r3, #1
 80182c2:	2300      	moveq	r3, #0
 80182c4:	b2db      	uxtb	r3, r3
 80182c6:	e020      	b.n	801830a <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 80182c8:	687b      	ldr	r3, [r7, #4]
 80182ca:	f993 3000 	ldrsb.w	r3, [r3]
 80182ce:	2207      	movs	r2, #7
 80182d0:	2100      	movs	r1, #0
 80182d2:	4618      	mov	r0, r3
 80182d4:	f7fe ff6b 	bl	80171ae <RegionCommonValueInRange>
 80182d8:	4603      	mov	r3, r0
 80182da:	2b00      	cmp	r3, #0
 80182dc:	bf14      	ite	ne
 80182de:	2301      	movne	r3, #1
 80182e0:	2300      	moveq	r3, #0
 80182e2:	b2db      	uxtb	r3, r3
 80182e4:	e011      	b.n	801830a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 80182e6:	687b      	ldr	r3, [r7, #4]
 80182e8:	f993 3000 	ldrsb.w	r3, [r3]
 80182ec:	2207      	movs	r2, #7
 80182ee:	2100      	movs	r1, #0
 80182f0:	4618      	mov	r0, r3
 80182f2:	f7fe ff5c 	bl	80171ae <RegionCommonValueInRange>
 80182f6:	4603      	mov	r3, r0
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	bf14      	ite	ne
 80182fc:	2301      	movne	r3, #1
 80182fe:	2300      	moveq	r3, #0
 8018300:	b2db      	uxtb	r3, r3
 8018302:	e002      	b.n	801830a <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8018304:	2301      	movs	r3, #1
 8018306:	e000      	b.n	801830a <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8018308:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 801830a:	4618      	mov	r0, r3
 801830c:	3710      	adds	r7, #16
 801830e:	46bd      	mov	sp, r7
 8018310:	bd80      	pop	{r7, pc}
 8018312:	bf00      	nop

08018314 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8018314:	b580      	push	{r7, lr}
 8018316:	b08a      	sub	sp, #40	@ 0x28
 8018318:	af00      	add	r7, sp, #0
 801831a:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801831c:	2350      	movs	r3, #80	@ 0x50
 801831e:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	7a1b      	ldrb	r3, [r3, #8]
 8018326:	2b10      	cmp	r3, #16
 8018328:	d162      	bne.n	80183f0 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	685b      	ldr	r3, [r3, #4]
 801832e:	330f      	adds	r3, #15
 8018330:	781b      	ldrb	r3, [r3, #0]
 8018332:	2b00      	cmp	r3, #0
 8018334:	d15e      	bne.n	80183f4 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8018336:	2300      	movs	r3, #0
 8018338:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801833c:	2303      	movs	r3, #3
 801833e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018342:	e050      	b.n	80183e6 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8018344:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018348:	2b07      	cmp	r3, #7
 801834a:	d824      	bhi.n	8018396 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801834c:	687b      	ldr	r3, [r7, #4]
 801834e:	685a      	ldr	r2, [r3, #4]
 8018350:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018354:	4413      	add	r3, r2
 8018356:	781b      	ldrb	r3, [r3, #0]
 8018358:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801835a:	69ba      	ldr	r2, [r7, #24]
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	6859      	ldr	r1, [r3, #4]
 8018360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018364:	3301      	adds	r3, #1
 8018366:	440b      	add	r3, r1
 8018368:	781b      	ldrb	r3, [r3, #0]
 801836a:	021b      	lsls	r3, r3, #8
 801836c:	4313      	orrs	r3, r2
 801836e:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8018370:	69ba      	ldr	r2, [r7, #24]
 8018372:	687b      	ldr	r3, [r7, #4]
 8018374:	6859      	ldr	r1, [r3, #4]
 8018376:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801837a:	3302      	adds	r3, #2
 801837c:	440b      	add	r3, r1
 801837e:	781b      	ldrb	r3, [r3, #0]
 8018380:	041b      	lsls	r3, r3, #16
 8018382:	4313      	orrs	r3, r2
 8018384:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8018386:	69bb      	ldr	r3, [r7, #24]
 8018388:	2264      	movs	r2, #100	@ 0x64
 801838a:	fb02 f303 	mul.w	r3, r2, r3
 801838e:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8018390:	2300      	movs	r3, #0
 8018392:	61fb      	str	r3, [r7, #28]
 8018394:	e006      	b.n	80183a4 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8018396:	2300      	movs	r3, #0
 8018398:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 801839a:	2300      	movs	r3, #0
 801839c:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 80183a0:	2300      	movs	r3, #0
 80183a2:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 80183a4:	69bb      	ldr	r3, [r7, #24]
 80183a6:	2b00      	cmp	r3, #0
 80183a8:	d00b      	beq.n	80183c2 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 80183aa:	f107 0318 	add.w	r3, r7, #24
 80183ae:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 80183b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183b4:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 80183b6:	f107 0310 	add.w	r3, r7, #16
 80183ba:	4618      	mov	r0, r3
 80183bc:	f000 fd14 	bl	8018de8 <RegionEU868ChannelAdd>
 80183c0:	e007      	b.n	80183d2 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 80183c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183c6:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 80183c8:	f107 030c 	add.w	r3, r7, #12
 80183cc:	4618      	mov	r0, r3
 80183ce:	f000 fdad 	bl	8018f2c <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80183d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80183d6:	3303      	adds	r3, #3
 80183d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80183dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183e0:	3301      	adds	r3, #1
 80183e2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80183e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183ea:	2b0f      	cmp	r3, #15
 80183ec:	d9aa      	bls.n	8018344 <RegionEU868ApplyCFList+0x30>
 80183ee:	e002      	b.n	80183f6 <RegionEU868ApplyCFList+0xe2>
        return;
 80183f0:	bf00      	nop
 80183f2:	e000      	b.n	80183f6 <RegionEU868ApplyCFList+0xe2>
        return;
 80183f4:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 80183f6:	3728      	adds	r7, #40	@ 0x28
 80183f8:	46bd      	mov	sp, r7
 80183fa:	bd80      	pop	{r7, pc}

080183fc <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80183fc:	b580      	push	{r7, lr}
 80183fe:	b082      	sub	sp, #8
 8018400:	af00      	add	r7, sp, #0
 8018402:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	791b      	ldrb	r3, [r3, #4]
 8018408:	2b00      	cmp	r3, #0
 801840a:	d002      	beq.n	8018412 <RegionEU868ChanMaskSet+0x16>
 801840c:	2b01      	cmp	r3, #1
 801840e:	d00b      	beq.n	8018428 <RegionEU868ChanMaskSet+0x2c>
 8018410:	e015      	b.n	801843e <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018412:	4b0e      	ldr	r3, [pc, #56]	@ (801844c <RegionEU868ChanMaskSet+0x50>)
 8018414:	681b      	ldr	r3, [r3, #0]
 8018416:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801841a:	687b      	ldr	r3, [r7, #4]
 801841c:	681b      	ldr	r3, [r3, #0]
 801841e:	2201      	movs	r2, #1
 8018420:	4619      	mov	r1, r3
 8018422:	f7fe ff41 	bl	80172a8 <RegionCommonChanMaskCopy>
            break;
 8018426:	e00c      	b.n	8018442 <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018428:	4b08      	ldr	r3, [pc, #32]	@ (801844c <RegionEU868ChanMaskSet+0x50>)
 801842a:	681b      	ldr	r3, [r3, #0]
 801842c:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	681b      	ldr	r3, [r3, #0]
 8018434:	2201      	movs	r2, #1
 8018436:	4619      	mov	r1, r3
 8018438:	f7fe ff36 	bl	80172a8 <RegionCommonChanMaskCopy>
            break;
 801843c:	e001      	b.n	8018442 <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 801843e:	2300      	movs	r3, #0
 8018440:	e000      	b.n	8018444 <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8018442:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018444:	4618      	mov	r0, r3
 8018446:	3708      	adds	r7, #8
 8018448:	46bd      	mov	sp, r7
 801844a:	bd80      	pop	{r7, pc}
 801844c:	20001dcc 	.word	0x20001dcc

08018450 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018450:	b580      	push	{r7, lr}
 8018452:	b088      	sub	sp, #32
 8018454:	af02      	add	r7, sp, #8
 8018456:	60ba      	str	r2, [r7, #8]
 8018458:	607b      	str	r3, [r7, #4]
 801845a:	4603      	mov	r3, r0
 801845c:	73fb      	strb	r3, [r7, #15]
 801845e:	460b      	mov	r3, r1
 8018460:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8018462:	2300      	movs	r3, #0
 8018464:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8018466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801846a:	2b07      	cmp	r3, #7
 801846c:	bfa8      	it	ge
 801846e:	2307      	movge	r3, #7
 8018470:	b25a      	sxtb	r2, r3
 8018472:	687b      	ldr	r3, [r7, #4]
 8018474:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8018476:	687b      	ldr	r3, [r7, #4]
 8018478:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801847c:	491e      	ldr	r1, [pc, #120]	@ (80184f8 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801847e:	4618      	mov	r0, r3
 8018480:	f7ff fb8e 	bl	8017ba0 <RegionCommonGetBandwidth>
 8018484:	4603      	mov	r3, r0
 8018486:	b2da      	uxtb	r2, r3
 8018488:	687b      	ldr	r3, [r7, #4]
 801848a:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018492:	2b07      	cmp	r3, #7
 8018494:	d10a      	bne.n	80184ac <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801849c:	461a      	mov	r2, r3
 801849e:	4b17      	ldr	r3, [pc, #92]	@ (80184fc <RegionEU868ComputeRxWindowParameters+0xac>)
 80184a0:	5c9b      	ldrb	r3, [r3, r2]
 80184a2:	4618      	mov	r0, r3
 80184a4:	f7ff f910 	bl	80176c8 <RegionCommonComputeSymbolTimeFsk>
 80184a8:	6178      	str	r0, [r7, #20]
 80184aa:	e011      	b.n	80184d0 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184b2:	461a      	mov	r2, r3
 80184b4:	4b11      	ldr	r3, [pc, #68]	@ (80184fc <RegionEU868ComputeRxWindowParameters+0xac>)
 80184b6:	5c9a      	ldrb	r2, [r3, r2]
 80184b8:	687b      	ldr	r3, [r7, #4]
 80184ba:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184be:	4619      	mov	r1, r3
 80184c0:	4b0d      	ldr	r3, [pc, #52]	@ (80184f8 <RegionEU868ComputeRxWindowParameters+0xa8>)
 80184c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80184c6:	4619      	mov	r1, r3
 80184c8:	4610      	mov	r0, r2
 80184ca:	f7ff f8e7 	bl	801769c <RegionCommonComputeSymbolTimeLoRa>
 80184ce:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80184d0:	4b0b      	ldr	r3, [pc, #44]	@ (8018500 <RegionEU868ComputeRxWindowParameters+0xb0>)
 80184d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80184d4:	4798      	blx	r3
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	3308      	adds	r3, #8
 80184da:	687a      	ldr	r2, [r7, #4]
 80184dc:	320c      	adds	r2, #12
 80184de:	7bb9      	ldrb	r1, [r7, #14]
 80184e0:	9201      	str	r2, [sp, #4]
 80184e2:	9300      	str	r3, [sp, #0]
 80184e4:	4603      	mov	r3, r0
 80184e6:	68ba      	ldr	r2, [r7, #8]
 80184e8:	6978      	ldr	r0, [r7, #20]
 80184ea:	f7ff f8fd 	bl	80176e8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 80184ee:	bf00      	nop
 80184f0:	3718      	adds	r7, #24
 80184f2:	46bd      	mov	sp, r7
 80184f4:	bd80      	pop	{r7, pc}
 80184f6:	bf00      	nop
 80184f8:	08020008 	.word	0x08020008
 80184fc:	08020000 	.word	0x08020000
 8018500:	080200bc 	.word	0x080200bc

08018504 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018504:	b5b0      	push	{r4, r5, r7, lr}
 8018506:	b090      	sub	sp, #64	@ 0x40
 8018508:	af0a      	add	r7, sp, #40	@ 0x28
 801850a:	6078      	str	r0, [r7, #4]
 801850c:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801850e:	687b      	ldr	r3, [r7, #4]
 8018510:	785b      	ldrb	r3, [r3, #1]
 8018512:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8018514:	2300      	movs	r3, #0
 8018516:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8018518:	2300      	movs	r3, #0
 801851a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801851c:	687b      	ldr	r3, [r7, #4]
 801851e:	685b      	ldr	r3, [r3, #4]
 8018520:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8018522:	4b5a      	ldr	r3, [pc, #360]	@ (801868c <RegionEU868RxConfig+0x188>)
 8018524:	685b      	ldr	r3, [r3, #4]
 8018526:	4798      	blx	r3
 8018528:	4603      	mov	r3, r0
 801852a:	2b00      	cmp	r3, #0
 801852c:	d001      	beq.n	8018532 <RegionEU868RxConfig+0x2e>
    {
        return false;
 801852e:	2300      	movs	r3, #0
 8018530:	e0a8      	b.n	8018684 <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8018532:	687b      	ldr	r3, [r7, #4]
 8018534:	7cdb      	ldrb	r3, [r3, #19]
 8018536:	2b00      	cmp	r3, #0
 8018538:	d126      	bne.n	8018588 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 801853a:	4b55      	ldr	r3, [pc, #340]	@ (8018690 <RegionEU868RxConfig+0x18c>)
 801853c:	681a      	ldr	r2, [r3, #0]
 801853e:	687b      	ldr	r3, [r7, #4]
 8018540:	781b      	ldrb	r3, [r3, #0]
 8018542:	4619      	mov	r1, r3
 8018544:	460b      	mov	r3, r1
 8018546:	005b      	lsls	r3, r3, #1
 8018548:	440b      	add	r3, r1
 801854a:	009b      	lsls	r3, r3, #2
 801854c:	4413      	add	r3, r2
 801854e:	681b      	ldr	r3, [r3, #0]
 8018550:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8018552:	4b4f      	ldr	r3, [pc, #316]	@ (8018690 <RegionEU868RxConfig+0x18c>)
 8018554:	681a      	ldr	r2, [r3, #0]
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	781b      	ldrb	r3, [r3, #0]
 801855a:	4619      	mov	r1, r3
 801855c:	460b      	mov	r3, r1
 801855e:	005b      	lsls	r3, r3, #1
 8018560:	440b      	add	r3, r1
 8018562:	009b      	lsls	r3, r3, #2
 8018564:	4413      	add	r3, r2
 8018566:	3304      	adds	r3, #4
 8018568:	681b      	ldr	r3, [r3, #0]
 801856a:	2b00      	cmp	r3, #0
 801856c:	d00c      	beq.n	8018588 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 801856e:	4b48      	ldr	r3, [pc, #288]	@ (8018690 <RegionEU868RxConfig+0x18c>)
 8018570:	681a      	ldr	r2, [r3, #0]
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	781b      	ldrb	r3, [r3, #0]
 8018576:	4619      	mov	r1, r3
 8018578:	460b      	mov	r3, r1
 801857a:	005b      	lsls	r3, r3, #1
 801857c:	440b      	add	r3, r1
 801857e:	009b      	lsls	r3, r3, #2
 8018580:	4413      	add	r3, r2
 8018582:	3304      	adds	r3, #4
 8018584:	681b      	ldr	r3, [r3, #0]
 8018586:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8018588:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801858c:	4a41      	ldr	r2, [pc, #260]	@ (8018694 <RegionEU868RxConfig+0x190>)
 801858e:	5cd3      	ldrb	r3, [r2, r3]
 8018590:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8018592:	4b3e      	ldr	r3, [pc, #248]	@ (801868c <RegionEU868RxConfig+0x188>)
 8018594:	68db      	ldr	r3, [r3, #12]
 8018596:	6938      	ldr	r0, [r7, #16]
 8018598:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801859a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801859e:	2b07      	cmp	r3, #7
 80185a0:	d128      	bne.n	80185f4 <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 80185a2:	2300      	movs	r3, #0
 80185a4:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80185a6:	4b39      	ldr	r3, [pc, #228]	@ (801868c <RegionEU868RxConfig+0x188>)
 80185a8:	699c      	ldr	r4, [r3, #24]
 80185aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80185ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80185b2:	fb02 f303 	mul.w	r3, r2, r3
 80185b6:	4619      	mov	r1, r3
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	689b      	ldr	r3, [r3, #8]
 80185bc:	b29b      	uxth	r3, r3
 80185be:	687a      	ldr	r2, [r7, #4]
 80185c0:	7c92      	ldrb	r2, [r2, #18]
 80185c2:	7df8      	ldrb	r0, [r7, #23]
 80185c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80185c6:	2200      	movs	r2, #0
 80185c8:	9208      	str	r2, [sp, #32]
 80185ca:	2200      	movs	r2, #0
 80185cc:	9207      	str	r2, [sp, #28]
 80185ce:	2200      	movs	r2, #0
 80185d0:	9206      	str	r2, [sp, #24]
 80185d2:	2201      	movs	r2, #1
 80185d4:	9205      	str	r2, [sp, #20]
 80185d6:	2200      	movs	r2, #0
 80185d8:	9204      	str	r2, [sp, #16]
 80185da:	2200      	movs	r2, #0
 80185dc:	9203      	str	r2, [sp, #12]
 80185de:	9302      	str	r3, [sp, #8]
 80185e0:	2305      	movs	r3, #5
 80185e2:	9301      	str	r3, [sp, #4]
 80185e4:	4b2c      	ldr	r3, [pc, #176]	@ (8018698 <RegionEU868RxConfig+0x194>)
 80185e6:	9300      	str	r3, [sp, #0]
 80185e8:	2300      	movs	r3, #0
 80185ea:	460a      	mov	r2, r1
 80185ec:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80185f0:	47a0      	blx	r4
 80185f2:	e024      	b.n	801863e <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 80185f4:	2301      	movs	r3, #1
 80185f6:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80185f8:	4b24      	ldr	r3, [pc, #144]	@ (801868c <RegionEU868RxConfig+0x188>)
 80185fa:	699c      	ldr	r4, [r3, #24]
 80185fc:	687b      	ldr	r3, [r7, #4]
 80185fe:	789b      	ldrb	r3, [r3, #2]
 8018600:	461d      	mov	r5, r3
 8018602:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	689b      	ldr	r3, [r3, #8]
 801860a:	b29b      	uxth	r3, r3
 801860c:	687a      	ldr	r2, [r7, #4]
 801860e:	7c92      	ldrb	r2, [r2, #18]
 8018610:	7df8      	ldrb	r0, [r7, #23]
 8018612:	9209      	str	r2, [sp, #36]	@ 0x24
 8018614:	2201      	movs	r2, #1
 8018616:	9208      	str	r2, [sp, #32]
 8018618:	2200      	movs	r2, #0
 801861a:	9207      	str	r2, [sp, #28]
 801861c:	2200      	movs	r2, #0
 801861e:	9206      	str	r2, [sp, #24]
 8018620:	2200      	movs	r2, #0
 8018622:	9205      	str	r2, [sp, #20]
 8018624:	2200      	movs	r2, #0
 8018626:	9204      	str	r2, [sp, #16]
 8018628:	2200      	movs	r2, #0
 801862a:	9203      	str	r2, [sp, #12]
 801862c:	9302      	str	r3, [sp, #8]
 801862e:	2308      	movs	r3, #8
 8018630:	9301      	str	r3, [sp, #4]
 8018632:	2300      	movs	r3, #0
 8018634:	9300      	str	r3, [sp, #0]
 8018636:	2301      	movs	r3, #1
 8018638:	460a      	mov	r2, r1
 801863a:	4629      	mov	r1, r5
 801863c:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	7c5b      	ldrb	r3, [r3, #17]
 8018642:	2b00      	cmp	r3, #0
 8018644:	d005      	beq.n	8018652 <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8018646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801864a:	4a14      	ldr	r2, [pc, #80]	@ (801869c <RegionEU868RxConfig+0x198>)
 801864c:	5cd3      	ldrb	r3, [r2, r3]
 801864e:	75bb      	strb	r3, [r7, #22]
 8018650:	e004      	b.n	801865c <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8018652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018656:	4a12      	ldr	r2, [pc, #72]	@ (80186a0 <RegionEU868RxConfig+0x19c>)
 8018658:	5cd3      	ldrb	r3, [r2, r3]
 801865a:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801865c:	4b0b      	ldr	r3, [pc, #44]	@ (801868c <RegionEU868RxConfig+0x188>)
 801865e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018660:	7dba      	ldrb	r2, [r7, #22]
 8018662:	320d      	adds	r2, #13
 8018664:	b2d1      	uxtb	r1, r2
 8018666:	7dfa      	ldrb	r2, [r7, #23]
 8018668:	4610      	mov	r0, r2
 801866a:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801866c:	687b      	ldr	r3, [r7, #4]
 801866e:	7cdb      	ldrb	r3, [r3, #19]
 8018670:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018674:	6939      	ldr	r1, [r7, #16]
 8018676:	4618      	mov	r0, r3
 8018678:	f7ff fab0 	bl	8017bdc <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801867c:	683b      	ldr	r3, [r7, #0]
 801867e:	7bfa      	ldrb	r2, [r7, #15]
 8018680:	701a      	strb	r2, [r3, #0]
    return true;
 8018682:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018684:	4618      	mov	r0, r3
 8018686:	3718      	adds	r7, #24
 8018688:	46bd      	mov	sp, r7
 801868a:	bdb0      	pop	{r4, r5, r7, pc}
 801868c:	080200bc 	.word	0x080200bc
 8018690:	20001dcc 	.word	0x20001dcc
 8018694:	08020000 	.word	0x08020000
 8018698:	00014585 	.word	0x00014585
 801869c:	08020030 	.word	0x08020030
 80186a0:	08020028 	.word	0x08020028

080186a4 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80186a4:	b590      	push	{r4, r7, lr}
 80186a6:	b093      	sub	sp, #76	@ 0x4c
 80186a8:	af0a      	add	r7, sp, #40	@ 0x28
 80186aa:	60f8      	str	r0, [r7, #12]
 80186ac:	60b9      	str	r1, [r7, #8]
 80186ae:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 80186b0:	68fb      	ldr	r3, [r7, #12]
 80186b2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80186b6:	461a      	mov	r2, r3
 80186b8:	4b5d      	ldr	r3, [pc, #372]	@ (8018830 <RegionEU868TxConfig+0x18c>)
 80186ba:	5c9b      	ldrb	r3, [r3, r2]
 80186bc:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 80186be:	68fb      	ldr	r3, [r7, #12]
 80186c0:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80186c4:	4b5b      	ldr	r3, [pc, #364]	@ (8018834 <RegionEU868TxConfig+0x190>)
 80186c6:	681a      	ldr	r2, [r3, #0]
 80186c8:	4b5b      	ldr	r3, [pc, #364]	@ (8018838 <RegionEU868TxConfig+0x194>)
 80186ca:	6819      	ldr	r1, [r3, #0]
 80186cc:	68fb      	ldr	r3, [r7, #12]
 80186ce:	781b      	ldrb	r3, [r3, #0]
 80186d0:	461c      	mov	r4, r3
 80186d2:	4623      	mov	r3, r4
 80186d4:	005b      	lsls	r3, r3, #1
 80186d6:	4423      	add	r3, r4
 80186d8:	009b      	lsls	r3, r3, #2
 80186da:	440b      	add	r3, r1
 80186dc:	3309      	adds	r3, #9
 80186de:	781b      	ldrb	r3, [r3, #0]
 80186e0:	4619      	mov	r1, r3
 80186e2:	460b      	mov	r3, r1
 80186e4:	005b      	lsls	r3, r3, #1
 80186e6:	440b      	add	r3, r1
 80186e8:	00db      	lsls	r3, r3, #3
 80186ea:	4413      	add	r3, r2
 80186ec:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80186f0:	4619      	mov	r1, r3
 80186f2:	f7ff fa40 	bl	8017b76 <RegionCommonLimitTxPower>
 80186f6:	4603      	mov	r3, r0
 80186f8:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 80186fa:	68fb      	ldr	r3, [r7, #12]
 80186fc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018700:	494e      	ldr	r1, [pc, #312]	@ (801883c <RegionEU868TxConfig+0x198>)
 8018702:	4618      	mov	r0, r3
 8018704:	f7ff fa4c 	bl	8017ba0 <RegionCommonGetBandwidth>
 8018708:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801870a:	2300      	movs	r3, #0
 801870c:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	6859      	ldr	r1, [r3, #4]
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	689a      	ldr	r2, [r3, #8]
 8018716:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801871a:	4618      	mov	r0, r3
 801871c:	f7ff f89c 	bl	8017858 <RegionCommonComputeTxPower>
 8018720:	4603      	mov	r3, r0
 8018722:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8018724:	4b46      	ldr	r3, [pc, #280]	@ (8018840 <RegionEU868TxConfig+0x19c>)
 8018726:	68da      	ldr	r2, [r3, #12]
 8018728:	4b43      	ldr	r3, [pc, #268]	@ (8018838 <RegionEU868TxConfig+0x194>)
 801872a:	6819      	ldr	r1, [r3, #0]
 801872c:	68fb      	ldr	r3, [r7, #12]
 801872e:	781b      	ldrb	r3, [r3, #0]
 8018730:	4618      	mov	r0, r3
 8018732:	4603      	mov	r3, r0
 8018734:	005b      	lsls	r3, r3, #1
 8018736:	4403      	add	r3, r0
 8018738:	009b      	lsls	r3, r3, #2
 801873a:	440b      	add	r3, r1
 801873c:	681b      	ldr	r3, [r3, #0]
 801873e:	4618      	mov	r0, r3
 8018740:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018748:	2b07      	cmp	r3, #7
 801874a:	d124      	bne.n	8018796 <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801874c:	2300      	movs	r3, #0
 801874e:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8018750:	4b3b      	ldr	r3, [pc, #236]	@ (8018840 <RegionEU868TxConfig+0x19c>)
 8018752:	69dc      	ldr	r4, [r3, #28]
 8018754:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8018758:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801875c:	fb02 f303 	mul.w	r3, r2, r3
 8018760:	461a      	mov	r2, r3
 8018762:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8018766:	7ff8      	ldrb	r0, [r7, #31]
 8018768:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 801876c:	9308      	str	r3, [sp, #32]
 801876e:	2300      	movs	r3, #0
 8018770:	9307      	str	r3, [sp, #28]
 8018772:	2300      	movs	r3, #0
 8018774:	9306      	str	r3, [sp, #24]
 8018776:	2300      	movs	r3, #0
 8018778:	9305      	str	r3, [sp, #20]
 801877a:	2301      	movs	r3, #1
 801877c:	9304      	str	r3, [sp, #16]
 801877e:	2300      	movs	r3, #0
 8018780:	9303      	str	r3, [sp, #12]
 8018782:	2305      	movs	r3, #5
 8018784:	9302      	str	r3, [sp, #8]
 8018786:	2300      	movs	r3, #0
 8018788:	9301      	str	r3, [sp, #4]
 801878a:	9200      	str	r2, [sp, #0]
 801878c:	69bb      	ldr	r3, [r7, #24]
 801878e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8018792:	47a0      	blx	r4
 8018794:	e01d      	b.n	80187d2 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8018796:	2301      	movs	r3, #1
 8018798:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801879a:	4b29      	ldr	r3, [pc, #164]	@ (8018840 <RegionEU868TxConfig+0x19c>)
 801879c:	69dc      	ldr	r4, [r3, #28]
 801879e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80187a2:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80187a6:	7ff8      	ldrb	r0, [r7, #31]
 80187a8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80187ac:	9208      	str	r2, [sp, #32]
 80187ae:	2200      	movs	r2, #0
 80187b0:	9207      	str	r2, [sp, #28]
 80187b2:	2200      	movs	r2, #0
 80187b4:	9206      	str	r2, [sp, #24]
 80187b6:	2200      	movs	r2, #0
 80187b8:	9205      	str	r2, [sp, #20]
 80187ba:	2201      	movs	r2, #1
 80187bc:	9204      	str	r2, [sp, #16]
 80187be:	2200      	movs	r2, #0
 80187c0:	9203      	str	r2, [sp, #12]
 80187c2:	2208      	movs	r2, #8
 80187c4:	9202      	str	r2, [sp, #8]
 80187c6:	2201      	movs	r2, #1
 80187c8:	9201      	str	r2, [sp, #4]
 80187ca:	9300      	str	r3, [sp, #0]
 80187cc:	69bb      	ldr	r3, [r7, #24]
 80187ce:	2200      	movs	r2, #0
 80187d0:	47a0      	blx	r4
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80187d2:	4b19      	ldr	r3, [pc, #100]	@ (8018838 <RegionEU868TxConfig+0x194>)
 80187d4:	681a      	ldr	r2, [r3, #0]
 80187d6:	68fb      	ldr	r3, [r7, #12]
 80187d8:	781b      	ldrb	r3, [r3, #0]
 80187da:	4619      	mov	r1, r3
 80187dc:	460b      	mov	r3, r1
 80187de:	005b      	lsls	r3, r3, #1
 80187e0:	440b      	add	r3, r1
 80187e2:	009b      	lsls	r3, r3, #2
 80187e4:	4413      	add	r3, r2
 80187e6:	681a      	ldr	r2, [r3, #0]
 80187e8:	68fb      	ldr	r3, [r7, #12]
 80187ea:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80187ee:	4619      	mov	r1, r3
 80187f0:	4610      	mov	r0, r2
 80187f2:	f7ff fa25 	bl	8017c40 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80187f6:	68fb      	ldr	r3, [r7, #12]
 80187f8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80187fc:	68fb      	ldr	r3, [r7, #12]
 80187fe:	899b      	ldrh	r3, [r3, #12]
 8018800:	4619      	mov	r1, r3
 8018802:	4610      	mov	r0, r2
 8018804:	f7ff faaa 	bl	8017d5c <GetTimeOnAir>
 8018808:	4602      	mov	r2, r0
 801880a:	687b      	ldr	r3, [r7, #4]
 801880c:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801880e:	4b0c      	ldr	r3, [pc, #48]	@ (8018840 <RegionEU868TxConfig+0x19c>)
 8018810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018812:	68fa      	ldr	r2, [r7, #12]
 8018814:	8992      	ldrh	r2, [r2, #12]
 8018816:	b2d1      	uxtb	r1, r2
 8018818:	7ffa      	ldrb	r2, [r7, #31]
 801881a:	4610      	mov	r0, r2
 801881c:	4798      	blx	r3

    *txPower = txPowerLimited;
 801881e:	68bb      	ldr	r3, [r7, #8]
 8018820:	7f7a      	ldrb	r2, [r7, #29]
 8018822:	701a      	strb	r2, [r3, #0]
    return true;
 8018824:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018826:	4618      	mov	r0, r3
 8018828:	3724      	adds	r7, #36	@ 0x24
 801882a:	46bd      	mov	sp, r7
 801882c:	bd90      	pop	{r4, r7, pc}
 801882e:	bf00      	nop
 8018830:	08020000 	.word	0x08020000
 8018834:	20001dd0 	.word	0x20001dd0
 8018838:	20001dcc 	.word	0x20001dcc
 801883c:	08020008 	.word	0x08020008
 8018840:	080200bc 	.word	0x080200bc

08018844 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8018844:	b590      	push	{r4, r7, lr}
 8018846:	b093      	sub	sp, #76	@ 0x4c
 8018848:	af00      	add	r7, sp, #0
 801884a:	60f8      	str	r0, [r7, #12]
 801884c:	60b9      	str	r1, [r7, #8]
 801884e:	607a      	str	r2, [r7, #4]
 8018850:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8018852:	2307      	movs	r3, #7
 8018854:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8018858:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801885c:	2200      	movs	r2, #0
 801885e:	601a      	str	r2, [r3, #0]
 8018860:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8018862:	2300      	movs	r3, #0
 8018864:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 8018868:	2300      	movs	r3, #0
 801886a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 801886e:	2300      	movs	r3, #0
 8018870:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8018872:	e085      	b.n	8018980 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8018874:	68fb      	ldr	r3, [r7, #12]
 8018876:	685a      	ldr	r2, [r3, #4]
 8018878:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801887c:	4413      	add	r3, r2
 801887e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8018882:	4611      	mov	r1, r2
 8018884:	4618      	mov	r0, r3
 8018886:	f7fe fe2f 	bl	80174e8 <RegionCommonParseLinkAdrReq>
 801888a:	4603      	mov	r3, r0
 801888c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 8018890:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018894:	2b00      	cmp	r3, #0
 8018896:	d07b      	beq.n	8018990 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8018898:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 801889c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80188a0:	4413      	add	r3, r2
 80188a2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80188a6:	2307      	movs	r3, #7
 80188a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 80188ac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80188b0:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 80188b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80188b6:	2b00      	cmp	r3, #0
 80188b8:	d109      	bne.n	80188ce <RegionEU868LinkAdrReq+0x8a>
 80188ba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d106      	bne.n	80188ce <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 80188c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80188c4:	f023 0301 	bic.w	r3, r3, #1
 80188c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80188cc:	e058      	b.n	8018980 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80188ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80188d2:	2b00      	cmp	r3, #0
 80188d4:	d003      	beq.n	80188de <RegionEU868LinkAdrReq+0x9a>
 80188d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80188da:	2b05      	cmp	r3, #5
 80188dc:	d903      	bls.n	80188e6 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80188de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80188e2:	2b06      	cmp	r3, #6
 80188e4:	d906      	bls.n	80188f4 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80188e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80188ea:	f023 0301 	bic.w	r3, r3, #1
 80188ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80188f2:	e045      	b.n	8018980 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80188f4:	2300      	movs	r3, #0
 80188f6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80188fa:	e03d      	b.n	8018978 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80188fc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8018900:	2b06      	cmp	r3, #6
 8018902:	d118      	bne.n	8018936 <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8018904:	4b5f      	ldr	r3, [pc, #380]	@ (8018a84 <RegionEU868LinkAdrReq+0x240>)
 8018906:	6819      	ldr	r1, [r3, #0]
 8018908:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 801890c:	4613      	mov	r3, r2
 801890e:	005b      	lsls	r3, r3, #1
 8018910:	4413      	add	r3, r2
 8018912:	009b      	lsls	r3, r3, #2
 8018914:	440b      	add	r3, r1
 8018916:	681b      	ldr	r3, [r3, #0]
 8018918:	2b00      	cmp	r3, #0
 801891a:	d028      	beq.n	801896e <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 801891c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018920:	2201      	movs	r2, #1
 8018922:	fa02 f303 	lsl.w	r3, r2, r3
 8018926:	b21a      	sxth	r2, r3
 8018928:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801892a:	b21b      	sxth	r3, r3
 801892c:	4313      	orrs	r3, r2
 801892e:	b21b      	sxth	r3, r3
 8018930:	b29b      	uxth	r3, r3
 8018932:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8018934:	e01b      	b.n	801896e <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8018936:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018938:	461a      	mov	r2, r3
 801893a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801893e:	fa42 f303 	asr.w	r3, r2, r3
 8018942:	f003 0301 	and.w	r3, r3, #1
 8018946:	2b00      	cmp	r3, #0
 8018948:	d011      	beq.n	801896e <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 801894a:	4b4e      	ldr	r3, [pc, #312]	@ (8018a84 <RegionEU868LinkAdrReq+0x240>)
 801894c:	6819      	ldr	r1, [r3, #0]
 801894e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8018952:	4613      	mov	r3, r2
 8018954:	005b      	lsls	r3, r3, #1
 8018956:	4413      	add	r3, r2
 8018958:	009b      	lsls	r3, r3, #2
 801895a:	440b      	add	r3, r1
 801895c:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801895e:	2b00      	cmp	r3, #0
 8018960:	d105      	bne.n	801896e <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8018962:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018966:	f023 0301 	bic.w	r3, r3, #1
 801896a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801896e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018972:	3301      	adds	r3, #1
 8018974:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8018978:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801897c:	2b0f      	cmp	r3, #15
 801897e:	d9bd      	bls.n	80188fc <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8018980:	68fb      	ldr	r3, [r7, #12]
 8018982:	7a1b      	ldrb	r3, [r3, #8]
 8018984:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8018988:	429a      	cmp	r2, r3
 801898a:	f4ff af73 	bcc.w	8018874 <RegionEU868LinkAdrReq+0x30>
 801898e:	e000      	b.n	8018992 <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8018990:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8018992:	2302      	movs	r3, #2
 8018994:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8018998:	68fb      	ldr	r3, [r7, #12]
 801899a:	7a5b      	ldrb	r3, [r3, #9]
 801899c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 80189a0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80189a4:	4618      	mov	r0, r3
 80189a6:	f7ff fa29 	bl	8017dfc <RegionEU868GetPhyParam>
 80189aa:	4603      	mov	r3, r0
 80189ac:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 80189ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80189b2:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80189b4:	68fb      	ldr	r3, [r7, #12]
 80189b6:	7a9b      	ldrb	r3, [r3, #10]
 80189b8:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80189ba:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80189be:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80189c0:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80189c4:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80189c6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80189ca:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80189cc:	68fb      	ldr	r3, [r7, #12]
 80189ce:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80189d2:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80189d4:	68fb      	ldr	r3, [r7, #12]
 80189d6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80189da:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80189dc:	68fb      	ldr	r3, [r7, #12]
 80189de:	7b5b      	ldrb	r3, [r3, #13]
 80189e0:	b25b      	sxtb	r3, r3
 80189e2:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 80189e4:	2310      	movs	r3, #16
 80189e6:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80189e8:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 80189ec:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80189ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80189f0:	b25b      	sxtb	r3, r3
 80189f2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 80189f6:	2307      	movs	r3, #7
 80189f8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80189fc:	4b21      	ldr	r3, [pc, #132]	@ (8018a84 <RegionEU868LinkAdrReq+0x240>)
 80189fe:	681b      	ldr	r3, [r3, #0]
 8018a00:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8018a02:	2307      	movs	r3, #7
 8018a04:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8018a08:	2300      	movs	r3, #0
 8018a0a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8018a0e:	68fb      	ldr	r3, [r7, #12]
 8018a10:	681b      	ldr	r3, [r3, #0]
 8018a12:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8018a14:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8018a18:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8018a1c:	1c9a      	adds	r2, r3, #2
 8018a1e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8018a22:	1c59      	adds	r1, r3, #1
 8018a24:	f107 0010 	add.w	r0, r7, #16
 8018a28:	4623      	mov	r3, r4
 8018a2a:	f7fe fdae 	bl	801758a <RegionCommonLinkAdrReqVerifyParams>
 8018a2e:	4603      	mov	r3, r0
 8018a30:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8018a34:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018a38:	2b07      	cmp	r3, #7
 8018a3a:	d10d      	bne.n	8018a58 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8018a3c:	4b11      	ldr	r3, [pc, #68]	@ (8018a84 <RegionEU868LinkAdrReq+0x240>)
 8018a3e:	681b      	ldr	r3, [r3, #0]
 8018a40:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8018a44:	220c      	movs	r2, #12
 8018a46:	2100      	movs	r1, #0
 8018a48:	4618      	mov	r0, r3
 8018a4a:	f001 fd2f 	bl	801a4ac <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8018a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8018a84 <RegionEU868LinkAdrReq+0x240>)
 8018a50:	681b      	ldr	r3, [r3, #0]
 8018a52:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018a54:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8018a58:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8018a5c:	68bb      	ldr	r3, [r7, #8]
 8018a5e:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8018a60:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 8018a64:	687b      	ldr	r3, [r7, #4]
 8018a66:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8018a68:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8018a6c:	683b      	ldr	r3, [r7, #0]
 8018a6e:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8018a70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8018a72:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8018a76:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8018a78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8018a7c:	4618      	mov	r0, r3
 8018a7e:	374c      	adds	r7, #76	@ 0x4c
 8018a80:	46bd      	mov	sp, r7
 8018a82:	bd90      	pop	{r4, r7, pc}
 8018a84:	20001dcc 	.word	0x20001dcc

08018a88 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8018a88:	b580      	push	{r7, lr}
 8018a8a:	b084      	sub	sp, #16
 8018a8c:	af00      	add	r7, sp, #0
 8018a8e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8018a90:	2307      	movs	r3, #7
 8018a92:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8018a94:	2300      	movs	r3, #0
 8018a96:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	685b      	ldr	r3, [r3, #4]
 8018a9c:	f107 020e 	add.w	r2, r7, #14
 8018aa0:	4611      	mov	r1, r2
 8018aa2:	4618      	mov	r0, r3
 8018aa4:	f7ff f8e4 	bl	8017c70 <VerifyRfFreq>
 8018aa8:	4603      	mov	r3, r0
 8018aaa:	f083 0301 	eor.w	r3, r3, #1
 8018aae:	b2db      	uxtb	r3, r3
 8018ab0:	2b00      	cmp	r3, #0
 8018ab2:	d003      	beq.n	8018abc <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8018ab4:	7bfb      	ldrb	r3, [r7, #15]
 8018ab6:	f023 0301 	bic.w	r3, r3, #1
 8018aba:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	f993 3000 	ldrsb.w	r3, [r3]
 8018ac2:	2207      	movs	r2, #7
 8018ac4:	2100      	movs	r1, #0
 8018ac6:	4618      	mov	r0, r3
 8018ac8:	f7fe fb71 	bl	80171ae <RegionCommonValueInRange>
 8018acc:	4603      	mov	r3, r0
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d103      	bne.n	8018ada <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8018ad2:	7bfb      	ldrb	r3, [r7, #15]
 8018ad4:	f023 0302 	bic.w	r3, r3, #2
 8018ad8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8018ada:	687b      	ldr	r3, [r7, #4]
 8018adc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018ae0:	2205      	movs	r2, #5
 8018ae2:	2100      	movs	r1, #0
 8018ae4:	4618      	mov	r0, r3
 8018ae6:	f7fe fb62 	bl	80171ae <RegionCommonValueInRange>
 8018aea:	4603      	mov	r3, r0
 8018aec:	2b00      	cmp	r3, #0
 8018aee:	d103      	bne.n	8018af8 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8018af0:	7bfb      	ldrb	r3, [r7, #15]
 8018af2:	f023 0304 	bic.w	r3, r3, #4
 8018af6:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8018af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8018afa:	4618      	mov	r0, r3
 8018afc:	3710      	adds	r7, #16
 8018afe:	46bd      	mov	sp, r7
 8018b00:	bd80      	pop	{r7, pc}
	...

08018b04 <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8018b04:	b580      	push	{r7, lr}
 8018b06:	b086      	sub	sp, #24
 8018b08:	af00      	add	r7, sp, #0
 8018b0a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8018b0c:	2303      	movs	r3, #3
 8018b0e:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8018b10:	687b      	ldr	r3, [r7, #4]
 8018b12:	681b      	ldr	r3, [r3, #0]
 8018b14:	681b      	ldr	r3, [r3, #0]
 8018b16:	2b00      	cmp	r3, #0
 8018b18:	d114      	bne.n	8018b44 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8018b1a:	687b      	ldr	r3, [r7, #4]
 8018b1c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8018b20:	b2db      	uxtb	r3, r3
 8018b22:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8018b24:	f107 0308 	add.w	r3, r7, #8
 8018b28:	4618      	mov	r0, r3
 8018b2a:	f000 f9ff 	bl	8018f2c <RegionEU868ChannelsRemove>
 8018b2e:	4603      	mov	r3, r0
 8018b30:	f083 0301 	eor.w	r3, r3, #1
 8018b34:	b2db      	uxtb	r3, r3
 8018b36:	2b00      	cmp	r3, #0
 8018b38:	d03b      	beq.n	8018bb2 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8018b3a:	7dfb      	ldrb	r3, [r7, #23]
 8018b3c:	f023 0303 	bic.w	r3, r3, #3
 8018b40:	75fb      	strb	r3, [r7, #23]
 8018b42:	e036      	b.n	8018bb2 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8018b44:	687b      	ldr	r3, [r7, #4]
 8018b46:	681b      	ldr	r3, [r3, #0]
 8018b48:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8018b4a:	687b      	ldr	r3, [r7, #4]
 8018b4c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8018b50:	b2db      	uxtb	r3, r3
 8018b52:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8018b54:	f107 030c 	add.w	r3, r7, #12
 8018b58:	4618      	mov	r0, r3
 8018b5a:	f000 f945 	bl	8018de8 <RegionEU868ChannelAdd>
 8018b5e:	4603      	mov	r3, r0
 8018b60:	2b06      	cmp	r3, #6
 8018b62:	d820      	bhi.n	8018ba6 <RegionEU868NewChannelReq+0xa2>
 8018b64:	a201      	add	r2, pc, #4	@ (adr r2, 8018b6c <RegionEU868NewChannelReq+0x68>)
 8018b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b6a:	bf00      	nop
 8018b6c:	08018bb1 	.word	0x08018bb1
 8018b70:	08018ba7 	.word	0x08018ba7
 8018b74:	08018ba7 	.word	0x08018ba7
 8018b78:	08018ba7 	.word	0x08018ba7
 8018b7c:	08018b89 	.word	0x08018b89
 8018b80:	08018b93 	.word	0x08018b93
 8018b84:	08018b9d 	.word	0x08018b9d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8018b88:	7dfb      	ldrb	r3, [r7, #23]
 8018b8a:	f023 0301 	bic.w	r3, r3, #1
 8018b8e:	75fb      	strb	r3, [r7, #23]
                break;
 8018b90:	e00f      	b.n	8018bb2 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8018b92:	7dfb      	ldrb	r3, [r7, #23]
 8018b94:	f023 0302 	bic.w	r3, r3, #2
 8018b98:	75fb      	strb	r3, [r7, #23]
                break;
 8018b9a:	e00a      	b.n	8018bb2 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8018b9c:	7dfb      	ldrb	r3, [r7, #23]
 8018b9e:	f023 0303 	bic.w	r3, r3, #3
 8018ba2:	75fb      	strb	r3, [r7, #23]
                break;
 8018ba4:	e005      	b.n	8018bb2 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8018ba6:	7dfb      	ldrb	r3, [r7, #23]
 8018ba8:	f023 0303 	bic.w	r3, r3, #3
 8018bac:	75fb      	strb	r3, [r7, #23]
                break;
 8018bae:	e000      	b.n	8018bb2 <RegionEU868NewChannelReq+0xae>
                break;
 8018bb0:	bf00      	nop
            }
        }
    }

    return status;
 8018bb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018bb6:	4618      	mov	r0, r3
 8018bb8:	3718      	adds	r7, #24
 8018bba:	46bd      	mov	sp, r7
 8018bbc:	bd80      	pop	{r7, pc}
 8018bbe:	bf00      	nop

08018bc0 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8018bc0:	b480      	push	{r7}
 8018bc2:	b083      	sub	sp, #12
 8018bc4:	af00      	add	r7, sp, #0
 8018bc6:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018bc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018bcc:	4618      	mov	r0, r3
 8018bce:	370c      	adds	r7, #12
 8018bd0:	46bd      	mov	sp, r7
 8018bd2:	bc80      	pop	{r7}
 8018bd4:	4770      	bx	lr
	...

08018bd8 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8018bd8:	b580      	push	{r7, lr}
 8018bda:	b084      	sub	sp, #16
 8018bdc:	af00      	add	r7, sp, #0
 8018bde:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8018be0:	2303      	movs	r3, #3
 8018be2:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_EU868 )
    uint8_t band = 0;
 8018be4:	2300      	movs	r3, #0
 8018be6:	73bb      	strb	r3, [r7, #14]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 8018be8:	687b      	ldr	r3, [r7, #4]
 8018bea:	781b      	ldrb	r3, [r3, #0]
 8018bec:	2b0f      	cmp	r3, #15
 8018bee:	d901      	bls.n	8018bf4 <RegionEU868DlChannelReq+0x1c>
    {
        return 0;
 8018bf0:	2300      	movs	r3, #0
 8018bf2:	e035      	b.n	8018c60 <RegionEU868DlChannelReq+0x88>
    }

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	685b      	ldr	r3, [r3, #4]
 8018bf8:	f107 020e 	add.w	r2, r7, #14
 8018bfc:	4611      	mov	r1, r2
 8018bfe:	4618      	mov	r0, r3
 8018c00:	f7ff f836 	bl	8017c70 <VerifyRfFreq>
 8018c04:	4603      	mov	r3, r0
 8018c06:	f083 0301 	eor.w	r3, r3, #1
 8018c0a:	b2db      	uxtb	r3, r3
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	d003      	beq.n	8018c18 <RegionEU868DlChannelReq+0x40>
    {
        status &= 0xFE;
 8018c10:	7bfb      	ldrb	r3, [r7, #15]
 8018c12:	f023 0301 	bic.w	r3, r3, #1
 8018c16:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8018c18:	4b13      	ldr	r3, [pc, #76]	@ (8018c68 <RegionEU868DlChannelReq+0x90>)
 8018c1a:	681a      	ldr	r2, [r3, #0]
 8018c1c:	687b      	ldr	r3, [r7, #4]
 8018c1e:	781b      	ldrb	r3, [r3, #0]
 8018c20:	4619      	mov	r1, r3
 8018c22:	460b      	mov	r3, r1
 8018c24:	005b      	lsls	r3, r3, #1
 8018c26:	440b      	add	r3, r1
 8018c28:	009b      	lsls	r3, r3, #2
 8018c2a:	4413      	add	r3, r2
 8018c2c:	681b      	ldr	r3, [r3, #0]
 8018c2e:	2b00      	cmp	r3, #0
 8018c30:	d103      	bne.n	8018c3a <RegionEU868DlChannelReq+0x62>
    {
        status &= 0xFD;
 8018c32:	7bfb      	ldrb	r3, [r7, #15]
 8018c34:	f023 0302 	bic.w	r3, r3, #2
 8018c38:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8018c3a:	7bfb      	ldrb	r3, [r7, #15]
 8018c3c:	2b03      	cmp	r3, #3
 8018c3e:	d10d      	bne.n	8018c5c <RegionEU868DlChannelReq+0x84>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8018c40:	4b09      	ldr	r3, [pc, #36]	@ (8018c68 <RegionEU868DlChannelReq+0x90>)
 8018c42:	6819      	ldr	r1, [r3, #0]
 8018c44:	687b      	ldr	r3, [r7, #4]
 8018c46:	781b      	ldrb	r3, [r3, #0]
 8018c48:	4618      	mov	r0, r3
 8018c4a:	687b      	ldr	r3, [r7, #4]
 8018c4c:	685a      	ldr	r2, [r3, #4]
 8018c4e:	4603      	mov	r3, r0
 8018c50:	005b      	lsls	r3, r3, #1
 8018c52:	4403      	add	r3, r0
 8018c54:	009b      	lsls	r3, r3, #2
 8018c56:	440b      	add	r3, r1
 8018c58:	3304      	adds	r3, #4
 8018c5a:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 8018c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018c60:	4618      	mov	r0, r3
 8018c62:	3710      	adds	r7, #16
 8018c64:	46bd      	mov	sp, r7
 8018c66:	bd80      	pop	{r7, pc}
 8018c68:	20001dcc 	.word	0x20001dcc

08018c6c <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8018c6c:	b480      	push	{r7}
 8018c6e:	b083      	sub	sp, #12
 8018c70:	af00      	add	r7, sp, #0
 8018c72:	4603      	mov	r3, r0
 8018c74:	460a      	mov	r2, r1
 8018c76:	71fb      	strb	r3, [r7, #7]
 8018c78:	4613      	mov	r3, r2
 8018c7a:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 8018c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8018c80:	4618      	mov	r0, r3
 8018c82:	370c      	adds	r7, #12
 8018c84:	46bd      	mov	sp, r7
 8018c86:	bc80      	pop	{r7}
 8018c88:	4770      	bx	lr
	...

08018c8c <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8018c8c:	b580      	push	{r7, lr}
 8018c8e:	b09a      	sub	sp, #104	@ 0x68
 8018c90:	af02      	add	r7, sp, #8
 8018c92:	60f8      	str	r0, [r7, #12]
 8018c94:	60b9      	str	r1, [r7, #8]
 8018c96:	607a      	str	r2, [r7, #4]
 8018c98:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8018c9a:	2300      	movs	r3, #0
 8018c9c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8018ca0:	2300      	movs	r3, #0
 8018ca2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8018ca6:	2300      	movs	r3, #0
 8018ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018caa:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8018cae:	2200      	movs	r2, #0
 8018cb0:	601a      	str	r2, [r3, #0]
 8018cb2:	605a      	str	r2, [r3, #4]
 8018cb4:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018cb6:	230c      	movs	r3, #12
 8018cb8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8018cbc:	2307      	movs	r3, #7
 8018cbe:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8018cc0:	4b47      	ldr	r3, [pc, #284]	@ (8018de0 <RegionEU868NextChannel+0x154>)
 8018cc2:	681b      	ldr	r3, [r3, #0]
 8018cc4:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8018cc8:	2201      	movs	r2, #1
 8018cca:	2100      	movs	r1, #0
 8018ccc:	4618      	mov	r0, r3
 8018cce:	f7fe fabf 	bl	8017250 <RegionCommonCountChannels>
 8018cd2:	4603      	mov	r3, r0
 8018cd4:	2b00      	cmp	r3, #0
 8018cd6:	d10a      	bne.n	8018cee <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8018cd8:	4b41      	ldr	r3, [pc, #260]	@ (8018de0 <RegionEU868NextChannel+0x154>)
 8018cda:	681b      	ldr	r3, [r3, #0]
 8018cdc:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8018ce0:	4b3f      	ldr	r3, [pc, #252]	@ (8018de0 <RegionEU868NextChannel+0x154>)
 8018ce2:	681b      	ldr	r3, [r3, #0]
 8018ce4:	f042 0207 	orr.w	r2, r2, #7
 8018ce8:	b292      	uxth	r2, r2
 8018cea:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8018cee:	68fb      	ldr	r3, [r7, #12]
 8018cf0:	7a5b      	ldrb	r3, [r3, #9]
 8018cf2:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8018cf4:	68fb      	ldr	r3, [r7, #12]
 8018cf6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018cfa:	b2db      	uxtb	r3, r3
 8018cfc:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8018cfe:	4b38      	ldr	r3, [pc, #224]	@ (8018de0 <RegionEU868NextChannel+0x154>)
 8018d00:	681b      	ldr	r3, [r3, #0]
 8018d02:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8018d06:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8018d08:	4b35      	ldr	r3, [pc, #212]	@ (8018de0 <RegionEU868NextChannel+0x154>)
 8018d0a:	681b      	ldr	r3, [r3, #0]
 8018d0c:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8018d0e:	4b35      	ldr	r3, [pc, #212]	@ (8018de4 <RegionEU868NextChannel+0x158>)
 8018d10:	681b      	ldr	r3, [r3, #0]
 8018d12:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8018d14:	2310      	movs	r3, #16
 8018d16:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8018d18:	f107 0312 	add.w	r3, r7, #18
 8018d1c:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	681b      	ldr	r3, [r3, #0]
 8018d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8018d24:	68fb      	ldr	r3, [r7, #12]
 8018d26:	685b      	ldr	r3, [r3, #4]
 8018d28:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8018d2a:	68fb      	ldr	r3, [r7, #12]
 8018d2c:	7a9b      	ldrb	r3, [r3, #10]
 8018d2e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8018d32:	2306      	movs	r3, #6
 8018d34:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8018d38:	68fa      	ldr	r2, [r7, #12]
 8018d3a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8018d3e:	320c      	adds	r2, #12
 8018d40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018d44:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8018d48:	68fb      	ldr	r3, [r7, #12]
 8018d4a:	7d1b      	ldrb	r3, [r3, #20]
 8018d4c:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8018d50:	68fb      	ldr	r3, [r7, #12]
 8018d52:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	8adb      	ldrh	r3, [r3, #22]
 8018d5a:	4619      	mov	r1, r3
 8018d5c:	4610      	mov	r0, r2
 8018d5e:	f7fe fffd 	bl	8017d5c <GetTimeOnAir>
 8018d62:	4603      	mov	r3, r0
 8018d64:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8018d66:	f107 0314 	add.w	r3, r7, #20
 8018d6a:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8018d6c:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 8018d70:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8018d74:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8018d78:	687b      	ldr	r3, [r7, #4]
 8018d7a:	9301      	str	r3, [sp, #4]
 8018d7c:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 8018d80:	9300      	str	r3, [sp, #0]
 8018d82:	460b      	mov	r3, r1
 8018d84:	6839      	ldr	r1, [r7, #0]
 8018d86:	f7fe fe56 	bl	8017a36 <RegionCommonIdentifyChannels>
 8018d8a:	4603      	mov	r3, r0
 8018d8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8018d90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018d94:	2b00      	cmp	r3, #0
 8018d96:	d10e      	bne.n	8018db6 <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8018d98:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8018d9c:	3b01      	subs	r3, #1
 8018d9e:	4619      	mov	r1, r3
 8018da0:	2000      	movs	r0, #0
 8018da2:	f001 fb31 	bl	801a408 <randr>
 8018da6:	4603      	mov	r3, r0
 8018da8:	3360      	adds	r3, #96	@ 0x60
 8018daa:	443b      	add	r3, r7
 8018dac:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8018db0:	68bb      	ldr	r3, [r7, #8]
 8018db2:	701a      	strb	r2, [r3, #0]
 8018db4:	e00e      	b.n	8018dd4 <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8018db6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018dba:	2b0c      	cmp	r3, #12
 8018dbc:	d10a      	bne.n	8018dd4 <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8018dbe:	4b08      	ldr	r3, [pc, #32]	@ (8018de0 <RegionEU868NextChannel+0x154>)
 8018dc0:	681b      	ldr	r3, [r3, #0]
 8018dc2:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8018dc6:	4b06      	ldr	r3, [pc, #24]	@ (8018de0 <RegionEU868NextChannel+0x154>)
 8018dc8:	681b      	ldr	r3, [r3, #0]
 8018dca:	f042 0207 	orr.w	r2, r2, #7
 8018dce:	b292      	uxth	r2, r2
 8018dd0:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }
    return status;
 8018dd4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8018dd8:	4618      	mov	r0, r3
 8018dda:	3760      	adds	r7, #96	@ 0x60
 8018ddc:	46bd      	mov	sp, r7
 8018dde:	bd80      	pop	{r7, pc}
 8018de0:	20001dcc 	.word	0x20001dcc
 8018de4:	20001dd0 	.word	0x20001dd0

08018de8 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8018de8:	b580      	push	{r7, lr}
 8018dea:	b084      	sub	sp, #16
 8018dec:	af00      	add	r7, sp, #0
 8018dee:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8018df0:	2300      	movs	r3, #0
 8018df2:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8018df4:	2300      	movs	r3, #0
 8018df6:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8018df8:	2300      	movs	r3, #0
 8018dfa:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8018dfc:	687b      	ldr	r3, [r7, #4]
 8018dfe:	791b      	ldrb	r3, [r3, #4]
 8018e00:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8018e02:	7b7b      	ldrb	r3, [r7, #13]
 8018e04:	2b02      	cmp	r3, #2
 8018e06:	d801      	bhi.n	8018e0c <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8018e08:	2306      	movs	r3, #6
 8018e0a:	e089      	b.n	8018f20 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8018e0c:	7b7b      	ldrb	r3, [r7, #13]
 8018e0e:	2b0f      	cmp	r3, #15
 8018e10:	d901      	bls.n	8018e16 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8018e12:	2303      	movs	r3, #3
 8018e14:	e084      	b.n	8018f20 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	681b      	ldr	r3, [r3, #0]
 8018e1a:	7a1b      	ldrb	r3, [r3, #8]
 8018e1c:	f343 0303 	sbfx	r3, r3, #0, #4
 8018e20:	b25b      	sxtb	r3, r3
 8018e22:	2207      	movs	r2, #7
 8018e24:	2100      	movs	r1, #0
 8018e26:	4618      	mov	r0, r3
 8018e28:	f7fe f9c1 	bl	80171ae <RegionCommonValueInRange>
 8018e2c:	4603      	mov	r3, r0
 8018e2e:	2b00      	cmp	r3, #0
 8018e30:	d101      	bne.n	8018e36 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8018e32:	2301      	movs	r3, #1
 8018e34:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8018e36:	687b      	ldr	r3, [r7, #4]
 8018e38:	681b      	ldr	r3, [r3, #0]
 8018e3a:	7a1b      	ldrb	r3, [r3, #8]
 8018e3c:	f343 1303 	sbfx	r3, r3, #4, #4
 8018e40:	b25b      	sxtb	r3, r3
 8018e42:	2207      	movs	r2, #7
 8018e44:	2100      	movs	r1, #0
 8018e46:	4618      	mov	r0, r3
 8018e48:	f7fe f9b1 	bl	80171ae <RegionCommonValueInRange>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	2b00      	cmp	r3, #0
 8018e50:	d101      	bne.n	8018e56 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8018e52:	2301      	movs	r3, #1
 8018e54:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8018e56:	687b      	ldr	r3, [r7, #4]
 8018e58:	681b      	ldr	r3, [r3, #0]
 8018e5a:	7a1b      	ldrb	r3, [r3, #8]
 8018e5c:	f343 0303 	sbfx	r3, r3, #0, #4
 8018e60:	b25a      	sxtb	r2, r3
 8018e62:	687b      	ldr	r3, [r7, #4]
 8018e64:	681b      	ldr	r3, [r3, #0]
 8018e66:	7a1b      	ldrb	r3, [r3, #8]
 8018e68:	f343 1303 	sbfx	r3, r3, #4, #4
 8018e6c:	b25b      	sxtb	r3, r3
 8018e6e:	429a      	cmp	r2, r3
 8018e70:	dd01      	ble.n	8018e76 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8018e72:	2301      	movs	r3, #1
 8018e74:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8018e76:	7bbb      	ldrb	r3, [r7, #14]
 8018e78:	f083 0301 	eor.w	r3, r3, #1
 8018e7c:	b2db      	uxtb	r3, r3
 8018e7e:	2b00      	cmp	r3, #0
 8018e80:	d010      	beq.n	8018ea4 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	681b      	ldr	r3, [r3, #0]
 8018e86:	681b      	ldr	r3, [r3, #0]
 8018e88:	f107 020c 	add.w	r2, r7, #12
 8018e8c:	4611      	mov	r1, r2
 8018e8e:	4618      	mov	r0, r3
 8018e90:	f7fe feee 	bl	8017c70 <VerifyRfFreq>
 8018e94:	4603      	mov	r3, r0
 8018e96:	f083 0301 	eor.w	r3, r3, #1
 8018e9a:	b2db      	uxtb	r3, r3
 8018e9c:	2b00      	cmp	r3, #0
 8018e9e:	d001      	beq.n	8018ea4 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8018ea0:	2301      	movs	r3, #1
 8018ea2:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8018ea4:	7bfb      	ldrb	r3, [r7, #15]
 8018ea6:	2b00      	cmp	r3, #0
 8018ea8:	d004      	beq.n	8018eb4 <RegionEU868ChannelAdd+0xcc>
 8018eaa:	7bbb      	ldrb	r3, [r7, #14]
 8018eac:	2b00      	cmp	r3, #0
 8018eae:	d001      	beq.n	8018eb4 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8018eb0:	2306      	movs	r3, #6
 8018eb2:	e035      	b.n	8018f20 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8018eb4:	7bfb      	ldrb	r3, [r7, #15]
 8018eb6:	2b00      	cmp	r3, #0
 8018eb8:	d001      	beq.n	8018ebe <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8018eba:	2305      	movs	r3, #5
 8018ebc:	e030      	b.n	8018f20 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 8018ebe:	7bbb      	ldrb	r3, [r7, #14]
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	d001      	beq.n	8018ec8 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8018ec4:	2304      	movs	r3, #4
 8018ec6:	e02b      	b.n	8018f20 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8018ec8:	4b17      	ldr	r3, [pc, #92]	@ (8018f28 <RegionEU868ChannelAdd+0x140>)
 8018eca:	6819      	ldr	r1, [r3, #0]
 8018ecc:	7b7a      	ldrb	r2, [r7, #13]
 8018ece:	4613      	mov	r3, r2
 8018ed0:	005b      	lsls	r3, r3, #1
 8018ed2:	4413      	add	r3, r2
 8018ed4:	009b      	lsls	r3, r3, #2
 8018ed6:	18c8      	adds	r0, r1, r3
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	681b      	ldr	r3, [r3, #0]
 8018edc:	220c      	movs	r2, #12
 8018ede:	4619      	mov	r1, r3
 8018ee0:	f001 faa9 	bl	801a436 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8018ee4:	4b10      	ldr	r3, [pc, #64]	@ (8018f28 <RegionEU868ChannelAdd+0x140>)
 8018ee6:	6819      	ldr	r1, [r3, #0]
 8018ee8:	7b7a      	ldrb	r2, [r7, #13]
 8018eea:	7b38      	ldrb	r0, [r7, #12]
 8018eec:	4613      	mov	r3, r2
 8018eee:	005b      	lsls	r3, r3, #1
 8018ef0:	4413      	add	r3, r2
 8018ef2:	009b      	lsls	r3, r3, #2
 8018ef4:	440b      	add	r3, r1
 8018ef6:	3309      	adds	r3, #9
 8018ef8:	4602      	mov	r2, r0
 8018efa:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8018efc:	4b0a      	ldr	r3, [pc, #40]	@ (8018f28 <RegionEU868ChannelAdd+0x140>)
 8018efe:	681b      	ldr	r3, [r3, #0]
 8018f00:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 8018f04:	b21a      	sxth	r2, r3
 8018f06:	7b7b      	ldrb	r3, [r7, #13]
 8018f08:	2101      	movs	r1, #1
 8018f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8018f0e:	b21b      	sxth	r3, r3
 8018f10:	4313      	orrs	r3, r2
 8018f12:	b21a      	sxth	r2, r3
 8018f14:	4b04      	ldr	r3, [pc, #16]	@ (8018f28 <RegionEU868ChannelAdd+0x140>)
 8018f16:	681b      	ldr	r3, [r3, #0]
 8018f18:	b292      	uxth	r2, r2
 8018f1a:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    return LORAMAC_STATUS_OK;
 8018f1e:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8018f20:	4618      	mov	r0, r3
 8018f22:	3710      	adds	r7, #16
 8018f24:	46bd      	mov	sp, r7
 8018f26:	bd80      	pop	{r7, pc}
 8018f28:	20001dcc 	.word	0x20001dcc

08018f2c <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8018f2c:	b580      	push	{r7, lr}
 8018f2e:	b086      	sub	sp, #24
 8018f30:	af00      	add	r7, sp, #0
 8018f32:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8018f34:	687b      	ldr	r3, [r7, #4]
 8018f36:	781b      	ldrb	r3, [r3, #0]
 8018f38:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8018f3a:	7dfb      	ldrb	r3, [r7, #23]
 8018f3c:	2b02      	cmp	r3, #2
 8018f3e:	d801      	bhi.n	8018f44 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8018f40:	2300      	movs	r3, #0
 8018f42:	e016      	b.n	8018f72 <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8018f44:	4b0d      	ldr	r3, [pc, #52]	@ (8018f7c <RegionEU868ChannelsRemove+0x50>)
 8018f46:	6819      	ldr	r1, [r3, #0]
 8018f48:	7dfa      	ldrb	r2, [r7, #23]
 8018f4a:	4613      	mov	r3, r2
 8018f4c:	005b      	lsls	r3, r3, #1
 8018f4e:	4413      	add	r3, r2
 8018f50:	009b      	lsls	r3, r3, #2
 8018f52:	440b      	add	r3, r1
 8018f54:	461a      	mov	r2, r3
 8018f56:	2300      	movs	r3, #0
 8018f58:	6013      	str	r3, [r2, #0]
 8018f5a:	6053      	str	r3, [r2, #4]
 8018f5c:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8018f5e:	4b07      	ldr	r3, [pc, #28]	@ (8018f7c <RegionEU868ChannelsRemove+0x50>)
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8018f66:	7df9      	ldrb	r1, [r7, #23]
 8018f68:	2210      	movs	r2, #16
 8018f6a:	4618      	mov	r0, r3
 8018f6c:	f7fe f93c 	bl	80171e8 <RegionCommonChanDisable>
 8018f70:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8018f72:	4618      	mov	r0, r3
 8018f74:	3718      	adds	r7, #24
 8018f76:	46bd      	mov	sp, r7
 8018f78:	bd80      	pop	{r7, pc}
 8018f7a:	bf00      	nop
 8018f7c:	20001dcc 	.word	0x20001dcc

08018f80 <RegionEU868ApplyDrOffset>:
#endif /* REGION_EU868 */
}
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8018f80:	b480      	push	{r7}
 8018f82:	b085      	sub	sp, #20
 8018f84:	af00      	add	r7, sp, #0
 8018f86:	4603      	mov	r3, r0
 8018f88:	71fb      	strb	r3, [r7, #7]
 8018f8a:	460b      	mov	r3, r1
 8018f8c:	71bb      	strb	r3, [r7, #6]
 8018f8e:	4613      	mov	r3, r2
 8018f90:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8018f92:	79ba      	ldrb	r2, [r7, #6]
 8018f94:	797b      	ldrb	r3, [r7, #5]
 8018f96:	1ad3      	subs	r3, r2, r3
 8018f98:	b2db      	uxtb	r3, r3
 8018f9a:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8018f9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	da01      	bge.n	8018fa8 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8018fa4:	2300      	movs	r3, #0
 8018fa6:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8018fa8:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 8018faa:	4618      	mov	r0, r3
 8018fac:	3714      	adds	r7, #20
 8018fae:	46bd      	mov	sp, r7
 8018fb0:	bc80      	pop	{r7}
 8018fb2:	4770      	bx	lr

08018fb4 <LimitTxPower>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8018fb4:	b580      	push	{r7, lr}
 8018fb6:	b084      	sub	sp, #16
 8018fb8:	af00      	add	r7, sp, #0
 8018fba:	603b      	str	r3, [r7, #0]
 8018fbc:	4603      	mov	r3, r0
 8018fbe:	71fb      	strb	r3, [r7, #7]
 8018fc0:	460b      	mov	r3, r1
 8018fc2:	71bb      	strb	r3, [r7, #6]
 8018fc4:	4613      	mov	r3, r2
 8018fc6:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8018fc8:	79fb      	ldrb	r3, [r7, #7]
 8018fca:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 8018fcc:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018fd4:	4611      	mov	r1, r2
 8018fd6:	4618      	mov	r0, r3
 8018fd8:	f7fe fdcd 	bl	8017b76 <RegionCommonLimitTxPower>
 8018fdc:	4603      	mov	r3, r0
 8018fde:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8018fe0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8018fe4:	2b04      	cmp	r3, #4
 8018fe6:	d106      	bne.n	8018ff6 <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8018fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018fec:	2b02      	cmp	r3, #2
 8018fee:	bfb8      	it	lt
 8018ff0:	2302      	movlt	r3, #2
 8018ff2:	73fb      	strb	r3, [r7, #15]
 8018ff4:	e00d      	b.n	8019012 <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8018ff6:	2204      	movs	r2, #4
 8018ff8:	2100      	movs	r1, #0
 8018ffa:	6838      	ldr	r0, [r7, #0]
 8018ffc:	f7fe f928 	bl	8017250 <RegionCommonCountChannels>
 8019000:	4603      	mov	r3, r0
 8019002:	2b31      	cmp	r3, #49	@ 0x31
 8019004:	d805      	bhi.n	8019012 <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8019006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801900a:	2b05      	cmp	r3, #5
 801900c:	bfb8      	it	lt
 801900e:	2305      	movlt	r3, #5
 8019010:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8019012:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019016:	4618      	mov	r0, r3
 8019018:	3710      	adds	r7, #16
 801901a:	46bd      	mov	sp, r7
 801901c:	bd80      	pop	{r7, pc}
	...

08019020 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8019020:	b580      	push	{r7, lr}
 8019022:	b082      	sub	sp, #8
 8019024:	af00      	add	r7, sp, #0
 8019026:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8019028:	4b18      	ldr	r3, [pc, #96]	@ (801908c <VerifyRfFreq+0x6c>)
 801902a:	6a1b      	ldr	r3, [r3, #32]
 801902c:	6878      	ldr	r0, [r7, #4]
 801902e:	4798      	blx	r3
 8019030:	4603      	mov	r3, r0
 8019032:	f083 0301 	eor.w	r3, r3, #1
 8019036:	b2db      	uxtb	r3, r3
 8019038:	2b00      	cmp	r3, #0
 801903a:	d001      	beq.n	8019040 <VerifyRfFreq+0x20>
    {
        return false;
 801903c:	2300      	movs	r3, #0
 801903e:	e021      	b.n	8019084 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8019040:	687b      	ldr	r3, [r7, #4]
 8019042:	4a13      	ldr	r2, [pc, #76]	@ (8019090 <VerifyRfFreq+0x70>)
 8019044:	4293      	cmp	r3, r2
 8019046:	d910      	bls.n	801906a <VerifyRfFreq+0x4a>
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	4a12      	ldr	r2, [pc, #72]	@ (8019094 <VerifyRfFreq+0x74>)
 801904c:	4293      	cmp	r3, r2
 801904e:	d80c      	bhi.n	801906a <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8019050:	687a      	ldr	r2, [r7, #4]
 8019052:	4b11      	ldr	r3, [pc, #68]	@ (8019098 <VerifyRfFreq+0x78>)
 8019054:	4413      	add	r3, r2
 8019056:	4a11      	ldr	r2, [pc, #68]	@ (801909c <VerifyRfFreq+0x7c>)
 8019058:	fba2 1203 	umull	r1, r2, r2, r3
 801905c:	0c92      	lsrs	r2, r2, #18
 801905e:	4910      	ldr	r1, [pc, #64]	@ (80190a0 <VerifyRfFreq+0x80>)
 8019060:	fb01 f202 	mul.w	r2, r1, r2
 8019064:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8019066:	2a00      	cmp	r2, #0
 8019068:	d001      	beq.n	801906e <VerifyRfFreq+0x4e>
    {
        return false;
 801906a:	2300      	movs	r3, #0
 801906c:	e00a      	b.n	8019084 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801906e:	687b      	ldr	r3, [r7, #4]
 8019070:	4a0c      	ldr	r2, [pc, #48]	@ (80190a4 <VerifyRfFreq+0x84>)
 8019072:	4293      	cmp	r3, r2
 8019074:	d903      	bls.n	801907e <VerifyRfFreq+0x5e>
 8019076:	687b      	ldr	r3, [r7, #4]
 8019078:	4a06      	ldr	r2, [pc, #24]	@ (8019094 <VerifyRfFreq+0x74>)
 801907a:	4293      	cmp	r3, r2
 801907c:	d901      	bls.n	8019082 <VerifyRfFreq+0x62>
    {
        return false;
 801907e:	2300      	movs	r3, #0
 8019080:	e000      	b.n	8019084 <VerifyRfFreq+0x64>
    }
    return true;
 8019082:	2301      	movs	r3, #1
}
 8019084:	4618      	mov	r0, r3
 8019086:	3708      	adds	r7, #8
 8019088:	46bd      	mov	sp, r7
 801908a:	bd80      	pop	{r7, pc}
 801908c:	080200bc 	.word	0x080200bc
 8019090:	3708709f 	.word	0x3708709f
 8019094:	374886e0 	.word	0x374886e0
 8019098:	c8f78f60 	.word	0xc8f78f60
 801909c:	6fd91d85 	.word	0x6fd91d85
 80190a0:	000927c0 	.word	0x000927c0
 80190a4:	35c8015f 	.word	0x35c8015f

080190a8 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80190a8:	b590      	push	{r4, r7, lr}
 80190aa:	b089      	sub	sp, #36	@ 0x24
 80190ac:	af04      	add	r7, sp, #16
 80190ae:	4603      	mov	r3, r0
 80190b0:	460a      	mov	r2, r1
 80190b2:	71fb      	strb	r3, [r7, #7]
 80190b4:	4613      	mov	r3, r2
 80190b6:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 80190b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80190bc:	4a0f      	ldr	r2, [pc, #60]	@ (80190fc <GetTimeOnAir+0x54>)
 80190be:	5cd3      	ldrb	r3, [r2, r3]
 80190c0:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 80190c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80190c6:	490e      	ldr	r1, [pc, #56]	@ (8019100 <GetTimeOnAir+0x58>)
 80190c8:	4618      	mov	r0, r3
 80190ca:	f7fe fd69 	bl	8017ba0 <RegionCommonGetBandwidth>
 80190ce:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80190d0:	4b0c      	ldr	r3, [pc, #48]	@ (8019104 <GetTimeOnAir+0x5c>)
 80190d2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80190d4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80190d8:	88bb      	ldrh	r3, [r7, #4]
 80190da:	b2db      	uxtb	r3, r3
 80190dc:	2101      	movs	r1, #1
 80190de:	9103      	str	r1, [sp, #12]
 80190e0:	9302      	str	r3, [sp, #8]
 80190e2:	2300      	movs	r3, #0
 80190e4:	9301      	str	r3, [sp, #4]
 80190e6:	2308      	movs	r3, #8
 80190e8:	9300      	str	r3, [sp, #0]
 80190ea:	2301      	movs	r3, #1
 80190ec:	68b9      	ldr	r1, [r7, #8]
 80190ee:	2001      	movs	r0, #1
 80190f0:	47a0      	blx	r4
 80190f2:	4603      	mov	r3, r0
}
 80190f4:	4618      	mov	r0, r3
 80190f6:	3714      	adds	r7, #20
 80190f8:	46bd      	mov	sp, r7
 80190fa:	bd90      	pop	{r4, r7, pc}
 80190fc:	08020038 	.word	0x08020038
 8019100:	08020048 	.word	0x08020048
 8019104:	080200bc 	.word	0x080200bc

08019108 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8019108:	b580      	push	{r7, lr}
 801910a:	b088      	sub	sp, #32
 801910c:	af00      	add	r7, sp, #0
 801910e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8019110:	2300      	movs	r3, #0
 8019112:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	781b      	ldrb	r3, [r3, #0]
 8019118:	3b01      	subs	r3, #1
 801911a:	2b37      	cmp	r3, #55	@ 0x37
 801911c:	f200 8136 	bhi.w	801938c <RegionUS915GetPhyParam+0x284>
 8019120:	a201      	add	r2, pc, #4	@ (adr r2, 8019128 <RegionUS915GetPhyParam+0x20>)
 8019122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019126:	bf00      	nop
 8019128:	08019209 	.word	0x08019209
 801912c:	0801920f 	.word	0x0801920f
 8019130:	0801938d 	.word	0x0801938d
 8019134:	0801938d 	.word	0x0801938d
 8019138:	0801938d 	.word	0x0801938d
 801913c:	08019215 	.word	0x08019215
 8019140:	0801938d 	.word	0x0801938d
 8019144:	0801924f 	.word	0x0801924f
 8019148:	0801938d 	.word	0x0801938d
 801914c:	08019255 	.word	0x08019255
 8019150:	0801925b 	.word	0x0801925b
 8019154:	08019261 	.word	0x08019261
 8019158:	08019267 	.word	0x08019267
 801915c:	08019277 	.word	0x08019277
 8019160:	08019287 	.word	0x08019287
 8019164:	0801928d 	.word	0x0801928d
 8019168:	08019295 	.word	0x08019295
 801916c:	0801929d 	.word	0x0801929d
 8019170:	080192a5 	.word	0x080192a5
 8019174:	080192ad 	.word	0x080192ad
 8019178:	080192b5 	.word	0x080192b5
 801917c:	080192c9 	.word	0x080192c9
 8019180:	080192cf 	.word	0x080192cf
 8019184:	080192d5 	.word	0x080192d5
 8019188:	080192db 	.word	0x080192db
 801918c:	080192e7 	.word	0x080192e7
 8019190:	080192f3 	.word	0x080192f3
 8019194:	080192f9 	.word	0x080192f9
 8019198:	08019301 	.word	0x08019301
 801919c:	08019307 	.word	0x08019307
 80191a0:	0801930d 	.word	0x0801930d
 80191a4:	08019313 	.word	0x08019313
 80191a8:	0801921b 	.word	0x0801921b
 80191ac:	0801938d 	.word	0x0801938d
 80191b0:	0801938d 	.word	0x0801938d
 80191b4:	0801938d 	.word	0x0801938d
 80191b8:	0801938d 	.word	0x0801938d
 80191bc:	0801938d 	.word	0x0801938d
 80191c0:	0801938d 	.word	0x0801938d
 80191c4:	0801938d 	.word	0x0801938d
 80191c8:	0801938d 	.word	0x0801938d
 80191cc:	0801938d 	.word	0x0801938d
 80191d0:	0801938d 	.word	0x0801938d
 80191d4:	0801938d 	.word	0x0801938d
 80191d8:	0801938d 	.word	0x0801938d
 80191dc:	0801938d 	.word	0x0801938d
 80191e0:	0801931b 	.word	0x0801931b
 80191e4:	0801932f 	.word	0x0801932f
 80191e8:	0801933d 	.word	0x0801933d
 80191ec:	08019343 	.word	0x08019343
 80191f0:	0801938d 	.word	0x0801938d
 80191f4:	08019349 	.word	0x08019349
 80191f8:	0801935d 	.word	0x0801935d
 80191fc:	08019363 	.word	0x08019363
 8019200:	08019369 	.word	0x08019369
 8019204:	08019379 	.word	0x08019379
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8019208:	2308      	movs	r3, #8
 801920a:	61bb      	str	r3, [r7, #24]
            break;
 801920c:	e0bf      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801920e:	2300      	movs	r3, #0
 8019210:	61bb      	str	r3, [r7, #24]
            break;
 8019212:	e0bc      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8019214:	2300      	movs	r3, #0
 8019216:	61bb      	str	r3, [r7, #24]
            break;
 8019218:	e0b9      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801921a:	687b      	ldr	r3, [r7, #4]
 801921c:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019220:	733b      	strb	r3, [r7, #12]
 8019222:	2304      	movs	r3, #4
 8019224:	737b      	strb	r3, [r7, #13]
 8019226:	2300      	movs	r3, #0
 8019228:	73bb      	strb	r3, [r7, #14]
 801922a:	2348      	movs	r3, #72	@ 0x48
 801922c:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801922e:	4b5b      	ldr	r3, [pc, #364]	@ (801939c <RegionUS915GetPhyParam+0x294>)
 8019230:	681b      	ldr	r3, [r3, #0]
 8019232:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019236:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8019238:	4b58      	ldr	r3, [pc, #352]	@ (801939c <RegionUS915GetPhyParam+0x294>)
 801923a:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801923c:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801923e:	f107 030c 	add.w	r3, r7, #12
 8019242:	4618      	mov	r0, r3
 8019244:	f7fe fc59 	bl	8017afa <RegionCommonGetNextLowerTxDr>
 8019248:	4603      	mov	r3, r0
 801924a:	61bb      	str	r3, [r7, #24]
            break;
 801924c:	e09f      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801924e:	2300      	movs	r3, #0
 8019250:	61bb      	str	r3, [r7, #24]
            break;
 8019252:	e09c      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8019254:	2300      	movs	r3, #0
 8019256:	61bb      	str	r3, [r7, #24]
            break;
 8019258:	e099      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801925a:	2340      	movs	r3, #64	@ 0x40
 801925c:	61bb      	str	r3, [r7, #24]
            break;
 801925e:	e096      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8019260:	2320      	movs	r3, #32
 8019262:	61bb      	str	r3, [r7, #24]
            break;
 8019264:	e093      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8019266:	687b      	ldr	r3, [r7, #4]
 8019268:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801926c:	461a      	mov	r2, r3
 801926e:	4b4c      	ldr	r3, [pc, #304]	@ (80193a0 <RegionUS915GetPhyParam+0x298>)
 8019270:	5c9b      	ldrb	r3, [r3, r2]
 8019272:	61bb      	str	r3, [r7, #24]
            break;
 8019274:	e08b      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8019276:	687b      	ldr	r3, [r7, #4]
 8019278:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801927c:	461a      	mov	r2, r3
 801927e:	4b49      	ldr	r3, [pc, #292]	@ (80193a4 <RegionUS915GetPhyParam+0x29c>)
 8019280:	5c9b      	ldrb	r3, [r3, r2]
 8019282:	61bb      	str	r3, [r7, #24]
            break;
 8019284:	e083      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8019286:	2300      	movs	r3, #0
 8019288:	61bb      	str	r3, [r7, #24]
            break;
 801928a:	e080      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801928c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8019290:	61bb      	str	r3, [r7, #24]
            break;
 8019292:	e07c      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8019294:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8019298:	61bb      	str	r3, [r7, #24]
            break;
 801929a:	e078      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801929c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80192a0:	61bb      	str	r3, [r7, #24]
            break;
 80192a2:	e074      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 80192a4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80192a8:	61bb      	str	r3, [r7, #24]
            break;
 80192aa:	e070      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 80192ac:	f241 7370 	movw	r3, #6000	@ 0x1770
 80192b0:	61bb      	str	r3, [r7, #24]
            break;
 80192b2:	e06c      	b.n	801938e <RegionUS915GetPhyParam+0x286>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 80192b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80192b8:	483b      	ldr	r0, [pc, #236]	@ (80193a8 <RegionUS915GetPhyParam+0x2a0>)
 80192ba:	f001 f8a5 	bl	801a408 <randr>
 80192be:	4603      	mov	r3, r0
 80192c0:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80192c4:	61bb      	str	r3, [r7, #24]
            break;
 80192c6:	e062      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 80192c8:	2300      	movs	r3, #0
 80192ca:	61bb      	str	r3, [r7, #24]
            break;
 80192cc:	e05f      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 80192ce:	4b37      	ldr	r3, [pc, #220]	@ (80193ac <RegionUS915GetPhyParam+0x2a4>)
 80192d0:	61bb      	str	r3, [r7, #24]
            break;
 80192d2:	e05c      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 80192d4:	2308      	movs	r3, #8
 80192d6:	61bb      	str	r3, [r7, #24]
            break;
 80192d8:	e059      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80192da:	4b30      	ldr	r3, [pc, #192]	@ (801939c <RegionUS915GetPhyParam+0x294>)
 80192dc:	681b      	ldr	r3, [r3, #0]
 80192de:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80192e2:	61bb      	str	r3, [r7, #24]
            break;
 80192e4:	e053      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80192e6:	4b2d      	ldr	r3, [pc, #180]	@ (801939c <RegionUS915GetPhyParam+0x294>)
 80192e8:	681b      	ldr	r3, [r3, #0]
 80192ea:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80192ee:	61bb      	str	r3, [r7, #24]
            break;
 80192f0:	e04d      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 80192f2:	2348      	movs	r3, #72	@ 0x48
 80192f4:	61bb      	str	r3, [r7, #24]
            break;
 80192f6:	e04a      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80192f8:	4b28      	ldr	r3, [pc, #160]	@ (801939c <RegionUS915GetPhyParam+0x294>)
 80192fa:	681b      	ldr	r3, [r3, #0]
 80192fc:	61bb      	str	r3, [r7, #24]
            break;
 80192fe:	e046      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 8019300:	2300      	movs	r3, #0
 8019302:	61bb      	str	r3, [r7, #24]
            break;
 8019304:	e043      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8019306:	2300      	movs	r3, #0
 8019308:	61bb      	str	r3, [r7, #24]
            break;
 801930a:	e040      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801930c:	4b28      	ldr	r3, [pc, #160]	@ (80193b0 <RegionUS915GetPhyParam+0x2a8>)
 801930e:	61bb      	str	r3, [r7, #24]
            break;
 8019310:	e03d      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8019312:	f04f 0300 	mov.w	r3, #0
 8019316:	61bb      	str	r3, [r7, #24]
            break;
 8019318:	e039      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801931a:	687b      	ldr	r3, [r7, #4]
 801931c:	791b      	ldrb	r3, [r3, #4]
 801931e:	4a25      	ldr	r2, [pc, #148]	@ (80193b4 <RegionUS915GetPhyParam+0x2ac>)
 8019320:	4922      	ldr	r1, [pc, #136]	@ (80193ac <RegionUS915GetPhyParam+0x2a4>)
 8019322:	4618      	mov	r0, r3
 8019324:	f7fd fdd3 	bl	8016ece <RegionBaseUSCalcDownlinkFrequency>
 8019328:	4603      	mov	r3, r0
 801932a:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801932c:	e02f      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801932e:	2317      	movs	r3, #23
 8019330:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8019332:	2304      	movs	r3, #4
 8019334:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8019336:	2303      	movs	r3, #3
 8019338:	76bb      	strb	r3, [r7, #26]
            break;
 801933a:	e028      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801933c:	2308      	movs	r3, #8
 801933e:	61bb      	str	r3, [r7, #24]
            break;
 8019340:	e025      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8019342:	2308      	movs	r3, #8
 8019344:	61bb      	str	r3, [r7, #24]
            break;
 8019346:	e022      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8019348:	687b      	ldr	r3, [r7, #4]
 801934a:	791b      	ldrb	r3, [r3, #4]
 801934c:	4a19      	ldr	r2, [pc, #100]	@ (80193b4 <RegionUS915GetPhyParam+0x2ac>)
 801934e:	4917      	ldr	r1, [pc, #92]	@ (80193ac <RegionUS915GetPhyParam+0x2a4>)
 8019350:	4618      	mov	r0, r3
 8019352:	f7fd fdbc 	bl	8016ece <RegionBaseUSCalcDownlinkFrequency>
 8019356:	4603      	mov	r3, r0
 8019358:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801935a:	e018      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801935c:	2308      	movs	r3, #8
 801935e:	61bb      	str	r3, [r7, #24]
            break;
 8019360:	e015      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8019362:	2308      	movs	r3, #8
 8019364:	61bb      	str	r3, [r7, #24]
            break;
 8019366:	e012      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8019368:	687b      	ldr	r3, [r7, #4]
 801936a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801936e:	461a      	mov	r2, r3
 8019370:	4b11      	ldr	r3, [pc, #68]	@ (80193b8 <RegionUS915GetPhyParam+0x2b0>)
 8019372:	5c9b      	ldrb	r3, [r3, r2]
 8019374:	61bb      	str	r3, [r7, #24]
            break;
 8019376:	e00a      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8019378:	687b      	ldr	r3, [r7, #4]
 801937a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801937e:	490f      	ldr	r1, [pc, #60]	@ (80193bc <RegionUS915GetPhyParam+0x2b4>)
 8019380:	4618      	mov	r0, r3
 8019382:	f7fe fc0d 	bl	8017ba0 <RegionCommonGetBandwidth>
 8019386:	4603      	mov	r3, r0
 8019388:	61bb      	str	r3, [r7, #24]
            break;
 801938a:	e000      	b.n	801938e <RegionUS915GetPhyParam+0x286>
        }
        default:
        {
            break;
 801938c:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 801938e:	69bb      	ldr	r3, [r7, #24]
 8019390:	61fb      	str	r3, [r7, #28]
 8019392:	69fb      	ldr	r3, [r7, #28]
}
 8019394:	4618      	mov	r0, r3
 8019396:	3720      	adds	r7, #32
 8019398:	46bd      	mov	sp, r7
 801939a:	bd80      	pop	{r7, pc}
 801939c:	20001dd8 	.word	0x20001dd8
 80193a0:	0802009c 	.word	0x0802009c
 80193a4:	080200ac 	.word	0x080200ac
 80193a8:	fffffc18 	.word	0xfffffc18
 80193ac:	370870a0 	.word	0x370870a0
 80193b0:	4200999a 	.word	0x4200999a
 80193b4:	000927c0 	.word	0x000927c0
 80193b8:	08020038 	.word	0x08020038
 80193bc:	08020048 	.word	0x08020048

080193c0 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80193c0:	b590      	push	{r4, r7, lr}
 80193c2:	b085      	sub	sp, #20
 80193c4:	af02      	add	r7, sp, #8
 80193c6:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 80193c8:	4b11      	ldr	r3, [pc, #68]	@ (8019410 <RegionUS915SetBandTxDone+0x50>)
 80193ca:	681a      	ldr	r2, [r3, #0]
 80193cc:	4b11      	ldr	r3, [pc, #68]	@ (8019414 <RegionUS915SetBandTxDone+0x54>)
 80193ce:	6819      	ldr	r1, [r3, #0]
 80193d0:	687b      	ldr	r3, [r7, #4]
 80193d2:	781b      	ldrb	r3, [r3, #0]
 80193d4:	4618      	mov	r0, r3
 80193d6:	4603      	mov	r3, r0
 80193d8:	005b      	lsls	r3, r3, #1
 80193da:	4403      	add	r3, r0
 80193dc:	009b      	lsls	r3, r3, #2
 80193de:	440b      	add	r3, r1
 80193e0:	3309      	adds	r3, #9
 80193e2:	781b      	ldrb	r3, [r3, #0]
 80193e4:	4619      	mov	r1, r3
 80193e6:	460b      	mov	r3, r1
 80193e8:	005b      	lsls	r3, r3, #1
 80193ea:	440b      	add	r3, r1
 80193ec:	00db      	lsls	r3, r3, #3
 80193ee:	18d0      	adds	r0, r2, r3
 80193f0:	687b      	ldr	r3, [r7, #4]
 80193f2:	6899      	ldr	r1, [r3, #8]
 80193f4:	687b      	ldr	r3, [r7, #4]
 80193f6:	785c      	ldrb	r4, [r3, #1]
 80193f8:	687b      	ldr	r3, [r7, #4]
 80193fa:	691a      	ldr	r2, [r3, #16]
 80193fc:	9200      	str	r2, [sp, #0]
 80193fe:	68db      	ldr	r3, [r3, #12]
 8019400:	4622      	mov	r2, r4
 8019402:	f7fd ff77 	bl	80172f4 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 8019406:	bf00      	nop
 8019408:	370c      	adds	r7, #12
 801940a:	46bd      	mov	sp, r7
 801940c:	bd90      	pop	{r4, r7, pc}
 801940e:	bf00      	nop
 8019410:	20001ddc 	.word	0x20001ddc
 8019414:	20001dd8 	.word	0x20001dd8

08019418 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8019418:	b580      	push	{r7, lr}
 801941a:	b08a      	sub	sp, #40	@ 0x28
 801941c:	af00      	add	r7, sp, #0
 801941e:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8019420:	2301      	movs	r3, #1
 8019422:	81bb      	strh	r3, [r7, #12]
 8019424:	2300      	movs	r3, #0
 8019426:	73bb      	strb	r3, [r7, #14]
 8019428:	2300      	movs	r3, #0
 801942a:	613b      	str	r3, [r7, #16]
 801942c:	2300      	movs	r3, #0
 801942e:	617b      	str	r3, [r7, #20]
 8019430:	2300      	movs	r3, #0
 8019432:	61bb      	str	r3, [r7, #24]
 8019434:	2300      	movs	r3, #0
 8019436:	61fb      	str	r3, [r7, #28]
 8019438:	2300      	movs	r3, #0
 801943a:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 801943e:	687b      	ldr	r3, [r7, #4]
 8019440:	7b1b      	ldrb	r3, [r3, #12]
 8019442:	2b00      	cmp	r3, #0
 8019444:	d007      	beq.n	8019456 <RegionUS915InitDefaults+0x3e>
 8019446:	2b00      	cmp	r3, #0
 8019448:	f2c0 8104 	blt.w	8019654 <RegionUS915InitDefaults+0x23c>
 801944c:	3b01      	subs	r3, #1
 801944e:	2b01      	cmp	r3, #1
 8019450:	f200 8100 	bhi.w	8019654 <RegionUS915InitDefaults+0x23c>
 8019454:	e0ce      	b.n	80195f4 <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8019456:	687b      	ldr	r3, [r7, #4]
 8019458:	681b      	ldr	r3, [r3, #0]
 801945a:	2b00      	cmp	r3, #0
 801945c:	f000 80fc 	beq.w	8019658 <RegionUS915InitDefaults+0x240>
 8019460:	687b      	ldr	r3, [r7, #4]
 8019462:	685b      	ldr	r3, [r3, #4]
 8019464:	2b00      	cmp	r3, #0
 8019466:	f000 80f7 	beq.w	8019658 <RegionUS915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	681b      	ldr	r3, [r3, #0]
 801946e:	4a7c      	ldr	r2, [pc, #496]	@ (8019660 <RegionUS915InitDefaults+0x248>)
 8019470:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	685b      	ldr	r3, [r3, #4]
 8019476:	4a7b      	ldr	r2, [pc, #492]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 8019478:	6013      	str	r3, [r2, #0]
            RegionNvmGroup1->JoinTrialsCounter = 0;

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 801947a:	687b      	ldr	r3, [r7, #4]
 801947c:	689b      	ldr	r3, [r3, #8]
 801947e:	4a7a      	ldr	r2, [pc, #488]	@ (8019668 <RegionUS915InitDefaults+0x250>)
 8019480:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8019482:	4b77      	ldr	r3, [pc, #476]	@ (8019660 <RegionUS915InitDefaults+0x248>)
 8019484:	681b      	ldr	r3, [r3, #0]
 8019486:	2200      	movs	r2, #0
 8019488:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 801948a:	4b75      	ldr	r3, [pc, #468]	@ (8019660 <RegionUS915InitDefaults+0x248>)
 801948c:	681b      	ldr	r3, [r3, #0]
 801948e:	2200      	movs	r2, #0
 8019490:	735a      	strb	r2, [r3, #13]

            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8019492:	4b75      	ldr	r3, [pc, #468]	@ (8019668 <RegionUS915InitDefaults+0x250>)
 8019494:	681b      	ldr	r3, [r3, #0]
 8019496:	f107 010c 	add.w	r1, r7, #12
 801949a:	2218      	movs	r2, #24
 801949c:	4618      	mov	r0, r3
 801949e:	f000 ffca 	bl	801a436 <memcpy1>
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80194a2:	2300      	movs	r3, #0
 80194a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80194a8:	e02e      	b.n	8019508 <RegionUS915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 80194aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80194ae:	4a6f      	ldr	r2, [pc, #444]	@ (801966c <RegionUS915InitDefaults+0x254>)
 80194b0:	fb03 f202 	mul.w	r2, r3, r2
 80194b4:	4b6e      	ldr	r3, [pc, #440]	@ (8019670 <RegionUS915InitDefaults+0x258>)
 80194b6:	4413      	add	r3, r2
 80194b8:	4a6a      	ldr	r2, [pc, #424]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80194ba:	6811      	ldr	r1, [r2, #0]
 80194bc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80194c0:	4618      	mov	r0, r3
 80194c2:	4613      	mov	r3, r2
 80194c4:	005b      	lsls	r3, r3, #1
 80194c6:	4413      	add	r3, r2
 80194c8:	009b      	lsls	r3, r3, #2
 80194ca:	440b      	add	r3, r1
 80194cc:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 80194ce:	4b65      	ldr	r3, [pc, #404]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80194d0:	6819      	ldr	r1, [r3, #0]
 80194d2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80194d6:	4613      	mov	r3, r2
 80194d8:	005b      	lsls	r3, r3, #1
 80194da:	4413      	add	r3, r2
 80194dc:	009b      	lsls	r3, r3, #2
 80194de:	440b      	add	r3, r1
 80194e0:	3308      	adds	r3, #8
 80194e2:	2230      	movs	r2, #48	@ 0x30
 80194e4:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 80194e6:	4b5f      	ldr	r3, [pc, #380]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80194e8:	6819      	ldr	r1, [r3, #0]
 80194ea:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80194ee:	4613      	mov	r3, r2
 80194f0:	005b      	lsls	r3, r3, #1
 80194f2:	4413      	add	r3, r2
 80194f4:	009b      	lsls	r3, r3, #2
 80194f6:	440b      	add	r3, r1
 80194f8:	3309      	adds	r3, #9
 80194fa:	2200      	movs	r2, #0
 80194fc:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80194fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019502:	3301      	adds	r3, #1
 8019504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801950c:	2b3f      	cmp	r3, #63	@ 0x3f
 801950e:	d9cc      	bls.n	80194aa <RegionUS915InitDefaults+0x92>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8019510:	2340      	movs	r3, #64	@ 0x40
 8019512:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019516:	e02f      	b.n	8019578 <RegionUS915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8019518:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801951c:	3b40      	subs	r3, #64	@ 0x40
 801951e:	4a55      	ldr	r2, [pc, #340]	@ (8019674 <RegionUS915InitDefaults+0x25c>)
 8019520:	fb03 f202 	mul.w	r2, r3, r2
 8019524:	4b54      	ldr	r3, [pc, #336]	@ (8019678 <RegionUS915InitDefaults+0x260>)
 8019526:	4413      	add	r3, r2
 8019528:	4a4e      	ldr	r2, [pc, #312]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 801952a:	6811      	ldr	r1, [r2, #0]
 801952c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019530:	4618      	mov	r0, r3
 8019532:	4613      	mov	r3, r2
 8019534:	005b      	lsls	r3, r3, #1
 8019536:	4413      	add	r3, r2
 8019538:	009b      	lsls	r3, r3, #2
 801953a:	440b      	add	r3, r1
 801953c:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801953e:	4b49      	ldr	r3, [pc, #292]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 8019540:	6819      	ldr	r1, [r3, #0]
 8019542:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019546:	4613      	mov	r3, r2
 8019548:	005b      	lsls	r3, r3, #1
 801954a:	4413      	add	r3, r2
 801954c:	009b      	lsls	r3, r3, #2
 801954e:	440b      	add	r3, r1
 8019550:	3308      	adds	r3, #8
 8019552:	2244      	movs	r2, #68	@ 0x44
 8019554:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8019556:	4b43      	ldr	r3, [pc, #268]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 8019558:	6819      	ldr	r1, [r3, #0]
 801955a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801955e:	4613      	mov	r3, r2
 8019560:	005b      	lsls	r3, r3, #1
 8019562:	4413      	add	r3, r2
 8019564:	009b      	lsls	r3, r3, #2
 8019566:	440b      	add	r3, r1
 8019568:	3309      	adds	r3, #9
 801956a:	2200      	movs	r2, #0
 801956c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801956e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019572:	3301      	adds	r3, #1
 8019574:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019578:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801957c:	2b47      	cmp	r3, #71	@ 0x47
 801957e:	d9cb      	bls.n	8019518 <RegionUS915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8019580:	4b38      	ldr	r3, [pc, #224]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 8019582:	681b      	ldr	r3, [r3, #0]
 8019584:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019588:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 801958c:	4b35      	ldr	r3, [pc, #212]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 801958e:	681b      	ldr	r3, [r3, #0]
 8019590:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019594:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8019598:	4b32      	ldr	r3, [pc, #200]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 801959a:	681b      	ldr	r3, [r3, #0]
 801959c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80195a0:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 80195a4:	4b2f      	ldr	r3, [pc, #188]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195a6:	681b      	ldr	r3, [r3, #0]
 80195a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80195ac:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 80195b0:	4b2c      	ldr	r3, [pc, #176]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195b2:	681b      	ldr	r3, [r3, #0]
 80195b4:	22ff      	movs	r2, #255	@ 0xff
 80195b6:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 80195ba:	4b2a      	ldr	r3, [pc, #168]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195bc:	681b      	ldr	r3, [r3, #0]
 80195be:	2200      	movs	r2, #0
 80195c0:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80195c4:	4b27      	ldr	r3, [pc, #156]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195c6:	681b      	ldr	r3, [r3, #0]
 80195c8:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80195cc:	4b25      	ldr	r3, [pc, #148]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195ce:	681b      	ldr	r3, [r3, #0]
 80195d0:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80195d4:	2206      	movs	r2, #6
 80195d6:	4619      	mov	r1, r3
 80195d8:	f7fd fe66 	bl	80172a8 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 80195dc:	4b20      	ldr	r3, [pc, #128]	@ (8019660 <RegionUS915InitDefaults+0x248>)
 80195de:	681b      	ldr	r3, [r3, #0]
 80195e0:	4618      	mov	r0, r3
 80195e2:	4b20      	ldr	r3, [pc, #128]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195e4:	681b      	ldr	r3, [r3, #0]
 80195e6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80195ea:	2206      	movs	r2, #6
 80195ec:	4619      	mov	r1, r3
 80195ee:	f7fd fe5b 	bl	80172a8 <RegionCommonChanMaskCopy>
            break;
 80195f2:	e032      	b.n	801965a <RegionUS915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80195f4:	4b1b      	ldr	r3, [pc, #108]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195f6:	681b      	ldr	r3, [r3, #0]
 80195f8:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80195fc:	4b19      	ldr	r3, [pc, #100]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 80195fe:	681b      	ldr	r3, [r3, #0]
 8019600:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8019604:	2206      	movs	r2, #6
 8019606:	4619      	mov	r1, r3
 8019608:	f7fd fe4e 	bl	80172a8 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            for( uint8_t i = 0; i < 6; i++ )
 801960c:	2300      	movs	r3, #0
 801960e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8019612:	e01a      	b.n	801964a <RegionUS915InitDefaults+0x232>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8019614:	4b12      	ldr	r3, [pc, #72]	@ (8019660 <RegionUS915InitDefaults+0x248>)
 8019616:	681b      	ldr	r3, [r3, #0]
 8019618:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801961c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8019620:	4b10      	ldr	r3, [pc, #64]	@ (8019664 <RegionUS915InitDefaults+0x24c>)
 8019622:	681b      	ldr	r3, [r3, #0]
 8019624:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8019628:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801962c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8019630:	4b0b      	ldr	r3, [pc, #44]	@ (8019660 <RegionUS915InitDefaults+0x248>)
 8019632:	681b      	ldr	r3, [r3, #0]
 8019634:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8019638:	4001      	ands	r1, r0
 801963a:	b289      	uxth	r1, r1
 801963c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8019640:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8019644:	3301      	adds	r3, #1
 8019646:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801964a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801964e:	2b05      	cmp	r3, #5
 8019650:	d9e0      	bls.n	8019614 <RegionUS915InitDefaults+0x1fc>
            }
            break;
 8019652:	e002      	b.n	801965a <RegionUS915InitDefaults+0x242>
        }
        default:
        {
            break;
 8019654:	bf00      	nop
 8019656:	e000      	b.n	801965a <RegionUS915InitDefaults+0x242>
                return;
 8019658:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 801965a:	3728      	adds	r7, #40	@ 0x28
 801965c:	46bd      	mov	sp, r7
 801965e:	bd80      	pop	{r7, pc}
 8019660:	20001dd4 	.word	0x20001dd4
 8019664:	20001dd8 	.word	0x20001dd8
 8019668:	20001ddc 	.word	0x20001ddc
 801966c:	00030d40 	.word	0x00030d40
 8019670:	35c80160 	.word	0x35c80160
 8019674:	00186a00 	.word	0x00186a00
 8019678:	35d2afc0 	.word	0x35d2afc0

0801967c <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801967c:	b580      	push	{r7, lr}
 801967e:	b082      	sub	sp, #8
 8019680:	af00      	add	r7, sp, #0
 8019682:	6078      	str	r0, [r7, #4]
 8019684:	460b      	mov	r3, r1
 8019686:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 8019688:	78fb      	ldrb	r3, [r7, #3]
 801968a:	2b0f      	cmp	r3, #15
 801968c:	d867      	bhi.n	801975e <RegionUS915Verify+0xe2>
 801968e:	a201      	add	r2, pc, #4	@ (adr r2, 8019694 <RegionUS915Verify+0x18>)
 8019690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019694:	080196d5 	.word	0x080196d5
 8019698:	0801975f 	.word	0x0801975f
 801969c:	0801975f 	.word	0x0801975f
 80196a0:	0801975f 	.word	0x0801975f
 80196a4:	0801975f 	.word	0x0801975f
 80196a8:	080196e3 	.word	0x080196e3
 80196ac:	08019701 	.word	0x08019701
 80196b0:	0801971f 	.word	0x0801971f
 80196b4:	0801975f 	.word	0x0801975f
 80196b8:	0801973d 	.word	0x0801973d
 80196bc:	0801973d 	.word	0x0801973d
 80196c0:	0801975f 	.word	0x0801975f
 80196c4:	0801975f 	.word	0x0801975f
 80196c8:	0801975f 	.word	0x0801975f
 80196cc:	0801975f 	.word	0x0801975f
 80196d0:	0801975b 	.word	0x0801975b
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 80196d4:	687b      	ldr	r3, [r7, #4]
 80196d6:	681b      	ldr	r3, [r3, #0]
 80196d8:	4618      	mov	r0, r3
 80196da:	f7ff fca1 	bl	8019020 <VerifyRfFreq>
 80196de:	4603      	mov	r3, r0
 80196e0:	e03e      	b.n	8019760 <RegionUS915Verify+0xe4>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	f993 3000 	ldrsb.w	r3, [r3]
 80196e8:	2204      	movs	r2, #4
 80196ea:	2100      	movs	r1, #0
 80196ec:	4618      	mov	r0, r3
 80196ee:	f7fd fd5e 	bl	80171ae <RegionCommonValueInRange>
 80196f2:	4603      	mov	r3, r0
 80196f4:	2b00      	cmp	r3, #0
 80196f6:	bf14      	ite	ne
 80196f8:	2301      	movne	r3, #1
 80196fa:	2300      	moveq	r3, #0
 80196fc:	b2db      	uxtb	r3, r3
 80196fe:	e02f      	b.n	8019760 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8019700:	687b      	ldr	r3, [r7, #4]
 8019702:	f993 3000 	ldrsb.w	r3, [r3]
 8019706:	2205      	movs	r2, #5
 8019708:	2100      	movs	r1, #0
 801970a:	4618      	mov	r0, r3
 801970c:	f7fd fd4f 	bl	80171ae <RegionCommonValueInRange>
 8019710:	4603      	mov	r3, r0
 8019712:	2b00      	cmp	r3, #0
 8019714:	bf14      	ite	ne
 8019716:	2301      	movne	r3, #1
 8019718:	2300      	moveq	r3, #0
 801971a:	b2db      	uxtb	r3, r3
 801971c:	e020      	b.n	8019760 <RegionUS915Verify+0xe4>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801971e:	687b      	ldr	r3, [r7, #4]
 8019720:	f993 3000 	ldrsb.w	r3, [r3]
 8019724:	220d      	movs	r2, #13
 8019726:	2108      	movs	r1, #8
 8019728:	4618      	mov	r0, r3
 801972a:	f7fd fd40 	bl	80171ae <RegionCommonValueInRange>
 801972e:	4603      	mov	r3, r0
 8019730:	2b00      	cmp	r3, #0
 8019732:	bf14      	ite	ne
 8019734:	2301      	movne	r3, #1
 8019736:	2300      	moveq	r3, #0
 8019738:	b2db      	uxtb	r3, r3
 801973a:	e011      	b.n	8019760 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801973c:	687b      	ldr	r3, [r7, #4]
 801973e:	f993 3000 	ldrsb.w	r3, [r3]
 8019742:	220e      	movs	r2, #14
 8019744:	2100      	movs	r1, #0
 8019746:	4618      	mov	r0, r3
 8019748:	f7fd fd31 	bl	80171ae <RegionCommonValueInRange>
 801974c:	4603      	mov	r3, r0
 801974e:	2b00      	cmp	r3, #0
 8019750:	bf14      	ite	ne
 8019752:	2301      	movne	r3, #1
 8019754:	2300      	moveq	r3, #0
 8019756:	b2db      	uxtb	r3, r3
 8019758:	e002      	b.n	8019760 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801975a:	2300      	movs	r3, #0
 801975c:	e000      	b.n	8019760 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801975e:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 8019760:	4618      	mov	r0, r3
 8019762:	3708      	adds	r7, #8
 8019764:	46bd      	mov	sp, r7
 8019766:	bd80      	pop	{r7, pc}

08019768 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8019768:	b480      	push	{r7}
 801976a:	b085      	sub	sp, #20
 801976c:	af00      	add	r7, sp, #0
 801976e:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8019770:	687b      	ldr	r3, [r7, #4]
 8019772:	7a1b      	ldrb	r3, [r3, #8]
 8019774:	2b10      	cmp	r3, #16
 8019776:	d15e      	bne.n	8019836 <RegionUS915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8019778:	687b      	ldr	r3, [r7, #4]
 801977a:	685b      	ldr	r3, [r3, #4]
 801977c:	330f      	adds	r3, #15
 801977e:	781b      	ldrb	r3, [r3, #0]
 8019780:	2b01      	cmp	r3, #1
 8019782:	d15a      	bne.n	801983a <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8019784:	2300      	movs	r3, #0
 8019786:	73fb      	strb	r3, [r7, #15]
 8019788:	2300      	movs	r3, #0
 801978a:	73bb      	strb	r3, [r7, #14]
 801978c:	e04f      	b.n	801982e <RegionUS915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	685a      	ldr	r2, [r3, #4]
 8019792:	7bbb      	ldrb	r3, [r7, #14]
 8019794:	4413      	add	r3, r2
 8019796:	7819      	ldrb	r1, [r3, #0]
 8019798:	4b2a      	ldr	r3, [pc, #168]	@ (8019844 <RegionUS915ApplyCFList+0xdc>)
 801979a:	681b      	ldr	r3, [r3, #0]
 801979c:	7bfa      	ldrb	r2, [r7, #15]
 801979e:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80197a2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80197a6:	4b27      	ldr	r3, [pc, #156]	@ (8019844 <RegionUS915ApplyCFList+0xdc>)
 80197a8:	681b      	ldr	r3, [r3, #0]
 80197aa:	7bfa      	ldrb	r2, [r7, #15]
 80197ac:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80197b0:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80197b4:	687b      	ldr	r3, [r7, #4]
 80197b6:	685a      	ldr	r2, [r3, #4]
 80197b8:	7bbb      	ldrb	r3, [r7, #14]
 80197ba:	3301      	adds	r3, #1
 80197bc:	4413      	add	r3, r2
 80197be:	781b      	ldrb	r3, [r3, #0]
 80197c0:	021b      	lsls	r3, r3, #8
 80197c2:	b299      	uxth	r1, r3
 80197c4:	4b1f      	ldr	r3, [pc, #124]	@ (8019844 <RegionUS915ApplyCFList+0xdc>)
 80197c6:	681b      	ldr	r3, [r3, #0]
 80197c8:	7bfa      	ldrb	r2, [r7, #15]
 80197ca:	4301      	orrs	r1, r0
 80197cc:	b289      	uxth	r1, r1
 80197ce:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80197d2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 80197d6:	7bfb      	ldrb	r3, [r7, #15]
 80197d8:	2b04      	cmp	r3, #4
 80197da:	d10f      	bne.n	80197fc <RegionUS915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 80197dc:	4b19      	ldr	r3, [pc, #100]	@ (8019844 <RegionUS915ApplyCFList+0xdc>)
 80197de:	681b      	ldr	r3, [r3, #0]
 80197e0:	7bfa      	ldrb	r2, [r7, #15]
 80197e2:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80197e6:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80197ea:	4b16      	ldr	r3, [pc, #88]	@ (8019844 <RegionUS915ApplyCFList+0xdc>)
 80197ec:	681b      	ldr	r3, [r3, #0]
 80197ee:	7bfa      	ldrb	r2, [r7, #15]
 80197f0:	b2c9      	uxtb	r1, r1
 80197f2:	b289      	uxth	r1, r1
 80197f4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80197f8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 80197fc:	4b12      	ldr	r3, [pc, #72]	@ (8019848 <RegionUS915ApplyCFList+0xe0>)
 80197fe:	681b      	ldr	r3, [r3, #0]
 8019800:	7bfa      	ldrb	r2, [r7, #15]
 8019802:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8019806:	4b0f      	ldr	r3, [pc, #60]	@ (8019844 <RegionUS915ApplyCFList+0xdc>)
 8019808:	681b      	ldr	r3, [r3, #0]
 801980a:	7bfa      	ldrb	r2, [r7, #15]
 801980c:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8019810:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8019814:	4b0c      	ldr	r3, [pc, #48]	@ (8019848 <RegionUS915ApplyCFList+0xe0>)
 8019816:	681b      	ldr	r3, [r3, #0]
 8019818:	7bfa      	ldrb	r2, [r7, #15]
 801981a:	4001      	ands	r1, r0
 801981c:	b289      	uxth	r1, r1
 801981e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8019822:	7bfb      	ldrb	r3, [r7, #15]
 8019824:	3301      	adds	r3, #1
 8019826:	73fb      	strb	r3, [r7, #15]
 8019828:	7bbb      	ldrb	r3, [r7, #14]
 801982a:	3302      	adds	r3, #2
 801982c:	73bb      	strb	r3, [r7, #14]
 801982e:	7bfb      	ldrb	r3, [r7, #15]
 8019830:	2b04      	cmp	r3, #4
 8019832:	d9ac      	bls.n	801978e <RegionUS915ApplyCFList+0x26>
 8019834:	e002      	b.n	801983c <RegionUS915ApplyCFList+0xd4>
        return;
 8019836:	bf00      	nop
 8019838:	e000      	b.n	801983c <RegionUS915ApplyCFList+0xd4>
        return;
 801983a:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 801983c:	3714      	adds	r7, #20
 801983e:	46bd      	mov	sp, r7
 8019840:	bc80      	pop	{r7}
 8019842:	4770      	bx	lr
 8019844:	20001dd8 	.word	0x20001dd8
 8019848:	20001dd4 	.word	0x20001dd4

0801984c <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801984c:	b580      	push	{r7, lr}
 801984e:	b084      	sub	sp, #16
 8019850:	af00      	add	r7, sp, #0
 8019852:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 8019854:	687b      	ldr	r3, [r7, #4]
 8019856:	681b      	ldr	r3, [r3, #0]
 8019858:	2204      	movs	r2, #4
 801985a:	2100      	movs	r1, #0
 801985c:	4618      	mov	r0, r3
 801985e:	f7fd fcf7 	bl	8017250 <RegionCommonCountChannels>
 8019862:	4603      	mov	r3, r0
 8019864:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8019866:	7bbb      	ldrb	r3, [r7, #14]
 8019868:	2b01      	cmp	r3, #1
 801986a:	d804      	bhi.n	8019876 <RegionUS915ChanMaskSet+0x2a>
 801986c:	7bbb      	ldrb	r3, [r7, #14]
 801986e:	2b00      	cmp	r3, #0
 8019870:	d001      	beq.n	8019876 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 8019872:	2300      	movs	r3, #0
 8019874:	e04a      	b.n	801990c <RegionUS915ChanMaskSet+0xc0>
    }

    switch( chanMaskSet->ChannelsMaskType )
 8019876:	687b      	ldr	r3, [r7, #4]
 8019878:	791b      	ldrb	r3, [r3, #4]
 801987a:	2b00      	cmp	r3, #0
 801987c:	d002      	beq.n	8019884 <RegionUS915ChanMaskSet+0x38>
 801987e:	2b01      	cmp	r3, #1
 8019880:	d036      	beq.n	80198f0 <RegionUS915ChanMaskSet+0xa4>
 8019882:	e040      	b.n	8019906 <RegionUS915ChanMaskSet+0xba>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8019884:	4b23      	ldr	r3, [pc, #140]	@ (8019914 <RegionUS915ChanMaskSet+0xc8>)
 8019886:	681b      	ldr	r3, [r3, #0]
 8019888:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801988c:	687b      	ldr	r3, [r7, #4]
 801988e:	681b      	ldr	r3, [r3, #0]
 8019890:	2206      	movs	r2, #6
 8019892:	4619      	mov	r1, r3
 8019894:	f7fd fd08 	bl	80172a8 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8019898:	4b1e      	ldr	r3, [pc, #120]	@ (8019914 <RegionUS915ChanMaskSet+0xc8>)
 801989a:	681b      	ldr	r3, [r3, #0]
 801989c:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 80198a0:	4b1c      	ldr	r3, [pc, #112]	@ (8019914 <RegionUS915ChanMaskSet+0xc8>)
 80198a2:	681b      	ldr	r3, [r3, #0]
 80198a4:	b2d2      	uxtb	r2, r2
 80198a6:	b292      	uxth	r2, r2
 80198a8:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 80198ac:	4b19      	ldr	r3, [pc, #100]	@ (8019914 <RegionUS915ChanMaskSet+0xc8>)
 80198ae:	681b      	ldr	r3, [r3, #0]
 80198b0:	2200      	movs	r2, #0
 80198b2:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80198b6:	2300      	movs	r3, #0
 80198b8:	73fb      	strb	r3, [r7, #15]
 80198ba:	e015      	b.n	80198e8 <RegionUS915ChanMaskSet+0x9c>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 80198bc:	4b16      	ldr	r3, [pc, #88]	@ (8019918 <RegionUS915ChanMaskSet+0xcc>)
 80198be:	681b      	ldr	r3, [r3, #0]
 80198c0:	7bfa      	ldrb	r2, [r7, #15]
 80198c2:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80198c6:	4b13      	ldr	r3, [pc, #76]	@ (8019914 <RegionUS915ChanMaskSet+0xc8>)
 80198c8:	681b      	ldr	r3, [r3, #0]
 80198ca:	7bfa      	ldrb	r2, [r7, #15]
 80198cc:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80198d0:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80198d4:	4b10      	ldr	r3, [pc, #64]	@ (8019918 <RegionUS915ChanMaskSet+0xcc>)
 80198d6:	681b      	ldr	r3, [r3, #0]
 80198d8:	7bfa      	ldrb	r2, [r7, #15]
 80198da:	4001      	ands	r1, r0
 80198dc:	b289      	uxth	r1, r1
 80198de:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80198e2:	7bfb      	ldrb	r3, [r7, #15]
 80198e4:	3301      	adds	r3, #1
 80198e6:	73fb      	strb	r3, [r7, #15]
 80198e8:	7bfb      	ldrb	r3, [r7, #15]
 80198ea:	2b05      	cmp	r3, #5
 80198ec:	d9e6      	bls.n	80198bc <RegionUS915ChanMaskSet+0x70>
            }
            break;
 80198ee:	e00c      	b.n	801990a <RegionUS915ChanMaskSet+0xbe>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80198f0:	4b08      	ldr	r3, [pc, #32]	@ (8019914 <RegionUS915ChanMaskSet+0xc8>)
 80198f2:	681b      	ldr	r3, [r3, #0]
 80198f4:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80198f8:	687b      	ldr	r3, [r7, #4]
 80198fa:	681b      	ldr	r3, [r3, #0]
 80198fc:	2206      	movs	r2, #6
 80198fe:	4619      	mov	r1, r3
 8019900:	f7fd fcd2 	bl	80172a8 <RegionCommonChanMaskCopy>
            break;
 8019904:	e001      	b.n	801990a <RegionUS915ChanMaskSet+0xbe>
        }
        default:
            return false;
 8019906:	2300      	movs	r3, #0
 8019908:	e000      	b.n	801990c <RegionUS915ChanMaskSet+0xc0>
    }
    return true;
 801990a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801990c:	4618      	mov	r0, r3
 801990e:	3710      	adds	r7, #16
 8019910:	46bd      	mov	sp, r7
 8019912:	bd80      	pop	{r7, pc}
 8019914:	20001dd8 	.word	0x20001dd8
 8019918:	20001dd4 	.word	0x20001dd4

0801991c <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801991c:	b580      	push	{r7, lr}
 801991e:	b088      	sub	sp, #32
 8019920:	af02      	add	r7, sp, #8
 8019922:	60ba      	str	r2, [r7, #8]
 8019924:	607b      	str	r3, [r7, #4]
 8019926:	4603      	mov	r3, r0
 8019928:	73fb      	strb	r3, [r7, #15]
 801992a:	460b      	mov	r3, r1
 801992c:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801992e:	2300      	movs	r3, #0
 8019930:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8019932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019936:	2b0d      	cmp	r3, #13
 8019938:	bfa8      	it	ge
 801993a:	230d      	movge	r3, #13
 801993c:	b25a      	sxtb	r2, r3
 801993e:	687b      	ldr	r3, [r7, #4]
 8019940:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 8019942:	687b      	ldr	r3, [r7, #4]
 8019944:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019948:	4916      	ldr	r1, [pc, #88]	@ (80199a4 <RegionUS915ComputeRxWindowParameters+0x88>)
 801994a:	4618      	mov	r0, r3
 801994c:	f7fe f928 	bl	8017ba0 <RegionCommonGetBandwidth>
 8019950:	4603      	mov	r3, r0
 8019952:	b2da      	uxtb	r2, r3
 8019954:	687b      	ldr	r3, [r7, #4]
 8019956:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8019958:	687b      	ldr	r3, [r7, #4]
 801995a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801995e:	461a      	mov	r2, r3
 8019960:	4b11      	ldr	r3, [pc, #68]	@ (80199a8 <RegionUS915ComputeRxWindowParameters+0x8c>)
 8019962:	5c9a      	ldrb	r2, [r3, r2]
 8019964:	687b      	ldr	r3, [r7, #4]
 8019966:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801996a:	4619      	mov	r1, r3
 801996c:	4b0d      	ldr	r3, [pc, #52]	@ (80199a4 <RegionUS915ComputeRxWindowParameters+0x88>)
 801996e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8019972:	4619      	mov	r1, r3
 8019974:	4610      	mov	r0, r2
 8019976:	f7fd fe91 	bl	801769c <RegionCommonComputeSymbolTimeLoRa>
 801997a:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801997c:	4b0b      	ldr	r3, [pc, #44]	@ (80199ac <RegionUS915ComputeRxWindowParameters+0x90>)
 801997e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019980:	4798      	blx	r3
 8019982:	687b      	ldr	r3, [r7, #4]
 8019984:	3308      	adds	r3, #8
 8019986:	687a      	ldr	r2, [r7, #4]
 8019988:	320c      	adds	r2, #12
 801998a:	7bb9      	ldrb	r1, [r7, #14]
 801998c:	9201      	str	r2, [sp, #4]
 801998e:	9300      	str	r3, [sp, #0]
 8019990:	4603      	mov	r3, r0
 8019992:	68ba      	ldr	r2, [r7, #8]
 8019994:	6978      	ldr	r0, [r7, #20]
 8019996:	f7fd fea7 	bl	80176e8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801999a:	bf00      	nop
 801999c:	3718      	adds	r7, #24
 801999e:	46bd      	mov	sp, r7
 80199a0:	bd80      	pop	{r7, pc}
 80199a2:	bf00      	nop
 80199a4:	08020048 	.word	0x08020048
 80199a8:	08020038 	.word	0x08020038
 80199ac:	080200bc 	.word	0x080200bc

080199b0 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80199b0:	b590      	push	{r4, r7, lr}
 80199b2:	b091      	sub	sp, #68	@ 0x44
 80199b4:	af0a      	add	r7, sp, #40	@ 0x28
 80199b6:	6078      	str	r0, [r7, #4]
 80199b8:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 80199ba:	687b      	ldr	r3, [r7, #4]
 80199bc:	785b      	ldrb	r3, [r3, #1]
 80199be:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80199c0:	2300      	movs	r3, #0
 80199c2:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 80199c4:	2300      	movs	r3, #0
 80199c6:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80199c8:	687b      	ldr	r3, [r7, #4]
 80199ca:	685b      	ldr	r3, [r3, #4]
 80199cc:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80199ce:	4b34      	ldr	r3, [pc, #208]	@ (8019aa0 <RegionUS915RxConfig+0xf0>)
 80199d0:	685b      	ldr	r3, [r3, #4]
 80199d2:	4798      	blx	r3
 80199d4:	4603      	mov	r3, r0
 80199d6:	2b00      	cmp	r3, #0
 80199d8:	d001      	beq.n	80199de <RegionUS915RxConfig+0x2e>
    {
        return false;
 80199da:	2300      	movs	r3, #0
 80199dc:	e05c      	b.n	8019a98 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80199de:	687b      	ldr	r3, [r7, #4]
 80199e0:	7cdb      	ldrb	r3, [r3, #19]
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	d109      	bne.n	80199fa <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 80199e6:	687b      	ldr	r3, [r7, #4]
 80199e8:	781b      	ldrb	r3, [r3, #0]
 80199ea:	f003 0307 	and.w	r3, r3, #7
 80199ee:	4a2d      	ldr	r2, [pc, #180]	@ (8019aa4 <RegionUS915RxConfig+0xf4>)
 80199f0:	fb03 f202 	mul.w	r2, r3, r2
 80199f4:	4b2c      	ldr	r3, [pc, #176]	@ (8019aa8 <RegionUS915RxConfig+0xf8>)
 80199f6:	4413      	add	r3, r2
 80199f8:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 80199fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80199fe:	4a2b      	ldr	r2, [pc, #172]	@ (8019aac <RegionUS915RxConfig+0xfc>)
 8019a00:	5cd3      	ldrb	r3, [r2, r3]
 8019a02:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8019a04:	4b26      	ldr	r3, [pc, #152]	@ (8019aa0 <RegionUS915RxConfig+0xf0>)
 8019a06:	68db      	ldr	r3, [r3, #12]
 8019a08:	6938      	ldr	r0, [r7, #16]
 8019a0a:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8019a0c:	4b24      	ldr	r3, [pc, #144]	@ (8019aa0 <RegionUS915RxConfig+0xf0>)
 8019a0e:	699c      	ldr	r4, [r3, #24]
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	789b      	ldrb	r3, [r3, #2]
 8019a14:	4618      	mov	r0, r3
 8019a16:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8019a1a:	687b      	ldr	r3, [r7, #4]
 8019a1c:	689b      	ldr	r3, [r3, #8]
 8019a1e:	b29b      	uxth	r3, r3
 8019a20:	687a      	ldr	r2, [r7, #4]
 8019a22:	7c92      	ldrb	r2, [r2, #18]
 8019a24:	9209      	str	r2, [sp, #36]	@ 0x24
 8019a26:	2201      	movs	r2, #1
 8019a28:	9208      	str	r2, [sp, #32]
 8019a2a:	2200      	movs	r2, #0
 8019a2c:	9207      	str	r2, [sp, #28]
 8019a2e:	2200      	movs	r2, #0
 8019a30:	9206      	str	r2, [sp, #24]
 8019a32:	2200      	movs	r2, #0
 8019a34:	9205      	str	r2, [sp, #20]
 8019a36:	2200      	movs	r2, #0
 8019a38:	9204      	str	r2, [sp, #16]
 8019a3a:	2200      	movs	r2, #0
 8019a3c:	9203      	str	r2, [sp, #12]
 8019a3e:	9302      	str	r3, [sp, #8]
 8019a40:	2308      	movs	r3, #8
 8019a42:	9301      	str	r3, [sp, #4]
 8019a44:	2300      	movs	r3, #0
 8019a46:	9300      	str	r3, [sp, #0]
 8019a48:	2301      	movs	r3, #1
 8019a4a:	460a      	mov	r2, r1
 8019a4c:	4601      	mov	r1, r0
 8019a4e:	2001      	movs	r0, #1
 8019a50:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8019a52:	687b      	ldr	r3, [r7, #4]
 8019a54:	7c5b      	ldrb	r3, [r3, #17]
 8019a56:	2b00      	cmp	r3, #0
 8019a58:	d005      	beq.n	8019a66 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 8019a5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019a5e:	4a14      	ldr	r2, [pc, #80]	@ (8019ab0 <RegionUS915RxConfig+0x100>)
 8019a60:	5cd3      	ldrb	r3, [r2, r3]
 8019a62:	75fb      	strb	r3, [r7, #23]
 8019a64:	e004      	b.n	8019a70 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 8019a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019a6a:	4a12      	ldr	r2, [pc, #72]	@ (8019ab4 <RegionUS915RxConfig+0x104>)
 8019a6c:	5cd3      	ldrb	r3, [r2, r3]
 8019a6e:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8019a70:	4b0b      	ldr	r3, [pc, #44]	@ (8019aa0 <RegionUS915RxConfig+0xf0>)
 8019a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019a74:	7dfa      	ldrb	r2, [r7, #23]
 8019a76:	320d      	adds	r2, #13
 8019a78:	b2d2      	uxtb	r2, r2
 8019a7a:	4611      	mov	r1, r2
 8019a7c:	2001      	movs	r0, #1
 8019a7e:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	7cdb      	ldrb	r3, [r3, #19]
 8019a84:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8019a88:	6939      	ldr	r1, [r7, #16]
 8019a8a:	4618      	mov	r0, r3
 8019a8c:	f7fe f8a6 	bl	8017bdc <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8019a90:	683b      	ldr	r3, [r7, #0]
 8019a92:	7bfa      	ldrb	r2, [r7, #15]
 8019a94:	701a      	strb	r2, [r3, #0]
    return true;
 8019a96:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8019a98:	4618      	mov	r0, r3
 8019a9a:	371c      	adds	r7, #28
 8019a9c:	46bd      	mov	sp, r7
 8019a9e:	bd90      	pop	{r4, r7, pc}
 8019aa0:	080200bc 	.word	0x080200bc
 8019aa4:	000927c0 	.word	0x000927c0
 8019aa8:	370870a0 	.word	0x370870a0
 8019aac:	08020038 	.word	0x08020038
 8019ab0:	080200ac 	.word	0x080200ac
 8019ab4:	0802009c 	.word	0x0802009c

08019ab8 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8019ab8:	b590      	push	{r4, r7, lr}
 8019aba:	b093      	sub	sp, #76	@ 0x4c
 8019abc:	af0a      	add	r7, sp, #40	@ 0x28
 8019abe:	60f8      	str	r0, [r7, #12]
 8019ac0:	60b9      	str	r1, [r7, #8]
 8019ac2:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8019ac4:	68fb      	ldr	r3, [r7, #12]
 8019ac6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019aca:	461a      	mov	r2, r3
 8019acc:	4b49      	ldr	r3, [pc, #292]	@ (8019bf4 <RegionUS915TxConfig+0x13c>)
 8019ace:	5c9b      	ldrb	r3, [r3, r2]
 8019ad0:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 8019ad2:	68fb      	ldr	r3, [r7, #12]
 8019ad4:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8019ad8:	4b47      	ldr	r3, [pc, #284]	@ (8019bf8 <RegionUS915TxConfig+0x140>)
 8019ada:	681a      	ldr	r2, [r3, #0]
 8019adc:	4b47      	ldr	r3, [pc, #284]	@ (8019bfc <RegionUS915TxConfig+0x144>)
 8019ade:	6819      	ldr	r1, [r3, #0]
 8019ae0:	68fb      	ldr	r3, [r7, #12]
 8019ae2:	781b      	ldrb	r3, [r3, #0]
 8019ae4:	461c      	mov	r4, r3
 8019ae6:	4623      	mov	r3, r4
 8019ae8:	005b      	lsls	r3, r3, #1
 8019aea:	4423      	add	r3, r4
 8019aec:	009b      	lsls	r3, r3, #2
 8019aee:	440b      	add	r3, r1
 8019af0:	3309      	adds	r3, #9
 8019af2:	781b      	ldrb	r3, [r3, #0]
 8019af4:	4619      	mov	r1, r3
 8019af6:	460b      	mov	r3, r1
 8019af8:	005b      	lsls	r3, r3, #1
 8019afa:	440b      	add	r3, r1
 8019afc:	00db      	lsls	r3, r3, #3
 8019afe:	4413      	add	r3, r2
 8019b00:	f993 1002 	ldrsb.w	r1, [r3, #2]
 8019b04:	68fb      	ldr	r3, [r7, #12]
 8019b06:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8019b0a:	4b3c      	ldr	r3, [pc, #240]	@ (8019bfc <RegionUS915TxConfig+0x144>)
 8019b0c:	681b      	ldr	r3, [r3, #0]
 8019b0e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019b12:	f7ff fa4f 	bl	8018fb4 <LimitTxPower>
 8019b16:	4603      	mov	r3, r0
 8019b18:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 8019b1a:	68fb      	ldr	r3, [r7, #12]
 8019b1c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019b20:	4937      	ldr	r1, [pc, #220]	@ (8019c00 <RegionUS915TxConfig+0x148>)
 8019b22:	4618      	mov	r0, r3
 8019b24:	f7fe f83c 	bl	8017ba0 <RegionCommonGetBandwidth>
 8019b28:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8019b2a:	2300      	movs	r3, #0
 8019b2c:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8019b2e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8019b32:	f04f 0200 	mov.w	r2, #0
 8019b36:	4933      	ldr	r1, [pc, #204]	@ (8019c04 <RegionUS915TxConfig+0x14c>)
 8019b38:	4618      	mov	r0, r3
 8019b3a:	f7fd fe8d 	bl	8017858 <RegionCommonComputeTxPower>
 8019b3e:	4603      	mov	r3, r0
 8019b40:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8019b42:	4b31      	ldr	r3, [pc, #196]	@ (8019c08 <RegionUS915TxConfig+0x150>)
 8019b44:	68da      	ldr	r2, [r3, #12]
 8019b46:	4b2d      	ldr	r3, [pc, #180]	@ (8019bfc <RegionUS915TxConfig+0x144>)
 8019b48:	6819      	ldr	r1, [r3, #0]
 8019b4a:	68fb      	ldr	r3, [r7, #12]
 8019b4c:	781b      	ldrb	r3, [r3, #0]
 8019b4e:	4618      	mov	r0, r3
 8019b50:	4603      	mov	r3, r0
 8019b52:	005b      	lsls	r3, r3, #1
 8019b54:	4403      	add	r3, r0
 8019b56:	009b      	lsls	r3, r3, #2
 8019b58:	440b      	add	r3, r1
 8019b5a:	681b      	ldr	r3, [r3, #0]
 8019b5c:	4618      	mov	r0, r3
 8019b5e:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8019b60:	4b29      	ldr	r3, [pc, #164]	@ (8019c08 <RegionUS915TxConfig+0x150>)
 8019b62:	69dc      	ldr	r4, [r3, #28]
 8019b64:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8019b68:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8019b6c:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8019b70:	9208      	str	r2, [sp, #32]
 8019b72:	2200      	movs	r2, #0
 8019b74:	9207      	str	r2, [sp, #28]
 8019b76:	2200      	movs	r2, #0
 8019b78:	9206      	str	r2, [sp, #24]
 8019b7a:	2200      	movs	r2, #0
 8019b7c:	9205      	str	r2, [sp, #20]
 8019b7e:	2201      	movs	r2, #1
 8019b80:	9204      	str	r2, [sp, #16]
 8019b82:	2200      	movs	r2, #0
 8019b84:	9203      	str	r2, [sp, #12]
 8019b86:	2208      	movs	r2, #8
 8019b88:	9202      	str	r2, [sp, #8]
 8019b8a:	2201      	movs	r2, #1
 8019b8c:	9201      	str	r2, [sp, #4]
 8019b8e:	9300      	str	r3, [sp, #0]
 8019b90:	69bb      	ldr	r3, [r7, #24]
 8019b92:	2200      	movs	r2, #0
 8019b94:	2001      	movs	r0, #1
 8019b96:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8019b98:	4b18      	ldr	r3, [pc, #96]	@ (8019bfc <RegionUS915TxConfig+0x144>)
 8019b9a:	681a      	ldr	r2, [r3, #0]
 8019b9c:	68fb      	ldr	r3, [r7, #12]
 8019b9e:	781b      	ldrb	r3, [r3, #0]
 8019ba0:	4619      	mov	r1, r3
 8019ba2:	460b      	mov	r3, r1
 8019ba4:	005b      	lsls	r3, r3, #1
 8019ba6:	440b      	add	r3, r1
 8019ba8:	009b      	lsls	r3, r3, #2
 8019baa:	4413      	add	r3, r2
 8019bac:	681a      	ldr	r2, [r3, #0]
 8019bae:	68fb      	ldr	r3, [r7, #12]
 8019bb0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019bb4:	4619      	mov	r1, r3
 8019bb6:	4610      	mov	r0, r2
 8019bb8:	f7fe f842 	bl	8017c40 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8019bbc:	4b12      	ldr	r3, [pc, #72]	@ (8019c08 <RegionUS915TxConfig+0x150>)
 8019bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019bc0:	68fa      	ldr	r2, [r7, #12]
 8019bc2:	8992      	ldrh	r2, [r2, #12]
 8019bc4:	b2d2      	uxtb	r2, r2
 8019bc6:	4611      	mov	r1, r2
 8019bc8:	2001      	movs	r0, #1
 8019bca:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8019bcc:	68fb      	ldr	r3, [r7, #12]
 8019bce:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8019bd2:	68fb      	ldr	r3, [r7, #12]
 8019bd4:	899b      	ldrh	r3, [r3, #12]
 8019bd6:	4619      	mov	r1, r3
 8019bd8:	4610      	mov	r0, r2
 8019bda:	f7ff fa65 	bl	80190a8 <GetTimeOnAir>
 8019bde:	4602      	mov	r2, r0
 8019be0:	687b      	ldr	r3, [r7, #4]
 8019be2:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8019be4:	68bb      	ldr	r3, [r7, #8]
 8019be6:	7fba      	ldrb	r2, [r7, #30]
 8019be8:	701a      	strb	r2, [r3, #0]
    return true;
 8019bea:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8019bec:	4618      	mov	r0, r3
 8019bee:	3724      	adds	r7, #36	@ 0x24
 8019bf0:	46bd      	mov	sp, r7
 8019bf2:	bd90      	pop	{r4, r7, pc}
 8019bf4:	08020038 	.word	0x08020038
 8019bf8:	20001ddc 	.word	0x20001ddc
 8019bfc:	20001dd8 	.word	0x20001dd8
 8019c00:	08020048 	.word	0x08020048
 8019c04:	41f00000 	.word	0x41f00000
 8019c08:	080200bc 	.word	0x080200bc

08019c0c <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8019c0c:	b590      	push	{r4, r7, lr}
 8019c0e:	b097      	sub	sp, #92	@ 0x5c
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	60f8      	str	r0, [r7, #12]
 8019c14:	60b9      	str	r1, [r7, #8]
 8019c16:	607a      	str	r2, [r7, #4]
 8019c18:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8019c1a:	2307      	movs	r3, #7
 8019c1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8019c20:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019c24:	2200      	movs	r2, #0
 8019c26:	601a      	str	r2, [r3, #0]
 8019c28:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8019c2a:	2300      	movs	r3, #0
 8019c2c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 8019c30:	2300      	movs	r3, #0
 8019c32:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8019c36:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8019c3a:	2200      	movs	r2, #0
 8019c3c:	601a      	str	r2, [r3, #0]
 8019c3e:	605a      	str	r2, [r3, #4]
 8019c40:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8019c42:	4b97      	ldr	r3, [pc, #604]	@ (8019ea0 <RegionUS915LinkAdrReq+0x294>)
 8019c44:	681b      	ldr	r3, [r3, #0]
 8019c46:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 8019c4a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8019c4e:	2206      	movs	r2, #6
 8019c50:	4618      	mov	r0, r3
 8019c52:	f7fd fb29 	bl	80172a8 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8019c56:	e11b      	b.n	8019e90 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8019c58:	68fb      	ldr	r3, [r7, #12]
 8019c5a:	685a      	ldr	r2, [r3, #4]
 8019c5c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8019c60:	4413      	add	r3, r2
 8019c62:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8019c66:	4611      	mov	r1, r2
 8019c68:	4618      	mov	r0, r3
 8019c6a:	f7fd fc3d 	bl	80174e8 <RegionCommonParseLinkAdrReq>
 8019c6e:	4603      	mov	r3, r0
 8019c70:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 8019c74:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	f000 8113 	beq.w	8019ea4 <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8019c7e:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8019c82:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8019c86:	4413      	add	r3, r2
 8019c88:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8019c8c:	2307      	movs	r3, #7
 8019c8e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8019c92:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8019c96:	2b06      	cmp	r3, #6
 8019c98:	d116      	bne.n	8019cc8 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8019c9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019c9e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 8019ca2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019ca6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 8019caa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019cae:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 8019cb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019cb6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8019cba:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8019cbe:	b2db      	uxtb	r3, r3
 8019cc0:	b29b      	uxth	r3, r3
 8019cc2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8019cc6:	e0e3      	b.n	8019e90 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8019cc8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8019ccc:	2b07      	cmp	r3, #7
 8019cce:	d112      	bne.n	8019cf6 <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8019cd0:	2300      	movs	r3, #0
 8019cd2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 8019cd6:	2300      	movs	r3, #0
 8019cd8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 8019cdc:	2300      	movs	r3, #0
 8019cde:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 8019ce2:	2300      	movs	r3, #0
 8019ce4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8019ce8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8019cec:	b2db      	uxtb	r3, r3
 8019cee:	b29b      	uxth	r3, r3
 8019cf0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8019cf4:	e0cc      	b.n	8019e90 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8019cf6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8019cfa:	2b05      	cmp	r3, #5
 8019cfc:	f040 80bf 	bne.w	8019e7e <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8019d00:	2301      	movs	r3, #1
 8019d02:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8019d06:	2300      	movs	r3, #0
 8019d08:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8019d0c:	2300      	movs	r3, #0
 8019d0e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8019d12:	e0ae      	b.n	8019e72 <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8019d14:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8019d18:	b2da      	uxtb	r2, r3
 8019d1a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8019d1e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019d22:	fa01 f303 	lsl.w	r3, r1, r3
 8019d26:	4013      	ands	r3, r2
 8019d28:	2b00      	cmp	r3, #0
 8019d2a:	d04d      	beq.n	8019dc8 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8019d2c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019d30:	f003 0301 	and.w	r3, r3, #1
 8019d34:	b2db      	uxtb	r3, r3
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d120      	bne.n	8019d7c <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8019d3a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019d3e:	005b      	lsls	r3, r3, #1
 8019d40:	3358      	adds	r3, #88	@ 0x58
 8019d42:	443b      	add	r3, r7
 8019d44:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8019d48:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019d4c:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 8019d50:	b292      	uxth	r2, r2
 8019d52:	005b      	lsls	r3, r3, #1
 8019d54:	3358      	adds	r3, #88	@ 0x58
 8019d56:	443b      	add	r3, r7
 8019d58:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8019d5c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8019d60:	b21a      	sxth	r2, r3
 8019d62:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8019d66:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8019d6e:	b21b      	sxth	r3, r3
 8019d70:	4313      	orrs	r3, r2
 8019d72:	b21b      	sxth	r3, r3
 8019d74:	b29b      	uxth	r3, r3
 8019d76:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8019d7a:	e075      	b.n	8019e68 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8019d7c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019d80:	005b      	lsls	r3, r3, #1
 8019d82:	3358      	adds	r3, #88	@ 0x58
 8019d84:	443b      	add	r3, r7
 8019d86:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8019d8a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019d8e:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 8019d92:	b292      	uxth	r2, r2
 8019d94:	005b      	lsls	r3, r3, #1
 8019d96:	3358      	adds	r3, #88	@ 0x58
 8019d98:	443b      	add	r3, r7
 8019d9a:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8019d9e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8019da2:	b21a      	sxth	r2, r3
 8019da4:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8019da8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019dac:	fa01 f303 	lsl.w	r3, r1, r3
 8019db0:	b21b      	sxth	r3, r3
 8019db2:	4313      	orrs	r3, r2
 8019db4:	b21b      	sxth	r3, r3
 8019db6:	b29b      	uxth	r3, r3
 8019db8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8019dbc:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019dc0:	3301      	adds	r3, #1
 8019dc2:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 8019dc6:	e04f      	b.n	8019e68 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8019dc8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019dcc:	f003 0301 	and.w	r3, r3, #1
 8019dd0:	b2db      	uxtb	r3, r3
 8019dd2:	2b00      	cmp	r3, #0
 8019dd4:	d122      	bne.n	8019e1c <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8019dd6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019dda:	005b      	lsls	r3, r3, #1
 8019ddc:	3358      	adds	r3, #88	@ 0x58
 8019dde:	443b      	add	r3, r7
 8019de0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8019de4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019de8:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8019dec:	b292      	uxth	r2, r2
 8019dee:	005b      	lsls	r3, r3, #1
 8019df0:	3358      	adds	r3, #88	@ 0x58
 8019df2:	443b      	add	r3, r7
 8019df4:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8019df8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8019dfc:	b21a      	sxth	r2, r3
 8019dfe:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8019e02:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019e06:	fa01 f303 	lsl.w	r3, r1, r3
 8019e0a:	b21b      	sxth	r3, r3
 8019e0c:	43db      	mvns	r3, r3
 8019e0e:	b21b      	sxth	r3, r3
 8019e10:	4013      	ands	r3, r2
 8019e12:	b21b      	sxth	r3, r3
 8019e14:	b29b      	uxth	r3, r3
 8019e16:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8019e1a:	e025      	b.n	8019e68 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8019e1c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019e20:	005b      	lsls	r3, r3, #1
 8019e22:	3358      	adds	r3, #88	@ 0x58
 8019e24:	443b      	add	r3, r7
 8019e26:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8019e2a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019e2e:	b2d2      	uxtb	r2, r2
 8019e30:	b292      	uxth	r2, r2
 8019e32:	005b      	lsls	r3, r3, #1
 8019e34:	3358      	adds	r3, #88	@ 0x58
 8019e36:	443b      	add	r3, r7
 8019e38:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8019e3c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8019e40:	b21a      	sxth	r2, r3
 8019e42:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8019e46:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8019e4e:	b21b      	sxth	r3, r3
 8019e50:	43db      	mvns	r3, r3
 8019e52:	b21b      	sxth	r3, r3
 8019e54:	4013      	ands	r3, r2
 8019e56:	b21b      	sxth	r3, r3
 8019e58:	b29b      	uxth	r3, r3
 8019e5a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8019e5e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8019e62:	3301      	adds	r3, #1
 8019e64:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8019e68:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019e6c:	3301      	adds	r3, #1
 8019e6e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8019e72:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019e76:	2b07      	cmp	r3, #7
 8019e78:	f67f af4c 	bls.w	8019d14 <RegionUS915LinkAdrReq+0x108>
 8019e7c:	e008      	b.n	8019e90 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8019e7e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8019e82:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8019e86:	005b      	lsls	r3, r3, #1
 8019e88:	3358      	adds	r3, #88	@ 0x58
 8019e8a:	443b      	add	r3, r7
 8019e8c:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8019e90:	68fb      	ldr	r3, [r7, #12]
 8019e92:	7a1b      	ldrb	r3, [r3, #8]
 8019e94:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8019e98:	429a      	cmp	r2, r3
 8019e9a:	f4ff aedd 	bcc.w	8019c58 <RegionUS915LinkAdrReq+0x4c>
 8019e9e:	e002      	b.n	8019ea6 <RegionUS915LinkAdrReq+0x29a>
 8019ea0:	20001dd8 	.word	0x20001dd8
            break; // break loop, since no more request has been found
 8019ea4:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8019ea6:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8019eaa:	2b03      	cmp	r3, #3
 8019eac:	dc0f      	bgt.n	8019ece <RegionUS915LinkAdrReq+0x2c2>
 8019eae:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8019eb2:	2204      	movs	r2, #4
 8019eb4:	2100      	movs	r1, #0
 8019eb6:	4618      	mov	r0, r3
 8019eb8:	f7fd f9ca 	bl	8017250 <RegionCommonCountChannels>
 8019ebc:	4603      	mov	r3, r0
 8019ebe:	2b01      	cmp	r3, #1
 8019ec0:	d805      	bhi.n	8019ece <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8019ec2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8019ec6:	f023 0301 	bic.w	r3, r3, #1
 8019eca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8019ece:	2302      	movs	r3, #2
 8019ed0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8019ed4:	68fb      	ldr	r3, [r7, #12]
 8019ed6:	7a5b      	ldrb	r3, [r3, #9]
 8019ed8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8019edc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8019ee0:	4618      	mov	r0, r3
 8019ee2:	f7ff f911 	bl	8019108 <RegionUS915GetPhyParam>
 8019ee6:	4603      	mov	r3, r0
 8019ee8:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 8019eea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8019eee:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8019ef0:	68fb      	ldr	r3, [r7, #12]
 8019ef2:	7a9b      	ldrb	r3, [r3, #10]
 8019ef4:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8019ef6:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8019efa:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8019efc:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8019f00:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8019f02:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8019f06:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8019f08:	68fb      	ldr	r3, [r7, #12]
 8019f0a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8019f0e:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8019f10:	68fb      	ldr	r3, [r7, #12]
 8019f12:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8019f16:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8019f18:	68fb      	ldr	r3, [r7, #12]
 8019f1a:	7b5b      	ldrb	r3, [r3, #13]
 8019f1c:	b25b      	sxtb	r3, r3
 8019f1e:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8019f20:	2348      	movs	r3, #72	@ 0x48
 8019f22:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8019f26:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8019f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8019f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019f2e:	b25b      	sxtb	r3, r3
 8019f30:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8019f34:	2304      	movs	r3, #4
 8019f36:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8019f3a:	4b3f      	ldr	r3, [pc, #252]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019f3c:	681b      	ldr	r3, [r3, #0]
 8019f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 8019f40:	230e      	movs	r3, #14
 8019f42:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 8019f46:	2300      	movs	r3, #0
 8019f48:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8019f4c:	68fb      	ldr	r3, [r7, #12]
 8019f4e:	681b      	ldr	r3, [r3, #0]
 8019f50:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8019f52:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8019f56:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019f5a:	1c9a      	adds	r2, r3, #2
 8019f5c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019f60:	1c59      	adds	r1, r3, #1
 8019f62:	f107 0014 	add.w	r0, r7, #20
 8019f66:	4623      	mov	r3, r4
 8019f68:	f7fd fb0f 	bl	801758a <RegionCommonLinkAdrReqVerifyParams>
 8019f6c:	4603      	mov	r3, r0
 8019f6e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8019f72:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8019f76:	2b07      	cmp	r3, #7
 8019f78:	d147      	bne.n	801a00a <RegionUS915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 8019f7a:	4b2f      	ldr	r3, [pc, #188]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019f7c:	681b      	ldr	r3, [r3, #0]
 8019f7e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019f82:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8019f86:	2206      	movs	r2, #6
 8019f88:	4618      	mov	r0, r3
 8019f8a:	f7fd f98d 	bl	80172a8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8019f8e:	4b2b      	ldr	r3, [pc, #172]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019f90:	681b      	ldr	r3, [r3, #0]
 8019f92:	8819      	ldrh	r1, [r3, #0]
 8019f94:	4b28      	ldr	r3, [pc, #160]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019f96:	681b      	ldr	r3, [r3, #0]
 8019f98:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8019f9c:	4b27      	ldr	r3, [pc, #156]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019f9e:	681b      	ldr	r3, [r3, #0]
 8019fa0:	400a      	ands	r2, r1
 8019fa2:	b292      	uxth	r2, r2
 8019fa4:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 8019fa6:	4b25      	ldr	r3, [pc, #148]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019fa8:	681b      	ldr	r3, [r3, #0]
 8019faa:	8859      	ldrh	r1, [r3, #2]
 8019fac:	4b22      	ldr	r3, [pc, #136]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019fae:	681b      	ldr	r3, [r3, #0]
 8019fb0:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 8019fb4:	4b21      	ldr	r3, [pc, #132]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019fb6:	681b      	ldr	r3, [r3, #0]
 8019fb8:	400a      	ands	r2, r1
 8019fba:	b292      	uxth	r2, r2
 8019fbc:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 8019fbe:	4b1f      	ldr	r3, [pc, #124]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019fc0:	681b      	ldr	r3, [r3, #0]
 8019fc2:	8899      	ldrh	r1, [r3, #4]
 8019fc4:	4b1c      	ldr	r3, [pc, #112]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019fc6:	681b      	ldr	r3, [r3, #0]
 8019fc8:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 8019fcc:	4b1b      	ldr	r3, [pc, #108]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019fce:	681b      	ldr	r3, [r3, #0]
 8019fd0:	400a      	ands	r2, r1
 8019fd2:	b292      	uxth	r2, r2
 8019fd4:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8019fd6:	4b19      	ldr	r3, [pc, #100]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019fd8:	681b      	ldr	r3, [r3, #0]
 8019fda:	88d9      	ldrh	r1, [r3, #6]
 8019fdc:	4b16      	ldr	r3, [pc, #88]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019fde:	681b      	ldr	r3, [r3, #0]
 8019fe0:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 8019fe4:	4b15      	ldr	r3, [pc, #84]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	400a      	ands	r2, r1
 8019fea:	b292      	uxth	r2, r2
 8019fec:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8019fee:	4b12      	ldr	r3, [pc, #72]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019ff0:	681a      	ldr	r2, [r3, #0]
 8019ff2:	4b12      	ldr	r3, [pc, #72]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 8019ff4:	681b      	ldr	r3, [r3, #0]
 8019ff6:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 8019ffa:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8019ffc:	4b0e      	ldr	r3, [pc, #56]	@ (801a038 <RegionUS915LinkAdrReq+0x42c>)
 8019ffe:	681a      	ldr	r2, [r3, #0]
 801a000:	4b0e      	ldr	r3, [pc, #56]	@ (801a03c <RegionUS915LinkAdrReq+0x430>)
 801a002:	681b      	ldr	r3, [r3, #0]
 801a004:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 801a008:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801a00a:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801a00e:	68bb      	ldr	r3, [r7, #8]
 801a010:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801a012:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 801a016:	687b      	ldr	r3, [r7, #4]
 801a018:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801a01a:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801a01e:	683b      	ldr	r3, [r7, #0]
 801a020:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801a022:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a024:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a028:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801a02a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801a02e:	4618      	mov	r0, r3
 801a030:	375c      	adds	r7, #92	@ 0x5c
 801a032:	46bd      	mov	sp, r7
 801a034:	bd90      	pop	{r4, r7, pc}
 801a036:	bf00      	nop
 801a038:	20001dd8 	.word	0x20001dd8
 801a03c:	20001dd4 	.word	0x20001dd4

0801a040 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801a040:	b580      	push	{r7, lr}
 801a042:	b084      	sub	sp, #16
 801a044:	af00      	add	r7, sp, #0
 801a046:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801a048:	2307      	movs	r3, #7
 801a04a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801a04c:	687b      	ldr	r3, [r7, #4]
 801a04e:	685b      	ldr	r3, [r3, #4]
 801a050:	4618      	mov	r0, r3
 801a052:	f7fe ffe5 	bl	8019020 <VerifyRfFreq>
 801a056:	4603      	mov	r3, r0
 801a058:	f083 0301 	eor.w	r3, r3, #1
 801a05c:	b2db      	uxtb	r3, r3
 801a05e:	2b00      	cmp	r3, #0
 801a060:	d003      	beq.n	801a06a <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801a062:	7bfb      	ldrb	r3, [r7, #15]
 801a064:	f023 0301 	bic.w	r3, r3, #1
 801a068:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	f993 3000 	ldrsb.w	r3, [r3]
 801a070:	220d      	movs	r2, #13
 801a072:	2108      	movs	r1, #8
 801a074:	4618      	mov	r0, r3
 801a076:	f7fd f89a 	bl	80171ae <RegionCommonValueInRange>
 801a07a:	4603      	mov	r3, r0
 801a07c:	2b00      	cmp	r3, #0
 801a07e:	d103      	bne.n	801a088 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801a080:	7bfb      	ldrb	r3, [r7, #15]
 801a082:	f023 0302 	bic.w	r3, r3, #2
 801a086:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801a088:	687b      	ldr	r3, [r7, #4]
 801a08a:	f993 3000 	ldrsb.w	r3, [r3]
 801a08e:	2207      	movs	r2, #7
 801a090:	2105      	movs	r1, #5
 801a092:	4618      	mov	r0, r3
 801a094:	f7fd f88b 	bl	80171ae <RegionCommonValueInRange>
 801a098:	4603      	mov	r3, r0
 801a09a:	2b01      	cmp	r3, #1
 801a09c:	d004      	beq.n	801a0a8 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801a09e:	687b      	ldr	r3, [r7, #4]
 801a0a0:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801a0a4:	2b0d      	cmp	r3, #13
 801a0a6:	dd03      	ble.n	801a0b0 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801a0a8:	7bfb      	ldrb	r3, [r7, #15]
 801a0aa:	f023 0302 	bic.w	r3, r3, #2
 801a0ae:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a0b6:	2203      	movs	r2, #3
 801a0b8:	2100      	movs	r1, #0
 801a0ba:	4618      	mov	r0, r3
 801a0bc:	f7fd f877 	bl	80171ae <RegionCommonValueInRange>
 801a0c0:	4603      	mov	r3, r0
 801a0c2:	2b00      	cmp	r3, #0
 801a0c4:	d103      	bne.n	801a0ce <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801a0c6:	7bfb      	ldrb	r3, [r7, #15]
 801a0c8:	f023 0304 	bic.w	r3, r3, #4
 801a0cc:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801a0ce:	7bfb      	ldrb	r3, [r7, #15]
}
 801a0d0:	4618      	mov	r0, r3
 801a0d2:	3710      	adds	r7, #16
 801a0d4:	46bd      	mov	sp, r7
 801a0d6:	bd80      	pop	{r7, pc}

0801a0d8 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801a0d8:	b480      	push	{r7}
 801a0da:	b083      	sub	sp, #12
 801a0dc:	af00      	add	r7, sp, #0
 801a0de:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801a0e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a0e4:	4618      	mov	r0, r3
 801a0e6:	370c      	adds	r7, #12
 801a0e8:	46bd      	mov	sp, r7
 801a0ea:	bc80      	pop	{r7}
 801a0ec:	4770      	bx	lr

0801a0ee <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801a0ee:	b480      	push	{r7}
 801a0f0:	b083      	sub	sp, #12
 801a0f2:	af00      	add	r7, sp, #0
 801a0f4:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801a0f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a0fa:	4618      	mov	r0, r3
 801a0fc:	370c      	adds	r7, #12
 801a0fe:	46bd      	mov	sp, r7
 801a100:	bc80      	pop	{r7}
 801a102:	4770      	bx	lr

0801a104 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801a104:	b480      	push	{r7}
 801a106:	b083      	sub	sp, #12
 801a108:	af00      	add	r7, sp, #0
 801a10a:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801a10c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a110:	4618      	mov	r0, r3
 801a112:	370c      	adds	r7, #12
 801a114:	46bd      	mov	sp, r7
 801a116:	bc80      	pop	{r7}
 801a118:	4770      	bx	lr
	...

0801a11c <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801a11c:	b480      	push	{r7}
 801a11e:	b083      	sub	sp, #12
 801a120:	af00      	add	r7, sp, #0
 801a122:	4603      	mov	r3, r0
 801a124:	460a      	mov	r2, r1
 801a126:	71fb      	strb	r3, [r7, #7]
 801a128:	4613      	mov	r3, r2
 801a12a:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801a12c:	79bb      	ldrb	r3, [r7, #6]
 801a12e:	2b00      	cmp	r3, #0
 801a130:	d106      	bne.n	801a140 <RegionUS915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801a132:	4b13      	ldr	r3, [pc, #76]	@ (801a180 <RegionUS915AlternateDr+0x64>)
 801a134:	681b      	ldr	r3, [r3, #0]
 801a136:	7b5a      	ldrb	r2, [r3, #13]
 801a138:	3201      	adds	r2, #1
 801a13a:	b2d2      	uxtb	r2, r2
 801a13c:	735a      	strb	r2, [r3, #13]
 801a13e:	e005      	b.n	801a14c <RegionUS915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801a140:	4b0f      	ldr	r3, [pc, #60]	@ (801a180 <RegionUS915AlternateDr+0x64>)
 801a142:	681b      	ldr	r3, [r3, #0]
 801a144:	7b5a      	ldrb	r2, [r3, #13]
 801a146:	3a01      	subs	r2, #1
 801a148:	b2d2      	uxtb	r2, r2
 801a14a:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801a14c:	4b0c      	ldr	r3, [pc, #48]	@ (801a180 <RegionUS915AlternateDr+0x64>)
 801a14e:	681b      	ldr	r3, [r3, #0]
 801a150:	7b5a      	ldrb	r2, [r3, #13]
 801a152:	4b0c      	ldr	r3, [pc, #48]	@ (801a184 <RegionUS915AlternateDr+0x68>)
 801a154:	fba3 1302 	umull	r1, r3, r3, r2
 801a158:	0859      	lsrs	r1, r3, #1
 801a15a:	460b      	mov	r3, r1
 801a15c:	00db      	lsls	r3, r3, #3
 801a15e:	440b      	add	r3, r1
 801a160:	1ad3      	subs	r3, r2, r3
 801a162:	b2db      	uxtb	r3, r3
 801a164:	2b00      	cmp	r3, #0
 801a166:	d102      	bne.n	801a16e <RegionUS915AlternateDr+0x52>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801a168:	2304      	movs	r3, #4
 801a16a:	71fb      	strb	r3, [r7, #7]
 801a16c:	e001      	b.n	801a172 <RegionUS915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_0;
 801a16e:	2300      	movs	r3, #0
 801a170:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801a172:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801a176:	4618      	mov	r0, r3
 801a178:	370c      	adds	r7, #12
 801a17a:	46bd      	mov	sp, r7
 801a17c:	bc80      	pop	{r7}
 801a17e:	4770      	bx	lr
 801a180:	20001dd4 	.word	0x20001dd4
 801a184:	38e38e39 	.word	0x38e38e39

0801a188 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801a188:	b580      	push	{r7, lr}
 801a18a:	b0a8      	sub	sp, #160	@ 0xa0
 801a18c:	af02      	add	r7, sp, #8
 801a18e:	60f8      	str	r0, [r7, #12]
 801a190:	60b9      	str	r1, [r7, #8]
 801a192:	607a      	str	r2, [r7, #4]
 801a194:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801a196:	2300      	movs	r3, #0
 801a198:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801a19c:	2300      	movs	r3, #0
 801a19e:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801a1a2:	2300      	movs	r3, #0
 801a1a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a1a6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801a1aa:	2244      	movs	r2, #68	@ 0x44
 801a1ac:	2100      	movs	r1, #0
 801a1ae:	4618      	mov	r0, r3
 801a1b0:	f004 ff10 	bl	801efd4 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801a1b4:	230c      	movs	r3, #12
 801a1b6:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801a1ba:	4b67      	ldr	r3, [pc, #412]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a1bc:	681b      	ldr	r3, [r3, #0]
 801a1be:	2204      	movs	r2, #4
 801a1c0:	2100      	movs	r1, #0
 801a1c2:	4618      	mov	r0, r3
 801a1c4:	f7fd f844 	bl	8017250 <RegionCommonCountChannels>
 801a1c8:	4603      	mov	r3, r0
 801a1ca:	2b00      	cmp	r3, #0
 801a1cc:	d10e      	bne.n	801a1ec <RegionUS915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801a1ce:	4b62      	ldr	r3, [pc, #392]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a1d0:	681b      	ldr	r3, [r3, #0]
 801a1d2:	4618      	mov	r0, r3
 801a1d4:	4b61      	ldr	r3, [pc, #388]	@ (801a35c <RegionUS915NextChannel+0x1d4>)
 801a1d6:	681b      	ldr	r3, [r3, #0]
 801a1d8:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a1dc:	2204      	movs	r2, #4
 801a1de:	4619      	mov	r1, r3
 801a1e0:	f7fd f862 	bl	80172a8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801a1e4:	4b5c      	ldr	r3, [pc, #368]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a1e6:	681b      	ldr	r3, [r3, #0]
 801a1e8:	2200      	movs	r2, #0
 801a1ea:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801a1ec:	68fb      	ldr	r3, [r7, #12]
 801a1ee:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801a1f2:	2b03      	cmp	r3, #3
 801a1f4:	dd0c      	ble.n	801a210 <RegionUS915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801a1f6:	4b58      	ldr	r3, [pc, #352]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a1f8:	681b      	ldr	r3, [r3, #0]
 801a1fa:	891b      	ldrh	r3, [r3, #8]
 801a1fc:	b2db      	uxtb	r3, r3
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	d106      	bne.n	801a210 <RegionUS915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801a202:	4b56      	ldr	r3, [pc, #344]	@ (801a35c <RegionUS915NextChannel+0x1d4>)
 801a204:	681a      	ldr	r2, [r3, #0]
 801a206:	4b54      	ldr	r3, [pc, #336]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a208:	681b      	ldr	r3, [r3, #0]
 801a20a:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801a20e:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801a210:	68fb      	ldr	r3, [r7, #12]
 801a212:	7a5b      	ldrb	r3, [r3, #9]
 801a214:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801a216:	68fb      	ldr	r3, [r7, #12]
 801a218:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801a21c:	b2db      	uxtb	r3, r3
 801a21e:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801a220:	4b4d      	ldr	r3, [pc, #308]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a222:	681b      	ldr	r3, [r3, #0]
 801a224:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801a226:	4b4d      	ldr	r3, [pc, #308]	@ (801a35c <RegionUS915NextChannel+0x1d4>)
 801a228:	681b      	ldr	r3, [r3, #0]
 801a22a:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 801a22c:	4b4c      	ldr	r3, [pc, #304]	@ (801a360 <RegionUS915NextChannel+0x1d8>)
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801a232:	2348      	movs	r3, #72	@ 0x48
 801a234:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 801a236:	2300      	movs	r3, #0
 801a238:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801a23a:	68fb      	ldr	r3, [r7, #12]
 801a23c:	681b      	ldr	r3, [r3, #0]
 801a23e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801a240:	68fb      	ldr	r3, [r7, #12]
 801a242:	685b      	ldr	r3, [r3, #4]
 801a244:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801a246:	68fb      	ldr	r3, [r7, #12]
 801a248:	7a9b      	ldrb	r3, [r3, #10]
 801a24a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801a24e:	2301      	movs	r3, #1
 801a250:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801a254:	f107 0314 	add.w	r3, r7, #20
 801a258:	64bb      	str	r3, [r7, #72]	@ 0x48

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801a25a:	68fa      	ldr	r2, [r7, #12]
 801a25c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801a260:	320c      	adds	r2, #12
 801a262:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a266:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801a26a:	68fb      	ldr	r3, [r7, #12]
 801a26c:	7d1b      	ldrb	r3, [r3, #20]
 801a26e:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801a272:	68fb      	ldr	r3, [r7, #12]
 801a274:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801a278:	68fb      	ldr	r3, [r7, #12]
 801a27a:	8adb      	ldrh	r3, [r3, #22]
 801a27c:	4619      	mov	r1, r3
 801a27e:	4610      	mov	r0, r2
 801a280:	f7fe ff12 	bl	80190a8 <GetTimeOnAir>
 801a284:	4603      	mov	r3, r0
 801a286:	647b      	str	r3, [r7, #68]	@ 0x44
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801a288:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801a28c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801a290:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801a294:	687b      	ldr	r3, [r7, #4]
 801a296:	9301      	str	r3, [sp, #4]
 801a298:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801a29c:	9300      	str	r3, [sp, #0]
 801a29e:	460b      	mov	r3, r1
 801a2a0:	6839      	ldr	r1, [r7, #0]
 801a2a2:	f7fd fbc8 	bl	8017a36 <RegionCommonIdentifyChannels>
 801a2a6:	4603      	mov	r3, r0
 801a2a8:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801a2ac:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 801a2b0:	2b00      	cmp	r3, #0
 801a2b2:	d14a      	bne.n	801a34a <RegionUS915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 801a2b4:	68fb      	ldr	r3, [r7, #12]
 801a2b6:	7a5b      	ldrb	r3, [r3, #9]
 801a2b8:	2b00      	cmp	r3, #0
 801a2ba:	d00e      	beq.n	801a2da <RegionUS915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801a2bc:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 801a2c0:	3b01      	subs	r3, #1
 801a2c2:	4619      	mov	r1, r3
 801a2c4:	2000      	movs	r0, #0
 801a2c6:	f000 f89f 	bl	801a408 <randr>
 801a2ca:	4603      	mov	r3, r0
 801a2cc:	3398      	adds	r3, #152	@ 0x98
 801a2ce:	443b      	add	r3, r7
 801a2d0:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801a2d4:	68bb      	ldr	r3, [r7, #8]
 801a2d6:	701a      	strb	r2, [r3, #0]
 801a2d8:	e02e      	b.n	801a338 <RegionUS915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801a2da:	68fb      	ldr	r3, [r7, #12]
 801a2dc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801a2e0:	2b00      	cmp	r3, #0
 801a2e2:	d10e      	bne.n	801a302 <RegionUS915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801a2e4:	4b1c      	ldr	r3, [pc, #112]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a2e6:	681b      	ldr	r3, [r3, #0]
 801a2e8:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801a2ea:	4b1b      	ldr	r3, [pc, #108]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a2ec:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801a2ee:	330c      	adds	r3, #12
 801a2f0:	68ba      	ldr	r2, [r7, #8]
 801a2f2:	4619      	mov	r1, r3
 801a2f4:	f7fc fd7a 	bl	8016dec <RegionBaseUSComputeNext125kHzJoinChannel>
 801a2f8:	4603      	mov	r3, r0
 801a2fa:	2b03      	cmp	r3, #3
 801a2fc:	d11c      	bne.n	801a338 <RegionUS915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801a2fe:	2303      	movs	r3, #3
 801a300:	e025      	b.n	801a34e <RegionUS915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801a302:	2300      	movs	r3, #0
 801a304:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801a308:	e004      	b.n	801a314 <RegionUS915NextChannel+0x18c>
                {
                    i++;
 801a30a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801a30e:	3301      	adds	r3, #1
 801a310:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801a314:	4b10      	ldr	r3, [pc, #64]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a316:	681b      	ldr	r3, [r3, #0]
 801a318:	891b      	ldrh	r3, [r3, #8]
 801a31a:	b2da      	uxtb	r2, r3
 801a31c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801a320:	fa42 f303 	asr.w	r3, r2, r3
 801a324:	f003 0301 	and.w	r3, r3, #1
 801a328:	2b00      	cmp	r3, #0
 801a32a:	d0ee      	beq.n	801a30a <RegionUS915NextChannel+0x182>
                }
                *channel = 64 + i;
 801a32c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801a330:	3340      	adds	r3, #64	@ 0x40
 801a332:	b2da      	uxtb	r2, r3
 801a334:	68bb      	ldr	r3, [r7, #8]
 801a336:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801a338:	4b07      	ldr	r3, [pc, #28]	@ (801a358 <RegionUS915NextChannel+0x1d0>)
 801a33a:	681b      	ldr	r3, [r3, #0]
 801a33c:	4618      	mov	r0, r3
 801a33e:	68bb      	ldr	r3, [r7, #8]
 801a340:	781b      	ldrb	r3, [r3, #0]
 801a342:	2248      	movs	r2, #72	@ 0x48
 801a344:	4619      	mov	r1, r3
 801a346:	f7fc ff4f 	bl	80171e8 <RegionCommonChanDisable>
    }
    return status;
 801a34a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801a34e:	4618      	mov	r0, r3
 801a350:	3798      	adds	r7, #152	@ 0x98
 801a352:	46bd      	mov	sp, r7
 801a354:	bd80      	pop	{r7, pc}
 801a356:	bf00      	nop
 801a358:	20001dd4 	.word	0x20001dd4
 801a35c:	20001dd8 	.word	0x20001dd8
 801a360:	20001ddc 	.word	0x20001ddc

0801a364 <RegionUS915ApplyDrOffset>:
#endif /* REGION_US915 */
}
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801a364:	b480      	push	{r7}
 801a366:	b085      	sub	sp, #20
 801a368:	af00      	add	r7, sp, #0
 801a36a:	4603      	mov	r3, r0
 801a36c:	71fb      	strb	r3, [r7, #7]
 801a36e:	460b      	mov	r3, r1
 801a370:	71bb      	strb	r3, [r7, #6]
 801a372:	4613      	mov	r3, r2
 801a374:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801a376:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801a37a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a37e:	4909      	ldr	r1, [pc, #36]	@ (801a3a4 <RegionUS915ApplyDrOffset+0x40>)
 801a380:	0092      	lsls	r2, r2, #2
 801a382:	440a      	add	r2, r1
 801a384:	4413      	add	r3, r2
 801a386:	781b      	ldrb	r3, [r3, #0]
 801a388:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801a38a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a38e:	2b00      	cmp	r3, #0
 801a390:	da01      	bge.n	801a396 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801a392:	2300      	movs	r3, #0
 801a394:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801a396:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801a398:	4618      	mov	r0, r3
 801a39a:	3714      	adds	r7, #20
 801a39c:	46bd      	mov	sp, r7
 801a39e:	bc80      	pop	{r7}
 801a3a0:	4770      	bx	lr
 801a3a2:	bf00      	nop
 801a3a4:	08020088 	.word	0x08020088

0801a3a8 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801a3a8:	b480      	push	{r7}
 801a3aa:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801a3ac:	4b0d      	ldr	r3, [pc, #52]	@ (801a3e4 <rand1+0x3c>)
 801a3ae:	681b      	ldr	r3, [r3, #0]
 801a3b0:	4a0d      	ldr	r2, [pc, #52]	@ (801a3e8 <rand1+0x40>)
 801a3b2:	fb02 f303 	mul.w	r3, r2, r3
 801a3b6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 801a3ba:	3339      	adds	r3, #57	@ 0x39
 801a3bc:	4a09      	ldr	r2, [pc, #36]	@ (801a3e4 <rand1+0x3c>)
 801a3be:	6013      	str	r3, [r2, #0]
 801a3c0:	4b08      	ldr	r3, [pc, #32]	@ (801a3e4 <rand1+0x3c>)
 801a3c2:	681a      	ldr	r2, [r3, #0]
 801a3c4:	2303      	movs	r3, #3
 801a3c6:	fba3 1302 	umull	r1, r3, r3, r2
 801a3ca:	1ad1      	subs	r1, r2, r3
 801a3cc:	0849      	lsrs	r1, r1, #1
 801a3ce:	440b      	add	r3, r1
 801a3d0:	0f99      	lsrs	r1, r3, #30
 801a3d2:	460b      	mov	r3, r1
 801a3d4:	07db      	lsls	r3, r3, #31
 801a3d6:	1a5b      	subs	r3, r3, r1
 801a3d8:	1ad1      	subs	r1, r2, r3
 801a3da:	460b      	mov	r3, r1
}
 801a3dc:	4618      	mov	r0, r3
 801a3de:	46bd      	mov	sp, r7
 801a3e0:	bc80      	pop	{r7}
 801a3e2:	4770      	bx	lr
 801a3e4:	20000144 	.word	0x20000144
 801a3e8:	41c64e6d 	.word	0x41c64e6d

0801a3ec <srand1>:

void srand1( uint32_t seed )
{
 801a3ec:	b480      	push	{r7}
 801a3ee:	b083      	sub	sp, #12
 801a3f0:	af00      	add	r7, sp, #0
 801a3f2:	6078      	str	r0, [r7, #4]
    next = seed;
 801a3f4:	4a03      	ldr	r2, [pc, #12]	@ (801a404 <srand1+0x18>)
 801a3f6:	687b      	ldr	r3, [r7, #4]
 801a3f8:	6013      	str	r3, [r2, #0]
}
 801a3fa:	bf00      	nop
 801a3fc:	370c      	adds	r7, #12
 801a3fe:	46bd      	mov	sp, r7
 801a400:	bc80      	pop	{r7}
 801a402:	4770      	bx	lr
 801a404:	20000144 	.word	0x20000144

0801a408 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801a408:	b580      	push	{r7, lr}
 801a40a:	b082      	sub	sp, #8
 801a40c:	af00      	add	r7, sp, #0
 801a40e:	6078      	str	r0, [r7, #4]
 801a410:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801a412:	f7ff ffc9 	bl	801a3a8 <rand1>
 801a416:	4602      	mov	r2, r0
 801a418:	6839      	ldr	r1, [r7, #0]
 801a41a:	687b      	ldr	r3, [r7, #4]
 801a41c:	1acb      	subs	r3, r1, r3
 801a41e:	3301      	adds	r3, #1
 801a420:	fb92 f1f3 	sdiv	r1, r2, r3
 801a424:	fb01 f303 	mul.w	r3, r1, r3
 801a428:	1ad2      	subs	r2, r2, r3
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	4413      	add	r3, r2
}
 801a42e:	4618      	mov	r0, r3
 801a430:	3708      	adds	r7, #8
 801a432:	46bd      	mov	sp, r7
 801a434:	bd80      	pop	{r7, pc}

0801a436 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801a436:	b480      	push	{r7}
 801a438:	b085      	sub	sp, #20
 801a43a:	af00      	add	r7, sp, #0
 801a43c:	60f8      	str	r0, [r7, #12]
 801a43e:	60b9      	str	r1, [r7, #8]
 801a440:	4613      	mov	r3, r2
 801a442:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801a444:	e007      	b.n	801a456 <memcpy1+0x20>
    {
        *dst++ = *src++;
 801a446:	68ba      	ldr	r2, [r7, #8]
 801a448:	1c53      	adds	r3, r2, #1
 801a44a:	60bb      	str	r3, [r7, #8]
 801a44c:	68fb      	ldr	r3, [r7, #12]
 801a44e:	1c59      	adds	r1, r3, #1
 801a450:	60f9      	str	r1, [r7, #12]
 801a452:	7812      	ldrb	r2, [r2, #0]
 801a454:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801a456:	88fb      	ldrh	r3, [r7, #6]
 801a458:	1e5a      	subs	r2, r3, #1
 801a45a:	80fa      	strh	r2, [r7, #6]
 801a45c:	2b00      	cmp	r3, #0
 801a45e:	d1f2      	bne.n	801a446 <memcpy1+0x10>
    }
}
 801a460:	bf00      	nop
 801a462:	bf00      	nop
 801a464:	3714      	adds	r7, #20
 801a466:	46bd      	mov	sp, r7
 801a468:	bc80      	pop	{r7}
 801a46a:	4770      	bx	lr

0801a46c <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801a46c:	b480      	push	{r7}
 801a46e:	b085      	sub	sp, #20
 801a470:	af00      	add	r7, sp, #0
 801a472:	60f8      	str	r0, [r7, #12]
 801a474:	60b9      	str	r1, [r7, #8]
 801a476:	4613      	mov	r3, r2
 801a478:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801a47a:	88fb      	ldrh	r3, [r7, #6]
 801a47c:	3b01      	subs	r3, #1
 801a47e:	68fa      	ldr	r2, [r7, #12]
 801a480:	4413      	add	r3, r2
 801a482:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801a484:	e007      	b.n	801a496 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801a486:	68ba      	ldr	r2, [r7, #8]
 801a488:	1c53      	adds	r3, r2, #1
 801a48a:	60bb      	str	r3, [r7, #8]
 801a48c:	68fb      	ldr	r3, [r7, #12]
 801a48e:	1e59      	subs	r1, r3, #1
 801a490:	60f9      	str	r1, [r7, #12]
 801a492:	7812      	ldrb	r2, [r2, #0]
 801a494:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801a496:	88fb      	ldrh	r3, [r7, #6]
 801a498:	1e5a      	subs	r2, r3, #1
 801a49a:	80fa      	strh	r2, [r7, #6]
 801a49c:	2b00      	cmp	r3, #0
 801a49e:	d1f2      	bne.n	801a486 <memcpyr+0x1a>
    }
}
 801a4a0:	bf00      	nop
 801a4a2:	bf00      	nop
 801a4a4:	3714      	adds	r7, #20
 801a4a6:	46bd      	mov	sp, r7
 801a4a8:	bc80      	pop	{r7}
 801a4aa:	4770      	bx	lr

0801a4ac <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801a4ac:	b480      	push	{r7}
 801a4ae:	b083      	sub	sp, #12
 801a4b0:	af00      	add	r7, sp, #0
 801a4b2:	6078      	str	r0, [r7, #4]
 801a4b4:	460b      	mov	r3, r1
 801a4b6:	70fb      	strb	r3, [r7, #3]
 801a4b8:	4613      	mov	r3, r2
 801a4ba:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801a4bc:	e004      	b.n	801a4c8 <memset1+0x1c>
    {
        *dst++ = value;
 801a4be:	687b      	ldr	r3, [r7, #4]
 801a4c0:	1c5a      	adds	r2, r3, #1
 801a4c2:	607a      	str	r2, [r7, #4]
 801a4c4:	78fa      	ldrb	r2, [r7, #3]
 801a4c6:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801a4c8:	883b      	ldrh	r3, [r7, #0]
 801a4ca:	1e5a      	subs	r2, r3, #1
 801a4cc:	803a      	strh	r2, [r7, #0]
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d1f5      	bne.n	801a4be <memset1+0x12>
    }
}
 801a4d2:	bf00      	nop
 801a4d4:	bf00      	nop
 801a4d6:	370c      	adds	r7, #12
 801a4d8:	46bd      	mov	sp, r7
 801a4da:	bc80      	pop	{r7}
 801a4dc:	4770      	bx	lr
	...

0801a4e0 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801a4e0:	b480      	push	{r7}
 801a4e2:	b085      	sub	sp, #20
 801a4e4:	af00      	add	r7, sp, #0
 801a4e6:	6078      	str	r0, [r7, #4]
 801a4e8:	460b      	mov	r3, r1
 801a4ea:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801a4ec:	f04f 33ff 	mov.w	r3, #4294967295
 801a4f0:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 801a4f2:	687b      	ldr	r3, [r7, #4]
 801a4f4:	2b00      	cmp	r3, #0
 801a4f6:	d101      	bne.n	801a4fc <Crc32+0x1c>
    {
        return 0;
 801a4f8:	2300      	movs	r3, #0
 801a4fa:	e026      	b.n	801a54a <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 801a4fc:	2300      	movs	r3, #0
 801a4fe:	817b      	strh	r3, [r7, #10]
 801a500:	e01d      	b.n	801a53e <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 801a502:	897b      	ldrh	r3, [r7, #10]
 801a504:	687a      	ldr	r2, [r7, #4]
 801a506:	4413      	add	r3, r2
 801a508:	781b      	ldrb	r3, [r3, #0]
 801a50a:	461a      	mov	r2, r3
 801a50c:	68fb      	ldr	r3, [r7, #12]
 801a50e:	4053      	eors	r3, r2
 801a510:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801a512:	2300      	movs	r3, #0
 801a514:	813b      	strh	r3, [r7, #8]
 801a516:	e00c      	b.n	801a532 <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801a518:	68fb      	ldr	r3, [r7, #12]
 801a51a:	085a      	lsrs	r2, r3, #1
 801a51c:	68fb      	ldr	r3, [r7, #12]
 801a51e:	f003 0301 	and.w	r3, r3, #1
 801a522:	425b      	negs	r3, r3
 801a524:	490b      	ldr	r1, [pc, #44]	@ (801a554 <Crc32+0x74>)
 801a526:	400b      	ands	r3, r1
 801a528:	4053      	eors	r3, r2
 801a52a:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801a52c:	893b      	ldrh	r3, [r7, #8]
 801a52e:	3301      	adds	r3, #1
 801a530:	813b      	strh	r3, [r7, #8]
 801a532:	893b      	ldrh	r3, [r7, #8]
 801a534:	2b07      	cmp	r3, #7
 801a536:	d9ef      	bls.n	801a518 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801a538:	897b      	ldrh	r3, [r7, #10]
 801a53a:	3301      	adds	r3, #1
 801a53c:	817b      	strh	r3, [r7, #10]
 801a53e:	897a      	ldrh	r2, [r7, #10]
 801a540:	887b      	ldrh	r3, [r7, #2]
 801a542:	429a      	cmp	r2, r3
 801a544:	d3dd      	bcc.n	801a502 <Crc32+0x22>
        }
    }

    return ~crc;
 801a546:	68fb      	ldr	r3, [r7, #12]
 801a548:	43db      	mvns	r3, r3
}
 801a54a:	4618      	mov	r0, r3
 801a54c:	3714      	adds	r7, #20
 801a54e:	46bd      	mov	sp, r7
 801a550:	bc80      	pop	{r7}
 801a552:	4770      	bx	lr
 801a554:	edb88320 	.word	0xedb88320

0801a558 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801a558:	b580      	push	{r7, lr}
 801a55a:	b084      	sub	sp, #16
 801a55c:	af02      	add	r7, sp, #8
 801a55e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801a560:	4a24      	ldr	r2, [pc, #144]	@ (801a5f4 <RadioInit+0x9c>)
 801a562:	687b      	ldr	r3, [r7, #4]
 801a564:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801a566:	4b24      	ldr	r3, [pc, #144]	@ (801a5f8 <RadioInit+0xa0>)
 801a568:	2200      	movs	r2, #0
 801a56a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801a56c:	4b22      	ldr	r3, [pc, #136]	@ (801a5f8 <RadioInit+0xa0>)
 801a56e:	2200      	movs	r2, #0
 801a570:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801a572:	4b21      	ldr	r3, [pc, #132]	@ (801a5f8 <RadioInit+0xa0>)
 801a574:	2200      	movs	r2, #0
 801a576:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801a578:	4b1f      	ldr	r3, [pc, #124]	@ (801a5f8 <RadioInit+0xa0>)
 801a57a:	2200      	movs	r2, #0
 801a57c:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 801a57e:	481f      	ldr	r0, [pc, #124]	@ (801a5fc <RadioInit+0xa4>)
 801a580:	f001 ffc2 	bl	801c508 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801a584:	4b1c      	ldr	r3, [pc, #112]	@ (801a5f8 <RadioInit+0xa0>)
 801a586:	2200      	movs	r2, #0
 801a588:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 801a58a:	4b1b      	ldr	r3, [pc, #108]	@ (801a5f8 <RadioInit+0xa0>)
 801a58c:	2200      	movs	r2, #0
 801a58e:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 801a590:	f002 fa56 	bl	801ca40 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801a594:	2100      	movs	r1, #0
 801a596:	2000      	movs	r0, #0
 801a598:	f002 fe22 	bl	801d1e0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 801a59c:	2204      	movs	r2, #4
 801a59e:	2100      	movs	r1, #0
 801a5a0:	2001      	movs	r0, #1
 801a5a2:	f002 fbdf 	bl	801cd64 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801a5a6:	2300      	movs	r3, #0
 801a5a8:	2200      	movs	r2, #0
 801a5aa:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801a5ae:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801a5b2:	f002 fb0f 	bl	801cbd4 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801a5b6:	f000 fe99 	bl	801b2ec <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801a5ba:	2300      	movs	r3, #0
 801a5bc:	9300      	str	r3, [sp, #0]
 801a5be:	4b10      	ldr	r3, [pc, #64]	@ (801a600 <RadioInit+0xa8>)
 801a5c0:	2200      	movs	r2, #0
 801a5c2:	f04f 31ff 	mov.w	r1, #4294967295
 801a5c6:	480f      	ldr	r0, [pc, #60]	@ (801a604 <RadioInit+0xac>)
 801a5c8:	f003 ffde 	bl	801e588 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801a5cc:	2300      	movs	r3, #0
 801a5ce:	9300      	str	r3, [sp, #0]
 801a5d0:	4b0d      	ldr	r3, [pc, #52]	@ (801a608 <RadioInit+0xb0>)
 801a5d2:	2200      	movs	r2, #0
 801a5d4:	f04f 31ff 	mov.w	r1, #4294967295
 801a5d8:	480c      	ldr	r0, [pc, #48]	@ (801a60c <RadioInit+0xb4>)
 801a5da:	f003 ffd5 	bl	801e588 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801a5de:	4809      	ldr	r0, [pc, #36]	@ (801a604 <RadioInit+0xac>)
 801a5e0:	f004 f876 	bl	801e6d0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801a5e4:	4809      	ldr	r0, [pc, #36]	@ (801a60c <RadioInit+0xb4>)
 801a5e6:	f004 f873 	bl	801e6d0 <UTIL_TIMER_Stop>
}
 801a5ea:	bf00      	nop
 801a5ec:	3708      	adds	r7, #8
 801a5ee:	46bd      	mov	sp, r7
 801a5f0:	bd80      	pop	{r7, pc}
 801a5f2:	bf00      	nop
 801a5f4:	20001ee0 	.word	0x20001ee0
 801a5f8:	20001ee4 	.word	0x20001ee4
 801a5fc:	0801b6e1 	.word	0x0801b6e1
 801a600:	0801b669 	.word	0x0801b669
 801a604:	20001f40 	.word	0x20001f40
 801a608:	0801b67d 	.word	0x0801b67d
 801a60c:	20001f58 	.word	0x20001f58

0801a610 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801a610:	b580      	push	{r7, lr}
 801a612:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801a614:	f001 ffc0 	bl	801c598 <SUBGRF_GetOperatingMode>
 801a618:	4603      	mov	r3, r0
 801a61a:	2b07      	cmp	r3, #7
 801a61c:	d00a      	beq.n	801a634 <RadioGetStatus+0x24>
 801a61e:	2b07      	cmp	r3, #7
 801a620:	dc0a      	bgt.n	801a638 <RadioGetStatus+0x28>
 801a622:	2b04      	cmp	r3, #4
 801a624:	d002      	beq.n	801a62c <RadioGetStatus+0x1c>
 801a626:	2b05      	cmp	r3, #5
 801a628:	d002      	beq.n	801a630 <RadioGetStatus+0x20>
 801a62a:	e005      	b.n	801a638 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801a62c:	2302      	movs	r3, #2
 801a62e:	e004      	b.n	801a63a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801a630:	2301      	movs	r3, #1
 801a632:	e002      	b.n	801a63a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801a634:	2303      	movs	r3, #3
 801a636:	e000      	b.n	801a63a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801a638:	2300      	movs	r3, #0
    }
}
 801a63a:	4618      	mov	r0, r3
 801a63c:	bd80      	pop	{r7, pc}
	...

0801a640 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801a640:	b580      	push	{r7, lr}
 801a642:	b082      	sub	sp, #8
 801a644:	af00      	add	r7, sp, #0
 801a646:	4603      	mov	r3, r0
 801a648:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801a64a:	4a2a      	ldr	r2, [pc, #168]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a64c:	79fb      	ldrb	r3, [r7, #7]
 801a64e:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 801a650:	79fb      	ldrb	r3, [r7, #7]
 801a652:	4618      	mov	r0, r3
 801a654:	f003 f9b1 	bl	801d9ba <RFW_SetRadioModem>
    switch( modem )
 801a658:	79fb      	ldrb	r3, [r7, #7]
 801a65a:	2b05      	cmp	r3, #5
 801a65c:	d80e      	bhi.n	801a67c <RadioSetModem+0x3c>
 801a65e:	a201      	add	r2, pc, #4	@ (adr r2, 801a664 <RadioSetModem+0x24>)
 801a660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a664:	0801a68b 	.word	0x0801a68b
 801a668:	0801a699 	.word	0x0801a699
 801a66c:	0801a67d 	.word	0x0801a67d
 801a670:	0801a6bf 	.word	0x0801a6bf
 801a674:	0801a6cd 	.word	0x0801a6cd
 801a678:	0801a6db 	.word	0x0801a6db
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801a67c:	2003      	movs	r0, #3
 801a67e:	f002 fb4b 	bl	801cd18 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801a682:	4b1c      	ldr	r3, [pc, #112]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a684:	2200      	movs	r2, #0
 801a686:	735a      	strb	r2, [r3, #13]
        break;
 801a688:	e02f      	b.n	801a6ea <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801a68a:	2000      	movs	r0, #0
 801a68c:	f002 fb44 	bl	801cd18 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801a690:	4b18      	ldr	r3, [pc, #96]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a692:	2200      	movs	r2, #0
 801a694:	735a      	strb	r2, [r3, #13]
        break;
 801a696:	e028      	b.n	801a6ea <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801a698:	2001      	movs	r0, #1
 801a69a:	f002 fb3d 	bl	801cd18 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801a69e:	4b15      	ldr	r3, [pc, #84]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6a0:	7b5a      	ldrb	r2, [r3, #13]
 801a6a2:	4b14      	ldr	r3, [pc, #80]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6a4:	7b1b      	ldrb	r3, [r3, #12]
 801a6a6:	429a      	cmp	r2, r3
 801a6a8:	d01e      	beq.n	801a6e8 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801a6aa:	4b12      	ldr	r3, [pc, #72]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6ac:	7b1a      	ldrb	r2, [r3, #12]
 801a6ae:	4b11      	ldr	r3, [pc, #68]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6b0:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801a6b2:	4b10      	ldr	r3, [pc, #64]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6b4:	7b5b      	ldrb	r3, [r3, #13]
 801a6b6:	4618      	mov	r0, r3
 801a6b8:	f000 ffa0 	bl	801b5fc <RadioSetPublicNetwork>
        }
        break;
 801a6bc:	e014      	b.n	801a6e8 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801a6be:	2002      	movs	r0, #2
 801a6c0:	f002 fb2a 	bl	801cd18 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801a6c4:	4b0b      	ldr	r3, [pc, #44]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6c6:	2200      	movs	r2, #0
 801a6c8:	735a      	strb	r2, [r3, #13]
        break;
 801a6ca:	e00e      	b.n	801a6ea <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801a6cc:	2002      	movs	r0, #2
 801a6ce:	f002 fb23 	bl	801cd18 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801a6d2:	4b08      	ldr	r3, [pc, #32]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6d4:	2200      	movs	r2, #0
 801a6d6:	735a      	strb	r2, [r3, #13]
        break;
 801a6d8:	e007      	b.n	801a6ea <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801a6da:	2000      	movs	r0, #0
 801a6dc:	f002 fb1c 	bl	801cd18 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801a6e0:	4b04      	ldr	r3, [pc, #16]	@ (801a6f4 <RadioSetModem+0xb4>)
 801a6e2:	2200      	movs	r2, #0
 801a6e4:	735a      	strb	r2, [r3, #13]
        break;
 801a6e6:	e000      	b.n	801a6ea <RadioSetModem+0xaa>
        break;
 801a6e8:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801a6ea:	bf00      	nop
 801a6ec:	3708      	adds	r7, #8
 801a6ee:	46bd      	mov	sp, r7
 801a6f0:	bd80      	pop	{r7, pc}
 801a6f2:	bf00      	nop
 801a6f4:	20001ee4 	.word	0x20001ee4

0801a6f8 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801a6f8:	b580      	push	{r7, lr}
 801a6fa:	b082      	sub	sp, #8
 801a6fc:	af00      	add	r7, sp, #0
 801a6fe:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801a700:	6878      	ldr	r0, [r7, #4]
 801a702:	f002 fac3 	bl	801cc8c <SUBGRF_SetRfFrequency>
}
 801a706:	bf00      	nop
 801a708:	3708      	adds	r7, #8
 801a70a:	46bd      	mov	sp, r7
 801a70c:	bd80      	pop	{r7, pc}

0801a70e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801a70e:	b580      	push	{r7, lr}
 801a710:	b090      	sub	sp, #64	@ 0x40
 801a712:	af0a      	add	r7, sp, #40	@ 0x28
 801a714:	60f8      	str	r0, [r7, #12]
 801a716:	60b9      	str	r1, [r7, #8]
 801a718:	603b      	str	r3, [r7, #0]
 801a71a:	4613      	mov	r3, r2
 801a71c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801a71e:	2301      	movs	r3, #1
 801a720:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801a722:	2300      	movs	r3, #0
 801a724:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801a726:	2300      	movs	r3, #0
 801a728:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 801a72a:	f000 fdf2 	bl	801b312 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 801a72e:	2000      	movs	r0, #0
 801a730:	f7ff ff86 	bl	801a640 <RadioSetModem>

    RadioSetChannel( freq );
 801a734:	68f8      	ldr	r0, [r7, #12]
 801a736:	f7ff ffdf 	bl	801a6f8 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801a73a:	2301      	movs	r3, #1
 801a73c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a73e:	2300      	movs	r3, #0
 801a740:	9308      	str	r3, [sp, #32]
 801a742:	2300      	movs	r3, #0
 801a744:	9307      	str	r3, [sp, #28]
 801a746:	2300      	movs	r3, #0
 801a748:	9306      	str	r3, [sp, #24]
 801a74a:	2300      	movs	r3, #0
 801a74c:	9305      	str	r3, [sp, #20]
 801a74e:	2300      	movs	r3, #0
 801a750:	9304      	str	r3, [sp, #16]
 801a752:	2300      	movs	r3, #0
 801a754:	9303      	str	r3, [sp, #12]
 801a756:	2300      	movs	r3, #0
 801a758:	9302      	str	r3, [sp, #8]
 801a75a:	2303      	movs	r3, #3
 801a75c:	9301      	str	r3, [sp, #4]
 801a75e:	68bb      	ldr	r3, [r7, #8]
 801a760:	9300      	str	r3, [sp, #0]
 801a762:	2300      	movs	r3, #0
 801a764:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801a768:	68b9      	ldr	r1, [r7, #8]
 801a76a:	2000      	movs	r0, #0
 801a76c:	f000 f83c 	bl	801a7e8 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801a770:	2000      	movs	r0, #0
 801a772:	f000 fdd5 	bl	801b320 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801a776:	f000 ff6f 	bl	801b658 <RadioGetWakeupTime>
 801a77a:	4603      	mov	r3, r0
 801a77c:	4618      	mov	r0, r3
 801a77e:	f7e7 fd01 	bl	8002184 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801a782:	f004 f8bf 	bl	801e904 <UTIL_TIMER_GetCurrentTime>
 801a786:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801a788:	e00d      	b.n	801a7a6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801a78a:	2000      	movs	r0, #0
 801a78c:	f000 feb6 	bl	801b4fc <RadioRssi>
 801a790:	4603      	mov	r3, r0
 801a792:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801a794:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801a798:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801a79c:	429a      	cmp	r2, r3
 801a79e:	dd02      	ble.n	801a7a6 <RadioIsChannelFree+0x98>
        {
            status = false;
 801a7a0:	2300      	movs	r3, #0
 801a7a2:	75fb      	strb	r3, [r7, #23]
            break;
 801a7a4:	e006      	b.n	801a7b4 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801a7a6:	6938      	ldr	r0, [r7, #16]
 801a7a8:	f004 f8be 	bl	801e928 <UTIL_TIMER_GetElapsedTime>
 801a7ac:	4602      	mov	r2, r0
 801a7ae:	683b      	ldr	r3, [r7, #0]
 801a7b0:	4293      	cmp	r3, r2
 801a7b2:	d8ea      	bhi.n	801a78a <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801a7b4:	f000 fdad 	bl	801b312 <RadioStandby>

    return status;
 801a7b8:	7dfb      	ldrb	r3, [r7, #23]
}
 801a7ba:	4618      	mov	r0, r3
 801a7bc:	3718      	adds	r7, #24
 801a7be:	46bd      	mov	sp, r7
 801a7c0:	bd80      	pop	{r7, pc}

0801a7c2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801a7c2:	b580      	push	{r7, lr}
 801a7c4:	b082      	sub	sp, #8
 801a7c6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801a7c8:	2300      	movs	r3, #0
 801a7ca:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801a7cc:	2300      	movs	r3, #0
 801a7ce:	2200      	movs	r2, #0
 801a7d0:	2100      	movs	r1, #0
 801a7d2:	2000      	movs	r0, #0
 801a7d4:	f002 f9fe 	bl	801cbd4 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801a7d8:	f001 ffaf 	bl	801c73a <SUBGRF_GetRandom>
 801a7dc:	6078      	str	r0, [r7, #4]

    return rnd;
 801a7de:	687b      	ldr	r3, [r7, #4]
}
 801a7e0:	4618      	mov	r0, r3
 801a7e2:	3708      	adds	r7, #8
 801a7e4:	46bd      	mov	sp, r7
 801a7e6:	bd80      	pop	{r7, pc}

0801a7e8 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801a7e8:	b580      	push	{r7, lr}
 801a7ea:	b08a      	sub	sp, #40	@ 0x28
 801a7ec:	af00      	add	r7, sp, #0
 801a7ee:	60b9      	str	r1, [r7, #8]
 801a7f0:	607a      	str	r2, [r7, #4]
 801a7f2:	461a      	mov	r2, r3
 801a7f4:	4603      	mov	r3, r0
 801a7f6:	73fb      	strb	r3, [r7, #15]
 801a7f8:	4613      	mov	r3, r2
 801a7fa:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 801a7fc:	4ab9      	ldr	r2, [pc, #740]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a7fe:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a802:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 801a804:	f003 f897 	bl	801d936 <RFW_DeInit>
    if( rxContinuous == true )
 801a808:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a80c:	2b00      	cmp	r3, #0
 801a80e:	d001      	beq.n	801a814 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801a810:	2300      	movs	r3, #0
 801a812:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 801a814:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d004      	beq.n	801a826 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801a81c:	4ab2      	ldr	r2, [pc, #712]	@ (801aae8 <RadioSetRxConfig+0x300>)
 801a81e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801a822:	7013      	strb	r3, [r2, #0]
 801a824:	e002      	b.n	801a82c <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801a826:	4bb0      	ldr	r3, [pc, #704]	@ (801aae8 <RadioSetRxConfig+0x300>)
 801a828:	22ff      	movs	r2, #255	@ 0xff
 801a82a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801a82c:	7bfb      	ldrb	r3, [r7, #15]
 801a82e:	2b05      	cmp	r3, #5
 801a830:	d009      	beq.n	801a846 <RadioSetRxConfig+0x5e>
 801a832:	2b05      	cmp	r3, #5
 801a834:	f300 81d7 	bgt.w	801abe6 <RadioSetRxConfig+0x3fe>
 801a838:	2b00      	cmp	r3, #0
 801a83a:	f000 80bf 	beq.w	801a9bc <RadioSetRxConfig+0x1d4>
 801a83e:	2b01      	cmp	r3, #1
 801a840:	f000 8124 	beq.w	801aa8c <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801a844:	e1cf      	b.n	801abe6 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801a846:	2001      	movs	r0, #1
 801a848:	f002 f8bc 	bl	801c9c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a84c:	4ba5      	ldr	r3, [pc, #660]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a84e:	2200      	movs	r2, #0
 801a850:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801a854:	4aa3      	ldr	r2, [pc, #652]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a856:	687b      	ldr	r3, [r7, #4]
 801a858:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801a85a:	4ba2      	ldr	r3, [pc, #648]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a85c:	2209      	movs	r2, #9
 801a85e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801a862:	4ba0      	ldr	r3, [pc, #640]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a864:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801a868:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801a86a:	68b8      	ldr	r0, [r7, #8]
 801a86c:	f002 ff96 	bl	801d79c <SUBGRF_GetFskBandwidthRegValue>
 801a870:	4603      	mov	r3, r0
 801a872:	461a      	mov	r2, r3
 801a874:	4b9b      	ldr	r3, [pc, #620]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a876:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a87a:	4b9a      	ldr	r3, [pc, #616]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a87c:	2200      	movs	r2, #0
 801a87e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801a880:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801a882:	00db      	lsls	r3, r3, #3
 801a884:	b29a      	uxth	r2, r3
 801a886:	4b97      	ldr	r3, [pc, #604]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a888:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801a88a:	4b96      	ldr	r3, [pc, #600]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a88c:	2200      	movs	r2, #0
 801a88e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801a890:	4b94      	ldr	r3, [pc, #592]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a892:	2210      	movs	r2, #16
 801a894:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801a896:	4b93      	ldr	r3, [pc, #588]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a898:	2200      	movs	r2, #0
 801a89a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801a89c:	4b91      	ldr	r3, [pc, #580]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a89e:	2200      	movs	r2, #0
 801a8a0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801a8a2:	4b91      	ldr	r3, [pc, #580]	@ (801aae8 <RadioSetRxConfig+0x300>)
 801a8a4:	781a      	ldrb	r2, [r3, #0]
 801a8a6:	4b8f      	ldr	r3, [pc, #572]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a8a8:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801a8aa:	4b8e      	ldr	r3, [pc, #568]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a8ac:	2201      	movs	r2, #1
 801a8ae:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801a8b0:	4b8c      	ldr	r3, [pc, #560]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a8b2:	2200      	movs	r2, #0
 801a8b4:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801a8b6:	2005      	movs	r0, #5
 801a8b8:	f7ff fec2 	bl	801a640 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a8bc:	488b      	ldr	r0, [pc, #556]	@ (801aaec <RadioSetRxConfig+0x304>)
 801a8be:	f002 fb1f 	bl	801cf00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a8c2:	488b      	ldr	r0, [pc, #556]	@ (801aaf0 <RadioSetRxConfig+0x308>)
 801a8c4:	f002 fbee 	bl	801d0a4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801a8c8:	4a8a      	ldr	r2, [pc, #552]	@ (801aaf4 <RadioSetRxConfig+0x30c>)
 801a8ca:	f107 031c 	add.w	r3, r7, #28
 801a8ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a8d2:	e883 0003 	stmia.w	r3, {r0, r1}
 801a8d6:	f107 031c 	add.w	r3, r7, #28
 801a8da:	4618      	mov	r0, r3
 801a8dc:	f001 feab 	bl	801c636 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801a8e0:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801a8e4:	f001 fef6 	bl	801c6d4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801a8e8:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801a8ec:	f000 fe24 	bl	801b538 <RadioRead>
 801a8f0:	4603      	mov	r3, r0
 801a8f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 801a8f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a8fa:	f023 0310 	bic.w	r3, r3, #16
 801a8fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 801a902:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a906:	4619      	mov	r1, r3
 801a908:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801a90c:	f000 fe02 	bl	801b514 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 801a910:	2104      	movs	r1, #4
 801a912:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 801a916:	f000 fdfd 	bl	801b514 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801a91a:	f640 009b 	movw	r0, #2203	@ 0x89b
 801a91e:	f000 fe0b 	bl	801b538 <RadioRead>
 801a922:	4603      	mov	r3, r0
 801a924:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801a928:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a92c:	f023 031c 	bic.w	r3, r3, #28
 801a930:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 801a934:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a938:	f043 0308 	orr.w	r3, r3, #8
 801a93c:	b2db      	uxtb	r3, r3
 801a93e:	4619      	mov	r1, r3
 801a940:	f640 009b 	movw	r0, #2203	@ 0x89b
 801a944:	f000 fde6 	bl	801b514 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801a948:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801a94c:	f000 fdf4 	bl	801b538 <RadioRead>
 801a950:	4603      	mov	r3, r0
 801a952:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801a956:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a95a:	f023 0318 	bic.w	r3, r3, #24
 801a95e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 801a962:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a966:	f043 0318 	orr.w	r3, r3, #24
 801a96a:	b2db      	uxtb	r3, r3
 801a96c:	4619      	mov	r1, r3
 801a96e:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801a972:	f000 fdcf 	bl	801b514 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801a976:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801a97a:	f000 fddd 	bl	801b538 <RadioRead>
 801a97e:	4603      	mov	r3, r0
 801a980:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801a984:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801a98c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 801a990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a994:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 801a998:	b2db      	uxtb	r3, r3
 801a99a:	4619      	mov	r1, r3
 801a99c:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801a9a0:	f000 fdb8 	bl	801b514 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801a9a4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801a9a6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801a9aa:	fb02 f303 	mul.w	r3, r2, r3
 801a9ae:	461a      	mov	r2, r3
 801a9b0:	687b      	ldr	r3, [r7, #4]
 801a9b2:	fbb2 f3f3 	udiv	r3, r2, r3
 801a9b6:	4a4b      	ldr	r2, [pc, #300]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9b8:	6093      	str	r3, [r2, #8]
            break;
 801a9ba:	e115      	b.n	801abe8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801a9bc:	2000      	movs	r0, #0
 801a9be:	f002 f801 	bl	801c9c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a9c2:	4b48      	ldr	r3, [pc, #288]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9c4:	2200      	movs	r2, #0
 801a9c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801a9ca:	4a46      	ldr	r2, [pc, #280]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9cc:	687b      	ldr	r3, [r7, #4]
 801a9ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801a9d0:	4b44      	ldr	r3, [pc, #272]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9d2:	220b      	movs	r2, #11
 801a9d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801a9d8:	68b8      	ldr	r0, [r7, #8]
 801a9da:	f002 fedf 	bl	801d79c <SUBGRF_GetFskBandwidthRegValue>
 801a9de:	4603      	mov	r3, r0
 801a9e0:	461a      	mov	r2, r3
 801a9e2:	4b40      	ldr	r3, [pc, #256]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a9e8:	4b3e      	ldr	r3, [pc, #248]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9ea:	2200      	movs	r2, #0
 801a9ec:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801a9ee:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801a9f0:	00db      	lsls	r3, r3, #3
 801a9f2:	b29a      	uxth	r2, r3
 801a9f4:	4b3b      	ldr	r3, [pc, #236]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9f6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801a9f8:	4b3a      	ldr	r3, [pc, #232]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801a9fa:	2204      	movs	r2, #4
 801a9fc:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801a9fe:	4b39      	ldr	r3, [pc, #228]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa00:	2218      	movs	r2, #24
 801aa02:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801aa04:	4b37      	ldr	r3, [pc, #220]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa06:	2200      	movs	r2, #0
 801aa08:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801aa0a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801aa0e:	f083 0301 	eor.w	r3, r3, #1
 801aa12:	b2db      	uxtb	r3, r3
 801aa14:	461a      	mov	r2, r3
 801aa16:	4b33      	ldr	r3, [pc, #204]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa18:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801aa1a:	4b33      	ldr	r3, [pc, #204]	@ (801aae8 <RadioSetRxConfig+0x300>)
 801aa1c:	781a      	ldrb	r2, [r3, #0]
 801aa1e:	4b31      	ldr	r3, [pc, #196]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa20:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801aa22:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801aa26:	2b00      	cmp	r3, #0
 801aa28:	d003      	beq.n	801aa32 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801aa2a:	4b2e      	ldr	r3, [pc, #184]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa2c:	22f2      	movs	r2, #242	@ 0xf2
 801aa2e:	75da      	strb	r2, [r3, #23]
 801aa30:	e002      	b.n	801aa38 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801aa32:	4b2c      	ldr	r3, [pc, #176]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa34:	2201      	movs	r2, #1
 801aa36:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801aa38:	4b2a      	ldr	r3, [pc, #168]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa3a:	2201      	movs	r2, #1
 801aa3c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801aa3e:	f000 fc68 	bl	801b312 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801aa42:	2000      	movs	r0, #0
 801aa44:	f7ff fdfc 	bl	801a640 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801aa48:	4828      	ldr	r0, [pc, #160]	@ (801aaec <RadioSetRxConfig+0x304>)
 801aa4a:	f002 fa59 	bl	801cf00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801aa4e:	4828      	ldr	r0, [pc, #160]	@ (801aaf0 <RadioSetRxConfig+0x308>)
 801aa50:	f002 fb28 	bl	801d0a4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801aa54:	4a28      	ldr	r2, [pc, #160]	@ (801aaf8 <RadioSetRxConfig+0x310>)
 801aa56:	f107 0314 	add.w	r3, r7, #20
 801aa5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801aa5e:	e883 0003 	stmia.w	r3, {r0, r1}
 801aa62:	f107 0314 	add.w	r3, r7, #20
 801aa66:	4618      	mov	r0, r3
 801aa68:	f001 fde5 	bl	801c636 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801aa6c:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801aa70:	f001 fe30 	bl	801c6d4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801aa74:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801aa76:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801aa7a:	fb02 f303 	mul.w	r3, r2, r3
 801aa7e:	461a      	mov	r2, r3
 801aa80:	687b      	ldr	r3, [r7, #4]
 801aa82:	fbb2 f3f3 	udiv	r3, r2, r3
 801aa86:	4a17      	ldr	r2, [pc, #92]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa88:	6093      	str	r3, [r2, #8]
            break;
 801aa8a:	e0ad      	b.n	801abe8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801aa8c:	2000      	movs	r0, #0
 801aa8e:	f001 ff99 	bl	801c9c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801aa92:	4b14      	ldr	r3, [pc, #80]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aa94:	2201      	movs	r2, #1
 801aa96:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801aa9a:	687b      	ldr	r3, [r7, #4]
 801aa9c:	b2da      	uxtb	r2, r3
 801aa9e:	4b11      	ldr	r3, [pc, #68]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aaa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801aaa4:	4a15      	ldr	r2, [pc, #84]	@ (801aafc <RadioSetRxConfig+0x314>)
 801aaa6:	68bb      	ldr	r3, [r7, #8]
 801aaa8:	4413      	add	r3, r2
 801aaaa:	781a      	ldrb	r2, [r3, #0]
 801aaac:	4b0d      	ldr	r3, [pc, #52]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aaae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801aab2:	4a0c      	ldr	r2, [pc, #48]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aab4:	7bbb      	ldrb	r3, [r7, #14]
 801aab6:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801aaba:	68bb      	ldr	r3, [r7, #8]
 801aabc:	2b00      	cmp	r3, #0
 801aabe:	d105      	bne.n	801aacc <RadioSetRxConfig+0x2e4>
 801aac0:	687b      	ldr	r3, [r7, #4]
 801aac2:	2b0b      	cmp	r3, #11
 801aac4:	d008      	beq.n	801aad8 <RadioSetRxConfig+0x2f0>
 801aac6:	687b      	ldr	r3, [r7, #4]
 801aac8:	2b0c      	cmp	r3, #12
 801aaca:	d005      	beq.n	801aad8 <RadioSetRxConfig+0x2f0>
 801aacc:	68bb      	ldr	r3, [r7, #8]
 801aace:	2b01      	cmp	r3, #1
 801aad0:	d116      	bne.n	801ab00 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801aad2:	687b      	ldr	r3, [r7, #4]
 801aad4:	2b0c      	cmp	r3, #12
 801aad6:	d113      	bne.n	801ab00 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801aad8:	4b02      	ldr	r3, [pc, #8]	@ (801aae4 <RadioSetRxConfig+0x2fc>)
 801aada:	2201      	movs	r2, #1
 801aadc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801aae0:	e012      	b.n	801ab08 <RadioSetRxConfig+0x320>
 801aae2:	bf00      	nop
 801aae4:	20001ee4 	.word	0x20001ee4
 801aae8:	20000148 	.word	0x20000148
 801aaec:	20001f1c 	.word	0x20001f1c
 801aaf0:	20001ef2 	.word	0x20001ef2
 801aaf4:	0801f998 	.word	0x0801f998
 801aaf8:	0801f9a0 	.word	0x0801f9a0
 801aafc:	08020148 	.word	0x08020148
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801ab00:	4b3b      	ldr	r3, [pc, #236]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab02:	2200      	movs	r2, #0
 801ab04:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ab08:	4b39      	ldr	r3, [pc, #228]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab0a:	2201      	movs	r2, #1
 801ab0c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ab0e:	4b38      	ldr	r3, [pc, #224]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab10:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801ab14:	2b05      	cmp	r3, #5
 801ab16:	d004      	beq.n	801ab22 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801ab18:	4b35      	ldr	r3, [pc, #212]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ab1e:	2b06      	cmp	r3, #6
 801ab20:	d10a      	bne.n	801ab38 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801ab22:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ab24:	2b0b      	cmp	r3, #11
 801ab26:	d803      	bhi.n	801ab30 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801ab28:	4b31      	ldr	r3, [pc, #196]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab2a:	220c      	movs	r2, #12
 801ab2c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801ab2e:	e006      	b.n	801ab3e <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ab30:	4a2f      	ldr	r2, [pc, #188]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab32:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ab34:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801ab36:	e002      	b.n	801ab3e <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ab38:	4a2d      	ldr	r2, [pc, #180]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab3a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ab3c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801ab3e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801ab42:	4b2b      	ldr	r3, [pc, #172]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab44:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801ab46:	4b2b      	ldr	r3, [pc, #172]	@ (801abf4 <RadioSetRxConfig+0x40c>)
 801ab48:	781a      	ldrb	r2, [r3, #0]
 801ab4a:	4b29      	ldr	r3, [pc, #164]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab4c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801ab4e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801ab52:	4b27      	ldr	r3, [pc, #156]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab54:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801ab58:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 801ab5c:	4b24      	ldr	r3, [pc, #144]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801ab62:	f000 fbd6 	bl	801b312 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801ab66:	2001      	movs	r0, #1
 801ab68:	f7ff fd6a 	bl	801a640 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ab6c:	4822      	ldr	r0, [pc, #136]	@ (801abf8 <RadioSetRxConfig+0x410>)
 801ab6e:	f002 f9c7 	bl	801cf00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ab72:	4822      	ldr	r0, [pc, #136]	@ (801abfc <RadioSetRxConfig+0x414>)
 801ab74:	f002 fa96 	bl	801d0a4 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801ab78:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801ab7a:	b2db      	uxtb	r3, r3
 801ab7c:	4618      	mov	r0, r3
 801ab7e:	f001 ff30 	bl	801c9e2 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801ab82:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801ab86:	f002 fbf7 	bl	801d378 <SUBGRF_ReadRegister>
 801ab8a:	4603      	mov	r3, r0
 801ab8c:	f003 0301 	and.w	r3, r3, #1
 801ab90:	b2db      	uxtb	r3, r3
 801ab92:	4619      	mov	r1, r3
 801ab94:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801ab98:	f002 fbcc 	bl	801d334 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801ab9c:	4b14      	ldr	r3, [pc, #80]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801ab9e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801aba2:	2b01      	cmp	r3, #1
 801aba4:	d10d      	bne.n	801abc2 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801aba6:	f240 7036 	movw	r0, #1846	@ 0x736
 801abaa:	f002 fbe5 	bl	801d378 <SUBGRF_ReadRegister>
 801abae:	4603      	mov	r3, r0
 801abb0:	f023 0304 	bic.w	r3, r3, #4
 801abb4:	b2db      	uxtb	r3, r3
 801abb6:	4619      	mov	r1, r3
 801abb8:	f240 7036 	movw	r0, #1846	@ 0x736
 801abbc:	f002 fbba 	bl	801d334 <SUBGRF_WriteRegister>
 801abc0:	e00c      	b.n	801abdc <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801abc2:	f240 7036 	movw	r0, #1846	@ 0x736
 801abc6:	f002 fbd7 	bl	801d378 <SUBGRF_ReadRegister>
 801abca:	4603      	mov	r3, r0
 801abcc:	f043 0304 	orr.w	r3, r3, #4
 801abd0:	b2db      	uxtb	r3, r3
 801abd2:	4619      	mov	r1, r3
 801abd4:	f240 7036 	movw	r0, #1846	@ 0x736
 801abd8:	f002 fbac 	bl	801d334 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801abdc:	4b04      	ldr	r3, [pc, #16]	@ (801abf0 <RadioSetRxConfig+0x408>)
 801abde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801abe2:	609a      	str	r2, [r3, #8]
            break;
 801abe4:	e000      	b.n	801abe8 <RadioSetRxConfig+0x400>
            break;
 801abe6:	bf00      	nop
    }
}
 801abe8:	bf00      	nop
 801abea:	3728      	adds	r7, #40	@ 0x28
 801abec:	46bd      	mov	sp, r7
 801abee:	bd80      	pop	{r7, pc}
 801abf0:	20001ee4 	.word	0x20001ee4
 801abf4:	20000148 	.word	0x20000148
 801abf8:	20001f1c 	.word	0x20001f1c
 801abfc:	20001ef2 	.word	0x20001ef2

0801ac00 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801ac00:	b580      	push	{r7, lr}
 801ac02:	b086      	sub	sp, #24
 801ac04:	af00      	add	r7, sp, #0
 801ac06:	60ba      	str	r2, [r7, #8]
 801ac08:	607b      	str	r3, [r7, #4]
 801ac0a:	4603      	mov	r3, r0
 801ac0c:	73fb      	strb	r3, [r7, #15]
 801ac0e:	460b      	mov	r3, r1
 801ac10:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801ac12:	f002 fe90 	bl	801d936 <RFW_DeInit>
    switch( modem )
 801ac16:	7bfb      	ldrb	r3, [r7, #15]
 801ac18:	2b04      	cmp	r3, #4
 801ac1a:	f000 80c7 	beq.w	801adac <RadioSetTxConfig+0x1ac>
 801ac1e:	2b04      	cmp	r3, #4
 801ac20:	f300 80d6 	bgt.w	801add0 <RadioSetTxConfig+0x1d0>
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d002      	beq.n	801ac2e <RadioSetTxConfig+0x2e>
 801ac28:	2b01      	cmp	r3, #1
 801ac2a:	d059      	beq.n	801ace0 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801ac2c:	e0d0      	b.n	801add0 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ac2e:	4b77      	ldr	r3, [pc, #476]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac30:	2200      	movs	r2, #0
 801ac32:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801ac36:	4a75      	ldr	r2, [pc, #468]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac38:	6a3b      	ldr	r3, [r7, #32]
 801ac3a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801ac3c:	4b73      	ldr	r3, [pc, #460]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac3e:	220b      	movs	r2, #11
 801ac40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801ac44:	6878      	ldr	r0, [r7, #4]
 801ac46:	f002 fda9 	bl	801d79c <SUBGRF_GetFskBandwidthRegValue>
 801ac4a:	4603      	mov	r3, r0
 801ac4c:	461a      	mov	r2, r3
 801ac4e:	4b6f      	ldr	r3, [pc, #444]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801ac54:	4a6d      	ldr	r2, [pc, #436]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac56:	68bb      	ldr	r3, [r7, #8]
 801ac58:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ac5a:	4b6c      	ldr	r3, [pc, #432]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac5c:	2200      	movs	r2, #0
 801ac5e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801ac60:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ac62:	00db      	lsls	r3, r3, #3
 801ac64:	b29a      	uxth	r2, r3
 801ac66:	4b69      	ldr	r3, [pc, #420]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac68:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801ac6a:	4b68      	ldr	r3, [pc, #416]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac6c:	2204      	movs	r2, #4
 801ac6e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801ac70:	4b66      	ldr	r3, [pc, #408]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac72:	2218      	movs	r2, #24
 801ac74:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801ac76:	4b65      	ldr	r3, [pc, #404]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac78:	2200      	movs	r2, #0
 801ac7a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801ac7c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801ac80:	f083 0301 	eor.w	r3, r3, #1
 801ac84:	b2db      	uxtb	r3, r3
 801ac86:	461a      	mov	r2, r3
 801ac88:	4b60      	ldr	r3, [pc, #384]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac8a:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801ac8c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801ac90:	2b00      	cmp	r3, #0
 801ac92:	d003      	beq.n	801ac9c <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801ac94:	4b5d      	ldr	r3, [pc, #372]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac96:	22f2      	movs	r2, #242	@ 0xf2
 801ac98:	75da      	strb	r2, [r3, #23]
 801ac9a:	e002      	b.n	801aca2 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801ac9c:	4b5b      	ldr	r3, [pc, #364]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ac9e:	2201      	movs	r2, #1
 801aca0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801aca2:	4b5a      	ldr	r3, [pc, #360]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801aca4:	2201      	movs	r2, #1
 801aca6:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801aca8:	f000 fb33 	bl	801b312 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801acac:	2000      	movs	r0, #0
 801acae:	f7ff fcc7 	bl	801a640 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801acb2:	4857      	ldr	r0, [pc, #348]	@ (801ae10 <RadioSetTxConfig+0x210>)
 801acb4:	f002 f924 	bl	801cf00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801acb8:	4856      	ldr	r0, [pc, #344]	@ (801ae14 <RadioSetTxConfig+0x214>)
 801acba:	f002 f9f3 	bl	801d0a4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801acbe:	4a56      	ldr	r2, [pc, #344]	@ (801ae18 <RadioSetTxConfig+0x218>)
 801acc0:	f107 0310 	add.w	r3, r7, #16
 801acc4:	e892 0003 	ldmia.w	r2, {r0, r1}
 801acc8:	e883 0003 	stmia.w	r3, {r0, r1}
 801accc:	f107 0310 	add.w	r3, r7, #16
 801acd0:	4618      	mov	r0, r3
 801acd2:	f001 fcb0 	bl	801c636 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801acd6:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801acda:	f001 fcfb 	bl	801c6d4 <SUBGRF_SetWhiteningSeed>
            break;
 801acde:	e078      	b.n	801add2 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ace0:	4b4a      	ldr	r3, [pc, #296]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ace2:	2201      	movs	r2, #1
 801ace4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801ace8:	6a3b      	ldr	r3, [r7, #32]
 801acea:	b2da      	uxtb	r2, r3
 801acec:	4b47      	ldr	r3, [pc, #284]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801acee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801acf2:	4a4a      	ldr	r2, [pc, #296]	@ (801ae1c <RadioSetTxConfig+0x21c>)
 801acf4:	687b      	ldr	r3, [r7, #4]
 801acf6:	4413      	add	r3, r2
 801acf8:	781a      	ldrb	r2, [r3, #0]
 801acfa:	4b44      	ldr	r3, [pc, #272]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801acfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801ad00:	4a42      	ldr	r2, [pc, #264]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad02:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801ad06:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801ad0a:	687b      	ldr	r3, [r7, #4]
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	d105      	bne.n	801ad1c <RadioSetTxConfig+0x11c>
 801ad10:	6a3b      	ldr	r3, [r7, #32]
 801ad12:	2b0b      	cmp	r3, #11
 801ad14:	d008      	beq.n	801ad28 <RadioSetTxConfig+0x128>
 801ad16:	6a3b      	ldr	r3, [r7, #32]
 801ad18:	2b0c      	cmp	r3, #12
 801ad1a:	d005      	beq.n	801ad28 <RadioSetTxConfig+0x128>
 801ad1c:	687b      	ldr	r3, [r7, #4]
 801ad1e:	2b01      	cmp	r3, #1
 801ad20:	d107      	bne.n	801ad32 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801ad22:	6a3b      	ldr	r3, [r7, #32]
 801ad24:	2b0c      	cmp	r3, #12
 801ad26:	d104      	bne.n	801ad32 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801ad28:	4b38      	ldr	r3, [pc, #224]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad2a:	2201      	movs	r2, #1
 801ad2c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801ad30:	e003      	b.n	801ad3a <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801ad32:	4b36      	ldr	r3, [pc, #216]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad34:	2200      	movs	r2, #0
 801ad36:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ad3a:	4b34      	ldr	r3, [pc, #208]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad3c:	2201      	movs	r2, #1
 801ad3e:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ad40:	4b32      	ldr	r3, [pc, #200]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801ad46:	2b05      	cmp	r3, #5
 801ad48:	d004      	beq.n	801ad54 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801ad4a:	4b30      	ldr	r3, [pc, #192]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad4c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ad50:	2b06      	cmp	r3, #6
 801ad52:	d10a      	bne.n	801ad6a <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801ad54:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ad56:	2b0b      	cmp	r3, #11
 801ad58:	d803      	bhi.n	801ad62 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801ad5a:	4b2c      	ldr	r3, [pc, #176]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad5c:	220c      	movs	r2, #12
 801ad5e:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801ad60:	e006      	b.n	801ad70 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ad62:	4a2a      	ldr	r2, [pc, #168]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad64:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ad66:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801ad68:	e002      	b.n	801ad70 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ad6a:	4a28      	ldr	r2, [pc, #160]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad6c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ad6e:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801ad70:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801ad74:	4b25      	ldr	r3, [pc, #148]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad76:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801ad78:	4b29      	ldr	r3, [pc, #164]	@ (801ae20 <RadioSetTxConfig+0x220>)
 801ad7a:	781a      	ldrb	r2, [r3, #0]
 801ad7c:	4b23      	ldr	r3, [pc, #140]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad7e:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801ad80:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801ad84:	4b21      	ldr	r3, [pc, #132]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad86:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801ad8a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801ad8e:	4b1f      	ldr	r3, [pc, #124]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ad90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801ad94:	f000 fabd 	bl	801b312 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801ad98:	2001      	movs	r0, #1
 801ad9a:	f7ff fc51 	bl	801a640 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ad9e:	481c      	ldr	r0, [pc, #112]	@ (801ae10 <RadioSetTxConfig+0x210>)
 801ada0:	f002 f8ae 	bl	801cf00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ada4:	481b      	ldr	r0, [pc, #108]	@ (801ae14 <RadioSetTxConfig+0x214>)
 801ada6:	f002 f97d 	bl	801d0a4 <SUBGRF_SetPacketParams>
            break;
 801adaa:	e012      	b.n	801add2 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801adac:	2004      	movs	r0, #4
 801adae:	f7ff fc47 	bl	801a640 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801adb2:	4b16      	ldr	r3, [pc, #88]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801adb4:	2202      	movs	r2, #2
 801adb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801adba:	4a14      	ldr	r2, [pc, #80]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801adbc:	6a3b      	ldr	r3, [r7, #32]
 801adbe:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801adc0:	4b12      	ldr	r3, [pc, #72]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801adc2:	2216      	movs	r2, #22
 801adc4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801adc8:	4811      	ldr	r0, [pc, #68]	@ (801ae10 <RadioSetTxConfig+0x210>)
 801adca:	f002 f899 	bl	801cf00 <SUBGRF_SetModulationParams>
            break;
 801adce:	e000      	b.n	801add2 <RadioSetTxConfig+0x1d2>
            break;
 801add0:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801add2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801add6:	4618      	mov	r0, r3
 801add8:	f002 fbe2 	bl	801d5a0 <SUBGRF_SetRfTxPower>
 801addc:	4603      	mov	r3, r0
 801adde:	461a      	mov	r2, r3
 801ade0:	4b0a      	ldr	r3, [pc, #40]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801ade2:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801ade6:	210e      	movs	r1, #14
 801ade8:	f640 101f 	movw	r0, #2335	@ 0x91f
 801adec:	f002 faa2 	bl	801d334 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801adf0:	4b06      	ldr	r3, [pc, #24]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801adf2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801adf6:	4618      	mov	r0, r3
 801adf8:	f002 fdb1 	bl	801d95e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801adfc:	4a03      	ldr	r2, [pc, #12]	@ (801ae0c <RadioSetTxConfig+0x20c>)
 801adfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ae00:	6053      	str	r3, [r2, #4]
}
 801ae02:	bf00      	nop
 801ae04:	3718      	adds	r7, #24
 801ae06:	46bd      	mov	sp, r7
 801ae08:	bd80      	pop	{r7, pc}
 801ae0a:	bf00      	nop
 801ae0c:	20001ee4 	.word	0x20001ee4
 801ae10:	20001f1c 	.word	0x20001f1c
 801ae14:	20001ef2 	.word	0x20001ef2
 801ae18:	0801f9a0 	.word	0x0801f9a0
 801ae1c:	08020148 	.word	0x08020148
 801ae20:	20000148 	.word	0x20000148

0801ae24 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801ae24:	b480      	push	{r7}
 801ae26:	b083      	sub	sp, #12
 801ae28:	af00      	add	r7, sp, #0
 801ae2a:	6078      	str	r0, [r7, #4]
    return true;
 801ae2c:	2301      	movs	r3, #1
}
 801ae2e:	4618      	mov	r0, r3
 801ae30:	370c      	adds	r7, #12
 801ae32:	46bd      	mov	sp, r7
 801ae34:	bc80      	pop	{r7}
 801ae36:	4770      	bx	lr

0801ae38 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801ae38:	b480      	push	{r7}
 801ae3a:	b085      	sub	sp, #20
 801ae3c:	af00      	add	r7, sp, #0
 801ae3e:	4603      	mov	r3, r0
 801ae40:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801ae42:	2300      	movs	r3, #0
 801ae44:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801ae46:	79fb      	ldrb	r3, [r7, #7]
 801ae48:	2b0a      	cmp	r3, #10
 801ae4a:	d83e      	bhi.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
 801ae4c:	a201      	add	r2, pc, #4	@ (adr r2, 801ae54 <RadioGetLoRaBandwidthInHz+0x1c>)
 801ae4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ae52:	bf00      	nop
 801ae54:	0801ae81 	.word	0x0801ae81
 801ae58:	0801ae91 	.word	0x0801ae91
 801ae5c:	0801aea1 	.word	0x0801aea1
 801ae60:	0801aeb1 	.word	0x0801aeb1
 801ae64:	0801aeb9 	.word	0x0801aeb9
 801ae68:	0801aebf 	.word	0x0801aebf
 801ae6c:	0801aec5 	.word	0x0801aec5
 801ae70:	0801aecb 	.word	0x0801aecb
 801ae74:	0801ae89 	.word	0x0801ae89
 801ae78:	0801ae99 	.word	0x0801ae99
 801ae7c:	0801aea9 	.word	0x0801aea9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801ae80:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801ae84:	60fb      	str	r3, [r7, #12]
        break;
 801ae86:	e020      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801ae88:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 801ae8c:	60fb      	str	r3, [r7, #12]
        break;
 801ae8e:	e01c      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801ae90:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801ae94:	60fb      	str	r3, [r7, #12]
        break;
 801ae96:	e018      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801ae98:	f245 1361 	movw	r3, #20833	@ 0x5161
 801ae9c:	60fb      	str	r3, [r7, #12]
        break;
 801ae9e:	e014      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801aea0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801aea4:	60fb      	str	r3, [r7, #12]
        break;
 801aea6:	e010      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801aea8:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 801aeac:	60fb      	str	r3, [r7, #12]
        break;
 801aeae:	e00c      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801aeb0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801aeb4:	60fb      	str	r3, [r7, #12]
        break;
 801aeb6:	e008      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801aeb8:	4b07      	ldr	r3, [pc, #28]	@ (801aed8 <RadioGetLoRaBandwidthInHz+0xa0>)
 801aeba:	60fb      	str	r3, [r7, #12]
        break;
 801aebc:	e005      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801aebe:	4b07      	ldr	r3, [pc, #28]	@ (801aedc <RadioGetLoRaBandwidthInHz+0xa4>)
 801aec0:	60fb      	str	r3, [r7, #12]
        break;
 801aec2:	e002      	b.n	801aeca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801aec4:	4b06      	ldr	r3, [pc, #24]	@ (801aee0 <RadioGetLoRaBandwidthInHz+0xa8>)
 801aec6:	60fb      	str	r3, [r7, #12]
        break;
 801aec8:	bf00      	nop
    }

    return bandwidthInHz;
 801aeca:	68fb      	ldr	r3, [r7, #12]
}
 801aecc:	4618      	mov	r0, r3
 801aece:	3714      	adds	r7, #20
 801aed0:	46bd      	mov	sp, r7
 801aed2:	bc80      	pop	{r7}
 801aed4:	4770      	bx	lr
 801aed6:	bf00      	nop
 801aed8:	0001e848 	.word	0x0001e848
 801aedc:	0003d090 	.word	0x0003d090
 801aee0:	0007a120 	.word	0x0007a120

0801aee4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801aee4:	b480      	push	{r7}
 801aee6:	b083      	sub	sp, #12
 801aee8:	af00      	add	r7, sp, #0
 801aeea:	6078      	str	r0, [r7, #4]
 801aeec:	4608      	mov	r0, r1
 801aeee:	4611      	mov	r1, r2
 801aef0:	461a      	mov	r2, r3
 801aef2:	4603      	mov	r3, r0
 801aef4:	70fb      	strb	r3, [r7, #3]
 801aef6:	460b      	mov	r3, r1
 801aef8:	803b      	strh	r3, [r7, #0]
 801aefa:	4613      	mov	r3, r2
 801aefc:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801aefe:	883b      	ldrh	r3, [r7, #0]
 801af00:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801af02:	78ba      	ldrb	r2, [r7, #2]
 801af04:	f082 0201 	eor.w	r2, r2, #1
 801af08:	b2d2      	uxtb	r2, r2
 801af0a:	2a00      	cmp	r2, #0
 801af0c:	d001      	beq.n	801af12 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801af0e:	2208      	movs	r2, #8
 801af10:	e000      	b.n	801af14 <RadioGetGfskTimeOnAirNumerator+0x30>
 801af12:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801af14:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801af16:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801af1a:	7c3b      	ldrb	r3, [r7, #16]
 801af1c:	7d39      	ldrb	r1, [r7, #20]
 801af1e:	2900      	cmp	r1, #0
 801af20:	d001      	beq.n	801af26 <RadioGetGfskTimeOnAirNumerator+0x42>
 801af22:	2102      	movs	r1, #2
 801af24:	e000      	b.n	801af28 <RadioGetGfskTimeOnAirNumerator+0x44>
 801af26:	2100      	movs	r1, #0
 801af28:	440b      	add	r3, r1
 801af2a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801af2c:	4413      	add	r3, r2
}
 801af2e:	4618      	mov	r0, r3
 801af30:	370c      	adds	r7, #12
 801af32:	46bd      	mov	sp, r7
 801af34:	bc80      	pop	{r7}
 801af36:	4770      	bx	lr

0801af38 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801af38:	b480      	push	{r7}
 801af3a:	b08b      	sub	sp, #44	@ 0x2c
 801af3c:	af00      	add	r7, sp, #0
 801af3e:	60f8      	str	r0, [r7, #12]
 801af40:	60b9      	str	r1, [r7, #8]
 801af42:	4611      	mov	r1, r2
 801af44:	461a      	mov	r2, r3
 801af46:	460b      	mov	r3, r1
 801af48:	71fb      	strb	r3, [r7, #7]
 801af4a:	4613      	mov	r3, r2
 801af4c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801af4e:	79fb      	ldrb	r3, [r7, #7]
 801af50:	3304      	adds	r3, #4
 801af52:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801af54:	2300      	movs	r3, #0
 801af56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801af5a:	68bb      	ldr	r3, [r7, #8]
 801af5c:	2b05      	cmp	r3, #5
 801af5e:	d002      	beq.n	801af66 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801af60:	68bb      	ldr	r3, [r7, #8]
 801af62:	2b06      	cmp	r3, #6
 801af64:	d104      	bne.n	801af70 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801af66:	88bb      	ldrh	r3, [r7, #4]
 801af68:	2b0b      	cmp	r3, #11
 801af6a:	d801      	bhi.n	801af70 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801af6c:	230c      	movs	r3, #12
 801af6e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801af70:	68fb      	ldr	r3, [r7, #12]
 801af72:	2b00      	cmp	r3, #0
 801af74:	d105      	bne.n	801af82 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801af76:	68bb      	ldr	r3, [r7, #8]
 801af78:	2b0b      	cmp	r3, #11
 801af7a:	d008      	beq.n	801af8e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801af7c:	68bb      	ldr	r3, [r7, #8]
 801af7e:	2b0c      	cmp	r3, #12
 801af80:	d005      	beq.n	801af8e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801af82:	68fb      	ldr	r3, [r7, #12]
 801af84:	2b01      	cmp	r3, #1
 801af86:	d105      	bne.n	801af94 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801af88:	68bb      	ldr	r3, [r7, #8]
 801af8a:	2b0c      	cmp	r3, #12
 801af8c:	d102      	bne.n	801af94 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801af8e:	2301      	movs	r3, #1
 801af90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801af94:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801af98:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801af9a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801af9e:	2a00      	cmp	r2, #0
 801afa0:	d001      	beq.n	801afa6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801afa2:	2210      	movs	r2, #16
 801afa4:	e000      	b.n	801afa8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801afa6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801afa8:	4413      	add	r3, r2
 801afaa:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801afac:	68bb      	ldr	r3, [r7, #8]
 801afae:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801afb0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801afb2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801afb6:	2a00      	cmp	r2, #0
 801afb8:	d001      	beq.n	801afbe <RadioGetLoRaTimeOnAirNumerator+0x86>
 801afba:	2200      	movs	r2, #0
 801afbc:	e000      	b.n	801afc0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801afbe:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801afc0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801afc2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801afc4:	68bb      	ldr	r3, [r7, #8]
 801afc6:	2b06      	cmp	r3, #6
 801afc8:	d803      	bhi.n	801afd2 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801afca:	68bb      	ldr	r3, [r7, #8]
 801afcc:	009b      	lsls	r3, r3, #2
 801afce:	623b      	str	r3, [r7, #32]
 801afd0:	e00e      	b.n	801aff0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801afd2:	69fb      	ldr	r3, [r7, #28]
 801afd4:	3308      	adds	r3, #8
 801afd6:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801afd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801afdc:	2b00      	cmp	r3, #0
 801afde:	d004      	beq.n	801afea <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801afe0:	68bb      	ldr	r3, [r7, #8]
 801afe2:	3b02      	subs	r3, #2
 801afe4:	009b      	lsls	r3, r3, #2
 801afe6:	623b      	str	r3, [r7, #32]
 801afe8:	e002      	b.n	801aff0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801afea:	68bb      	ldr	r3, [r7, #8]
 801afec:	009b      	lsls	r3, r3, #2
 801afee:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801aff0:	69fb      	ldr	r3, [r7, #28]
 801aff2:	2b00      	cmp	r3, #0
 801aff4:	da01      	bge.n	801affa <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801aff6:	2300      	movs	r3, #0
 801aff8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801affa:	69fa      	ldr	r2, [r7, #28]
 801affc:	6a3b      	ldr	r3, [r7, #32]
 801affe:	4413      	add	r3, r2
 801b000:	1e5a      	subs	r2, r3, #1
 801b002:	6a3b      	ldr	r3, [r7, #32]
 801b004:	fb92 f3f3 	sdiv	r3, r2, r3
 801b008:	697a      	ldr	r2, [r7, #20]
 801b00a:	fb03 f202 	mul.w	r2, r3, r2
 801b00e:	88bb      	ldrh	r3, [r7, #4]
 801b010:	4413      	add	r3, r2
    int32_t intermediate =
 801b012:	330c      	adds	r3, #12
 801b014:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801b016:	68bb      	ldr	r3, [r7, #8]
 801b018:	2b06      	cmp	r3, #6
 801b01a:	d802      	bhi.n	801b022 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801b01c:	69bb      	ldr	r3, [r7, #24]
 801b01e:	3302      	adds	r3, #2
 801b020:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801b022:	69bb      	ldr	r3, [r7, #24]
 801b024:	009b      	lsls	r3, r3, #2
 801b026:	1c5a      	adds	r2, r3, #1
 801b028:	68bb      	ldr	r3, [r7, #8]
 801b02a:	3b02      	subs	r3, #2
 801b02c:	fa02 f303 	lsl.w	r3, r2, r3
}
 801b030:	4618      	mov	r0, r3
 801b032:	372c      	adds	r7, #44	@ 0x2c
 801b034:	46bd      	mov	sp, r7
 801b036:	bc80      	pop	{r7}
 801b038:	4770      	bx	lr
	...

0801b03c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801b03c:	b580      	push	{r7, lr}
 801b03e:	b08a      	sub	sp, #40	@ 0x28
 801b040:	af04      	add	r7, sp, #16
 801b042:	60b9      	str	r1, [r7, #8]
 801b044:	607a      	str	r2, [r7, #4]
 801b046:	461a      	mov	r2, r3
 801b048:	4603      	mov	r3, r0
 801b04a:	73fb      	strb	r3, [r7, #15]
 801b04c:	4613      	mov	r3, r2
 801b04e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801b050:	2300      	movs	r3, #0
 801b052:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801b054:	2301      	movs	r3, #1
 801b056:	613b      	str	r3, [r7, #16]

    switch( modem )
 801b058:	7bfb      	ldrb	r3, [r7, #15]
 801b05a:	2b00      	cmp	r3, #0
 801b05c:	d002      	beq.n	801b064 <RadioTimeOnAir+0x28>
 801b05e:	2b01      	cmp	r3, #1
 801b060:	d017      	beq.n	801b092 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801b062:	e035      	b.n	801b0d0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801b064:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 801b068:	8c3a      	ldrh	r2, [r7, #32]
 801b06a:	7bb9      	ldrb	r1, [r7, #14]
 801b06c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b070:	9301      	str	r3, [sp, #4]
 801b072:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b076:	9300      	str	r3, [sp, #0]
 801b078:	4603      	mov	r3, r0
 801b07a:	6878      	ldr	r0, [r7, #4]
 801b07c:	f7ff ff32 	bl	801aee4 <RadioGetGfskTimeOnAirNumerator>
 801b080:	4603      	mov	r3, r0
 801b082:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801b086:	fb02 f303 	mul.w	r3, r2, r3
 801b08a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801b08c:	687b      	ldr	r3, [r7, #4]
 801b08e:	613b      	str	r3, [r7, #16]
        break;
 801b090:	e01e      	b.n	801b0d0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801b092:	8c39      	ldrh	r1, [r7, #32]
 801b094:	7bba      	ldrb	r2, [r7, #14]
 801b096:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b09a:	9302      	str	r3, [sp, #8]
 801b09c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b0a0:	9301      	str	r3, [sp, #4]
 801b0a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b0a6:	9300      	str	r3, [sp, #0]
 801b0a8:	460b      	mov	r3, r1
 801b0aa:	6879      	ldr	r1, [r7, #4]
 801b0ac:	68b8      	ldr	r0, [r7, #8]
 801b0ae:	f7ff ff43 	bl	801af38 <RadioGetLoRaTimeOnAirNumerator>
 801b0b2:	4603      	mov	r3, r0
 801b0b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801b0b8:	fb02 f303 	mul.w	r3, r2, r3
 801b0bc:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801b0be:	4a0a      	ldr	r2, [pc, #40]	@ (801b0e8 <RadioTimeOnAir+0xac>)
 801b0c0:	68bb      	ldr	r3, [r7, #8]
 801b0c2:	4413      	add	r3, r2
 801b0c4:	781b      	ldrb	r3, [r3, #0]
 801b0c6:	4618      	mov	r0, r3
 801b0c8:	f7ff feb6 	bl	801ae38 <RadioGetLoRaBandwidthInHz>
 801b0cc:	6138      	str	r0, [r7, #16]
        break;
 801b0ce:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801b0d0:	697a      	ldr	r2, [r7, #20]
 801b0d2:	693b      	ldr	r3, [r7, #16]
 801b0d4:	4413      	add	r3, r2
 801b0d6:	1e5a      	subs	r2, r3, #1
 801b0d8:	693b      	ldr	r3, [r7, #16]
 801b0da:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801b0de:	4618      	mov	r0, r3
 801b0e0:	3718      	adds	r7, #24
 801b0e2:	46bd      	mov	sp, r7
 801b0e4:	bd80      	pop	{r7, pc}
 801b0e6:	bf00      	nop
 801b0e8:	08020148 	.word	0x08020148

0801b0ec <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 801b0ec:	b580      	push	{r7, lr}
 801b0ee:	b084      	sub	sp, #16
 801b0f0:	af00      	add	r7, sp, #0
 801b0f2:	6078      	str	r0, [r7, #4]
 801b0f4:	460b      	mov	r3, r1
 801b0f6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801b0f8:	2300      	movs	r3, #0
 801b0fa:	2200      	movs	r2, #0
 801b0fc:	f240 2101 	movw	r1, #513	@ 0x201
 801b100:	f240 2001 	movw	r0, #513	@ 0x201
 801b104:	f001 fd66 	bl	801cbd4 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801b108:	4b73      	ldr	r3, [pc, #460]	@ (801b2d8 <RadioSend+0x1ec>)
 801b10a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b10e:	2101      	movs	r1, #1
 801b110:	4618      	mov	r0, r3
 801b112:	f002 fa1d 	bl	801d550 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801b116:	4b70      	ldr	r3, [pc, #448]	@ (801b2d8 <RadioSend+0x1ec>)
 801b118:	781b      	ldrb	r3, [r3, #0]
 801b11a:	2b01      	cmp	r3, #1
 801b11c:	d112      	bne.n	801b144 <RadioSend+0x58>
 801b11e:	4b6e      	ldr	r3, [pc, #440]	@ (801b2d8 <RadioSend+0x1ec>)
 801b120:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801b124:	2b06      	cmp	r3, #6
 801b126:	d10d      	bne.n	801b144 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801b128:	f640 0089 	movw	r0, #2185	@ 0x889
 801b12c:	f002 f924 	bl	801d378 <SUBGRF_ReadRegister>
 801b130:	4603      	mov	r3, r0
 801b132:	f023 0304 	bic.w	r3, r3, #4
 801b136:	b2db      	uxtb	r3, r3
 801b138:	4619      	mov	r1, r3
 801b13a:	f640 0089 	movw	r0, #2185	@ 0x889
 801b13e:	f002 f8f9 	bl	801d334 <SUBGRF_WriteRegister>
 801b142:	e00c      	b.n	801b15e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801b144:	f640 0089 	movw	r0, #2185	@ 0x889
 801b148:	f002 f916 	bl	801d378 <SUBGRF_ReadRegister>
 801b14c:	4603      	mov	r3, r0
 801b14e:	f043 0304 	orr.w	r3, r3, #4
 801b152:	b2db      	uxtb	r3, r3
 801b154:	4619      	mov	r1, r3
 801b156:	f640 0089 	movw	r0, #2185	@ 0x889
 801b15a:	f002 f8eb 	bl	801d334 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801b15e:	4b5e      	ldr	r3, [pc, #376]	@ (801b2d8 <RadioSend+0x1ec>)
 801b160:	781b      	ldrb	r3, [r3, #0]
 801b162:	2b04      	cmp	r3, #4
 801b164:	f200 80a8 	bhi.w	801b2b8 <RadioSend+0x1cc>
 801b168:	a201      	add	r2, pc, #4	@ (adr r2, 801b170 <RadioSend+0x84>)
 801b16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b16e:	bf00      	nop
 801b170:	0801b19f 	.word	0x0801b19f
 801b174:	0801b185 	.word	0x0801b185
 801b178:	0801b19f 	.word	0x0801b19f
 801b17c:	0801b201 	.word	0x0801b201
 801b180:	0801b221 	.word	0x0801b221
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801b184:	4a54      	ldr	r2, [pc, #336]	@ (801b2d8 <RadioSend+0x1ec>)
 801b186:	78fb      	ldrb	r3, [r7, #3]
 801b188:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b18a:	4854      	ldr	r0, [pc, #336]	@ (801b2dc <RadioSend+0x1f0>)
 801b18c:	f001 ff8a 	bl	801d0a4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801b190:	78fb      	ldrb	r3, [r7, #3]
 801b192:	2200      	movs	r2, #0
 801b194:	4619      	mov	r1, r3
 801b196:	6878      	ldr	r0, [r7, #4]
 801b198:	f001 fa3a 	bl	801c610 <SUBGRF_SendPayload>
            break;
 801b19c:	e08d      	b.n	801b2ba <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801b19e:	f002 fbd0 	bl	801d942 <RFW_Is_Init>
 801b1a2:	4603      	mov	r3, r0
 801b1a4:	2b01      	cmp	r3, #1
 801b1a6:	d11e      	bne.n	801b1e6 <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801b1a8:	f107 020d 	add.w	r2, r7, #13
 801b1ac:	78fb      	ldrb	r3, [r7, #3]
 801b1ae:	4619      	mov	r1, r3
 801b1b0:	6878      	ldr	r0, [r7, #4]
 801b1b2:	f002 fbde 	bl	801d972 <RFW_TransmitInit>
 801b1b6:	4603      	mov	r3, r0
 801b1b8:	2b00      	cmp	r3, #0
 801b1ba:	d10c      	bne.n	801b1d6 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801b1bc:	7b7a      	ldrb	r2, [r7, #13]
 801b1be:	4b46      	ldr	r3, [pc, #280]	@ (801b2d8 <RadioSend+0x1ec>)
 801b1c0:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b1c2:	4846      	ldr	r0, [pc, #280]	@ (801b2dc <RadioSend+0x1f0>)
 801b1c4:	f001 ff6e 	bl	801d0a4 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801b1c8:	7b7b      	ldrb	r3, [r7, #13]
 801b1ca:	2200      	movs	r2, #0
 801b1cc:	4619      	mov	r1, r3
 801b1ce:	6878      	ldr	r0, [r7, #4]
 801b1d0:	f001 fa1e 	bl	801c610 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801b1d4:	e071      	b.n	801b2ba <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801b1d6:	4b42      	ldr	r3, [pc, #264]	@ (801b2e0 <RadioSend+0x1f4>)
 801b1d8:	2201      	movs	r2, #1
 801b1da:	2100      	movs	r1, #0
 801b1dc:	2002      	movs	r0, #2
 801b1de:	f003 fc81 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801b1e2:	2303      	movs	r3, #3
 801b1e4:	e073      	b.n	801b2ce <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801b1e6:	4a3c      	ldr	r2, [pc, #240]	@ (801b2d8 <RadioSend+0x1ec>)
 801b1e8:	78fb      	ldrb	r3, [r7, #3]
 801b1ea:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b1ec:	483b      	ldr	r0, [pc, #236]	@ (801b2dc <RadioSend+0x1f0>)
 801b1ee:	f001 ff59 	bl	801d0a4 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801b1f2:	78fb      	ldrb	r3, [r7, #3]
 801b1f4:	2200      	movs	r2, #0
 801b1f6:	4619      	mov	r1, r3
 801b1f8:	6878      	ldr	r0, [r7, #4]
 801b1fa:	f001 fa09 	bl	801c610 <SUBGRF_SendPayload>
            break;
 801b1fe:	e05c      	b.n	801b2ba <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801b200:	4b35      	ldr	r3, [pc, #212]	@ (801b2d8 <RadioSend+0x1ec>)
 801b202:	2202      	movs	r2, #2
 801b204:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801b206:	4a34      	ldr	r2, [pc, #208]	@ (801b2d8 <RadioSend+0x1ec>)
 801b208:	78fb      	ldrb	r3, [r7, #3]
 801b20a:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b20c:	4833      	ldr	r0, [pc, #204]	@ (801b2dc <RadioSend+0x1f0>)
 801b20e:	f001 ff49 	bl	801d0a4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801b212:	78fb      	ldrb	r3, [r7, #3]
 801b214:	2200      	movs	r2, #0
 801b216:	4619      	mov	r1, r3
 801b218:	6878      	ldr	r0, [r7, #4]
 801b21a:	f001 f9f9 	bl	801c610 <SUBGRF_SendPayload>
            break;
 801b21e:	e04c      	b.n	801b2ba <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801b220:	78fb      	ldrb	r3, [r7, #3]
 801b222:	461a      	mov	r2, r3
 801b224:	6879      	ldr	r1, [r7, #4]
 801b226:	482f      	ldr	r0, [pc, #188]	@ (801b2e4 <RadioSend+0x1f8>)
 801b228:	f000 fcca 	bl	801bbc0 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801b22c:	4b2a      	ldr	r3, [pc, #168]	@ (801b2d8 <RadioSend+0x1ec>)
 801b22e:	2202      	movs	r2, #2
 801b230:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801b232:	78fb      	ldrb	r3, [r7, #3]
 801b234:	3301      	adds	r3, #1
 801b236:	b2da      	uxtb	r2, r3
 801b238:	4b27      	ldr	r3, [pc, #156]	@ (801b2d8 <RadioSend+0x1ec>)
 801b23a:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b23c:	4827      	ldr	r0, [pc, #156]	@ (801b2dc <RadioSend+0x1f0>)
 801b23e:	f001 ff31 	bl	801d0a4 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801b242:	2100      	movs	r1, #0
 801b244:	20f1      	movs	r0, #241	@ 0xf1
 801b246:	f000 f965 	bl	801b514 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 801b24a:	2100      	movs	r1, #0
 801b24c:	20f0      	movs	r0, #240	@ 0xf0
 801b24e:	f000 f961 	bl	801b514 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801b252:	4b21      	ldr	r3, [pc, #132]	@ (801b2d8 <RadioSend+0x1ec>)
 801b254:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801b256:	2b64      	cmp	r3, #100	@ 0x64
 801b258:	d108      	bne.n	801b26c <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 801b25a:	2170      	movs	r1, #112	@ 0x70
 801b25c:	20f3      	movs	r0, #243	@ 0xf3
 801b25e:	f000 f959 	bl	801b514 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801b262:	211d      	movs	r1, #29
 801b264:	20f2      	movs	r0, #242	@ 0xf2
 801b266:	f000 f955 	bl	801b514 <RadioWrite>
 801b26a:	e007      	b.n	801b27c <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 801b26c:	21e1      	movs	r1, #225	@ 0xe1
 801b26e:	20f3      	movs	r0, #243	@ 0xf3
 801b270:	f000 f950 	bl	801b514 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 801b274:	2104      	movs	r1, #4
 801b276:	20f2      	movs	r0, #242	@ 0xf2
 801b278:	f000 f94c 	bl	801b514 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 801b27c:	78fb      	ldrb	r3, [r7, #3]
 801b27e:	b29b      	uxth	r3, r3
 801b280:	00db      	lsls	r3, r3, #3
 801b282:	b29b      	uxth	r3, r3
 801b284:	3302      	adds	r3, #2
 801b286:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801b288:	89fb      	ldrh	r3, [r7, #14]
 801b28a:	0a1b      	lsrs	r3, r3, #8
 801b28c:	b29b      	uxth	r3, r3
 801b28e:	b2db      	uxtb	r3, r3
 801b290:	4619      	mov	r1, r3
 801b292:	20f4      	movs	r0, #244	@ 0xf4
 801b294:	f000 f93e 	bl	801b514 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 801b298:	89fb      	ldrh	r3, [r7, #14]
 801b29a:	b2db      	uxtb	r3, r3
 801b29c:	4619      	mov	r1, r3
 801b29e:	20f5      	movs	r0, #245	@ 0xf5
 801b2a0:	f000 f938 	bl	801b514 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801b2a4:	78fb      	ldrb	r3, [r7, #3]
 801b2a6:	3301      	adds	r3, #1
 801b2a8:	b2db      	uxtb	r3, r3
 801b2aa:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801b2ae:	4619      	mov	r1, r3
 801b2b0:	480c      	ldr	r0, [pc, #48]	@ (801b2e4 <RadioSend+0x1f8>)
 801b2b2:	f001 f9ad 	bl	801c610 <SUBGRF_SendPayload>
            break;
 801b2b6:	e000      	b.n	801b2ba <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801b2b8:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801b2ba:	4b07      	ldr	r3, [pc, #28]	@ (801b2d8 <RadioSend+0x1ec>)
 801b2bc:	685b      	ldr	r3, [r3, #4]
 801b2be:	4619      	mov	r1, r3
 801b2c0:	4809      	ldr	r0, [pc, #36]	@ (801b2e8 <RadioSend+0x1fc>)
 801b2c2:	f003 fa75 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801b2c6:	4808      	ldr	r0, [pc, #32]	@ (801b2e8 <RadioSend+0x1fc>)
 801b2c8:	f003 f994 	bl	801e5f4 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 801b2cc:	2300      	movs	r3, #0
}
 801b2ce:	4618      	mov	r0, r3
 801b2d0:	3710      	adds	r7, #16
 801b2d2:	46bd      	mov	sp, r7
 801b2d4:	bd80      	pop	{r7, pc}
 801b2d6:	bf00      	nop
 801b2d8:	20001ee4 	.word	0x20001ee4
 801b2dc:	20001ef2 	.word	0x20001ef2
 801b2e0:	0801f9a8 	.word	0x0801f9a8
 801b2e4:	20001de0 	.word	0x20001de0
 801b2e8:	20001f40 	.word	0x20001f40

0801b2ec <RadioSleep>:

static void RadioSleep( void )
{
 801b2ec:	b580      	push	{r7, lr}
 801b2ee:	b082      	sub	sp, #8
 801b2f0:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801b2f2:	2300      	movs	r3, #0
 801b2f4:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801b2f6:	793b      	ldrb	r3, [r7, #4]
 801b2f8:	f043 0304 	orr.w	r3, r3, #4
 801b2fc:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801b2fe:	7938      	ldrb	r0, [r7, #4]
 801b300:	f001 fa62 	bl	801c7c8 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801b304:	2002      	movs	r0, #2
 801b306:	f7e6 ff3d 	bl	8002184 <HAL_Delay>
}
 801b30a:	bf00      	nop
 801b30c:	3708      	adds	r7, #8
 801b30e:	46bd      	mov	sp, r7
 801b310:	bd80      	pop	{r7, pc}

0801b312 <RadioStandby>:

static void RadioStandby( void )
{
 801b312:	b580      	push	{r7, lr}
 801b314:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801b316:	2000      	movs	r0, #0
 801b318:	f001 fa88 	bl	801c82c <SUBGRF_SetStandby>
}
 801b31c:	bf00      	nop
 801b31e:	bd80      	pop	{r7, pc}

0801b320 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801b320:	b580      	push	{r7, lr}
 801b322:	b082      	sub	sp, #8
 801b324:	af00      	add	r7, sp, #0
 801b326:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 801b328:	f002 fb0b 	bl	801d942 <RFW_Is_Init>
 801b32c:	4603      	mov	r3, r0
 801b32e:	2b01      	cmp	r3, #1
 801b330:	d102      	bne.n	801b338 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801b332:	f002 fb2e 	bl	801d992 <RFW_ReceiveInit>
 801b336:	e007      	b.n	801b348 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801b338:	2300      	movs	r3, #0
 801b33a:	2200      	movs	r2, #0
 801b33c:	f240 2162 	movw	r1, #610	@ 0x262
 801b340:	f240 2062 	movw	r0, #610	@ 0x262
 801b344:	f001 fc46 	bl	801cbd4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801b348:	687b      	ldr	r3, [r7, #4]
 801b34a:	2b00      	cmp	r3, #0
 801b34c:	d006      	beq.n	801b35c <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801b34e:	6879      	ldr	r1, [r7, #4]
 801b350:	4811      	ldr	r0, [pc, #68]	@ (801b398 <RadioRx+0x78>)
 801b352:	f003 fa2d 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801b356:	4810      	ldr	r0, [pc, #64]	@ (801b398 <RadioRx+0x78>)
 801b358:	f003 f94c 	bl	801e5f4 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b35c:	4b0f      	ldr	r3, [pc, #60]	@ (801b39c <RadioRx+0x7c>)
 801b35e:	2200      	movs	r2, #0
 801b360:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801b362:	4b0e      	ldr	r3, [pc, #56]	@ (801b39c <RadioRx+0x7c>)
 801b364:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b368:	2100      	movs	r1, #0
 801b36a:	4618      	mov	r0, r3
 801b36c:	f002 f8f0 	bl	801d550 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801b370:	4b0a      	ldr	r3, [pc, #40]	@ (801b39c <RadioRx+0x7c>)
 801b372:	785b      	ldrb	r3, [r3, #1]
 801b374:	2b00      	cmp	r3, #0
 801b376:	d004      	beq.n	801b382 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801b378:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801b37c:	f001 fa92 	bl	801c8a4 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801b380:	e005      	b.n	801b38e <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801b382:	4b06      	ldr	r3, [pc, #24]	@ (801b39c <RadioRx+0x7c>)
 801b384:	689b      	ldr	r3, [r3, #8]
 801b386:	019b      	lsls	r3, r3, #6
 801b388:	4618      	mov	r0, r3
 801b38a:	f001 fa8b 	bl	801c8a4 <SUBGRF_SetRx>
}
 801b38e:	bf00      	nop
 801b390:	3708      	adds	r7, #8
 801b392:	46bd      	mov	sp, r7
 801b394:	bd80      	pop	{r7, pc}
 801b396:	bf00      	nop
 801b398:	20001f58 	.word	0x20001f58
 801b39c:	20001ee4 	.word	0x20001ee4

0801b3a0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801b3a0:	b580      	push	{r7, lr}
 801b3a2:	b082      	sub	sp, #8
 801b3a4:	af00      	add	r7, sp, #0
 801b3a6:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 801b3a8:	f002 facb 	bl	801d942 <RFW_Is_Init>
 801b3ac:	4603      	mov	r3, r0
 801b3ae:	2b01      	cmp	r3, #1
 801b3b0:	d102      	bne.n	801b3b8 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801b3b2:	f002 faee 	bl	801d992 <RFW_ReceiveInit>
 801b3b6:	e007      	b.n	801b3c8 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801b3b8:	2300      	movs	r3, #0
 801b3ba:	2200      	movs	r2, #0
 801b3bc:	f240 2162 	movw	r1, #610	@ 0x262
 801b3c0:	f240 2062 	movw	r0, #610	@ 0x262
 801b3c4:	f001 fc06 	bl	801cbd4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801b3c8:	687b      	ldr	r3, [r7, #4]
 801b3ca:	2b00      	cmp	r3, #0
 801b3cc:	d006      	beq.n	801b3dc <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801b3ce:	6879      	ldr	r1, [r7, #4]
 801b3d0:	4811      	ldr	r0, [pc, #68]	@ (801b418 <RadioRxBoosted+0x78>)
 801b3d2:	f003 f9ed 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801b3d6:	4810      	ldr	r0, [pc, #64]	@ (801b418 <RadioRxBoosted+0x78>)
 801b3d8:	f003 f90c 	bl	801e5f4 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b3dc:	4b0f      	ldr	r3, [pc, #60]	@ (801b41c <RadioRxBoosted+0x7c>)
 801b3de:	2200      	movs	r2, #0
 801b3e0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801b3e2:	4b0e      	ldr	r3, [pc, #56]	@ (801b41c <RadioRxBoosted+0x7c>)
 801b3e4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b3e8:	2100      	movs	r1, #0
 801b3ea:	4618      	mov	r0, r3
 801b3ec:	f002 f8b0 	bl	801d550 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801b3f0:	4b0a      	ldr	r3, [pc, #40]	@ (801b41c <RadioRxBoosted+0x7c>)
 801b3f2:	785b      	ldrb	r3, [r3, #1]
 801b3f4:	2b00      	cmp	r3, #0
 801b3f6:	d004      	beq.n	801b402 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801b3f8:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801b3fc:	f001 fa72 	bl	801c8e4 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801b400:	e005      	b.n	801b40e <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801b402:	4b06      	ldr	r3, [pc, #24]	@ (801b41c <RadioRxBoosted+0x7c>)
 801b404:	689b      	ldr	r3, [r3, #8]
 801b406:	019b      	lsls	r3, r3, #6
 801b408:	4618      	mov	r0, r3
 801b40a:	f001 fa6b 	bl	801c8e4 <SUBGRF_SetRxBoosted>
}
 801b40e:	bf00      	nop
 801b410:	3708      	adds	r7, #8
 801b412:	46bd      	mov	sp, r7
 801b414:	bd80      	pop	{r7, pc}
 801b416:	bf00      	nop
 801b418:	20001f58 	.word	0x20001f58
 801b41c:	20001ee4 	.word	0x20001ee4

0801b420 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801b420:	b580      	push	{r7, lr}
 801b422:	b082      	sub	sp, #8
 801b424:	af00      	add	r7, sp, #0
 801b426:	6078      	str	r0, [r7, #4]
 801b428:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 801b42a:	687b      	ldr	r3, [r7, #4]
 801b42c:	005a      	lsls	r2, r3, #1
 801b42e:	683b      	ldr	r3, [r7, #0]
 801b430:	4413      	add	r3, r2
 801b432:	4a0c      	ldr	r2, [pc, #48]	@ (801b464 <RadioSetRxDutyCycle+0x44>)
 801b434:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b436:	2300      	movs	r3, #0
 801b438:	2200      	movs	r2, #0
 801b43a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801b43e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b442:	f001 fbc7 	bl	801cbd4 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801b446:	4b07      	ldr	r3, [pc, #28]	@ (801b464 <RadioSetRxDutyCycle+0x44>)
 801b448:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b44c:	2100      	movs	r1, #0
 801b44e:	4618      	mov	r0, r3
 801b450:	f002 f87e 	bl	801d550 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801b454:	6839      	ldr	r1, [r7, #0]
 801b456:	6878      	ldr	r0, [r7, #4]
 801b458:	f001 fa68 	bl	801c92c <SUBGRF_SetRxDutyCycle>
}
 801b45c:	bf00      	nop
 801b45e:	3708      	adds	r7, #8
 801b460:	46bd      	mov	sp, r7
 801b462:	bd80      	pop	{r7, pc}
 801b464:	20001ee4 	.word	0x20001ee4

0801b468 <RadioStartCad>:

static void RadioStartCad( void )
{
 801b468:	b580      	push	{r7, lr}
 801b46a:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801b46c:	4b09      	ldr	r3, [pc, #36]	@ (801b494 <RadioStartCad+0x2c>)
 801b46e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b472:	2100      	movs	r1, #0
 801b474:	4618      	mov	r0, r3
 801b476:	f002 f86b 	bl	801d550 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801b47a:	2300      	movs	r3, #0
 801b47c:	2200      	movs	r2, #0
 801b47e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801b482:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801b486:	f001 fba5 	bl	801cbd4 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801b48a:	f001 fa7b 	bl	801c984 <SUBGRF_SetCad>
}
 801b48e:	bf00      	nop
 801b490:	bd80      	pop	{r7, pc}
 801b492:	bf00      	nop
 801b494:	20001ee4 	.word	0x20001ee4

0801b498 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801b498:	b580      	push	{r7, lr}
 801b49a:	b084      	sub	sp, #16
 801b49c:	af00      	add	r7, sp, #0
 801b49e:	6078      	str	r0, [r7, #4]
 801b4a0:	460b      	mov	r3, r1
 801b4a2:	70fb      	strb	r3, [r7, #3]
 801b4a4:	4613      	mov	r3, r2
 801b4a6:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 801b4a8:	883b      	ldrh	r3, [r7, #0]
 801b4aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801b4ae:	fb02 f303 	mul.w	r3, r2, r3
 801b4b2:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801b4b4:	6878      	ldr	r0, [r7, #4]
 801b4b6:	f001 fbe9 	bl	801cc8c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801b4ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801b4be:	4618      	mov	r0, r3
 801b4c0:	f002 f86e 	bl	801d5a0 <SUBGRF_SetRfTxPower>
 801b4c4:	4603      	mov	r3, r0
 801b4c6:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801b4c8:	210e      	movs	r1, #14
 801b4ca:	f640 101f 	movw	r0, #2335	@ 0x91f
 801b4ce:	f001 ff31 	bl	801d334 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801b4d2:	7afb      	ldrb	r3, [r7, #11]
 801b4d4:	2101      	movs	r1, #1
 801b4d6:	4618      	mov	r0, r3
 801b4d8:	f002 f83a 	bl	801d550 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801b4dc:	f001 fa60 	bl	801c9a0 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801b4e0:	68f9      	ldr	r1, [r7, #12]
 801b4e2:	4805      	ldr	r0, [pc, #20]	@ (801b4f8 <RadioSetTxContinuousWave+0x60>)
 801b4e4:	f003 f964 	bl	801e7b0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801b4e8:	4803      	ldr	r0, [pc, #12]	@ (801b4f8 <RadioSetTxContinuousWave+0x60>)
 801b4ea:	f003 f883 	bl	801e5f4 <UTIL_TIMER_Start>
}
 801b4ee:	bf00      	nop
 801b4f0:	3710      	adds	r7, #16
 801b4f2:	46bd      	mov	sp, r7
 801b4f4:	bd80      	pop	{r7, pc}
 801b4f6:	bf00      	nop
 801b4f8:	20001f40 	.word	0x20001f40

0801b4fc <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801b4fc:	b580      	push	{r7, lr}
 801b4fe:	b082      	sub	sp, #8
 801b500:	af00      	add	r7, sp, #0
 801b502:	4603      	mov	r3, r0
 801b504:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801b506:	f001 fe82 	bl	801d20e <SUBGRF_GetRssiInst>
 801b50a:	4603      	mov	r3, r0
}
 801b50c:	4618      	mov	r0, r3
 801b50e:	3708      	adds	r7, #8
 801b510:	46bd      	mov	sp, r7
 801b512:	bd80      	pop	{r7, pc}

0801b514 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801b514:	b580      	push	{r7, lr}
 801b516:	b082      	sub	sp, #8
 801b518:	af00      	add	r7, sp, #0
 801b51a:	4603      	mov	r3, r0
 801b51c:	460a      	mov	r2, r1
 801b51e:	80fb      	strh	r3, [r7, #6]
 801b520:	4613      	mov	r3, r2
 801b522:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 801b524:	797a      	ldrb	r2, [r7, #5]
 801b526:	88fb      	ldrh	r3, [r7, #6]
 801b528:	4611      	mov	r1, r2
 801b52a:	4618      	mov	r0, r3
 801b52c:	f001 ff02 	bl	801d334 <SUBGRF_WriteRegister>
}
 801b530:	bf00      	nop
 801b532:	3708      	adds	r7, #8
 801b534:	46bd      	mov	sp, r7
 801b536:	bd80      	pop	{r7, pc}

0801b538 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801b538:	b580      	push	{r7, lr}
 801b53a:	b082      	sub	sp, #8
 801b53c:	af00      	add	r7, sp, #0
 801b53e:	4603      	mov	r3, r0
 801b540:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801b542:	88fb      	ldrh	r3, [r7, #6]
 801b544:	4618      	mov	r0, r3
 801b546:	f001 ff17 	bl	801d378 <SUBGRF_ReadRegister>
 801b54a:	4603      	mov	r3, r0
}
 801b54c:	4618      	mov	r0, r3
 801b54e:	3708      	adds	r7, #8
 801b550:	46bd      	mov	sp, r7
 801b552:	bd80      	pop	{r7, pc}

0801b554 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801b554:	b580      	push	{r7, lr}
 801b556:	b082      	sub	sp, #8
 801b558:	af00      	add	r7, sp, #0
 801b55a:	4603      	mov	r3, r0
 801b55c:	6039      	str	r1, [r7, #0]
 801b55e:	80fb      	strh	r3, [r7, #6]
 801b560:	4613      	mov	r3, r2
 801b562:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801b564:	797b      	ldrb	r3, [r7, #5]
 801b566:	b29a      	uxth	r2, r3
 801b568:	88fb      	ldrh	r3, [r7, #6]
 801b56a:	6839      	ldr	r1, [r7, #0]
 801b56c:	4618      	mov	r0, r3
 801b56e:	f001 ff23 	bl	801d3b8 <SUBGRF_WriteRegisters>
}
 801b572:	bf00      	nop
 801b574:	3708      	adds	r7, #8
 801b576:	46bd      	mov	sp, r7
 801b578:	bd80      	pop	{r7, pc}

0801b57a <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801b57a:	b580      	push	{r7, lr}
 801b57c:	b082      	sub	sp, #8
 801b57e:	af00      	add	r7, sp, #0
 801b580:	4603      	mov	r3, r0
 801b582:	6039      	str	r1, [r7, #0]
 801b584:	80fb      	strh	r3, [r7, #6]
 801b586:	4613      	mov	r3, r2
 801b588:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801b58a:	797b      	ldrb	r3, [r7, #5]
 801b58c:	b29a      	uxth	r2, r3
 801b58e:	88fb      	ldrh	r3, [r7, #6]
 801b590:	6839      	ldr	r1, [r7, #0]
 801b592:	4618      	mov	r0, r3
 801b594:	f001 ff32 	bl	801d3fc <SUBGRF_ReadRegisters>
}
 801b598:	bf00      	nop
 801b59a:	3708      	adds	r7, #8
 801b59c:	46bd      	mov	sp, r7
 801b59e:	bd80      	pop	{r7, pc}

0801b5a0 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801b5a0:	b580      	push	{r7, lr}
 801b5a2:	b082      	sub	sp, #8
 801b5a4:	af00      	add	r7, sp, #0
 801b5a6:	4603      	mov	r3, r0
 801b5a8:	460a      	mov	r2, r1
 801b5aa:	71fb      	strb	r3, [r7, #7]
 801b5ac:	4613      	mov	r3, r2
 801b5ae:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801b5b0:	79fb      	ldrb	r3, [r7, #7]
 801b5b2:	2b01      	cmp	r3, #1
 801b5b4:	d10a      	bne.n	801b5cc <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801b5b6:	4a0e      	ldr	r2, [pc, #56]	@ (801b5f0 <RadioSetMaxPayloadLength+0x50>)
 801b5b8:	79bb      	ldrb	r3, [r7, #6]
 801b5ba:	7013      	strb	r3, [r2, #0]
 801b5bc:	4b0c      	ldr	r3, [pc, #48]	@ (801b5f0 <RadioSetMaxPayloadLength+0x50>)
 801b5be:	781a      	ldrb	r2, [r3, #0]
 801b5c0:	4b0c      	ldr	r3, [pc, #48]	@ (801b5f4 <RadioSetMaxPayloadLength+0x54>)
 801b5c2:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b5c4:	480c      	ldr	r0, [pc, #48]	@ (801b5f8 <RadioSetMaxPayloadLength+0x58>)
 801b5c6:	f001 fd6d 	bl	801d0a4 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801b5ca:	e00d      	b.n	801b5e8 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801b5cc:	4b09      	ldr	r3, [pc, #36]	@ (801b5f4 <RadioSetMaxPayloadLength+0x54>)
 801b5ce:	7d5b      	ldrb	r3, [r3, #21]
 801b5d0:	2b01      	cmp	r3, #1
 801b5d2:	d109      	bne.n	801b5e8 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801b5d4:	4a06      	ldr	r2, [pc, #24]	@ (801b5f0 <RadioSetMaxPayloadLength+0x50>)
 801b5d6:	79bb      	ldrb	r3, [r7, #6]
 801b5d8:	7013      	strb	r3, [r2, #0]
 801b5da:	4b05      	ldr	r3, [pc, #20]	@ (801b5f0 <RadioSetMaxPayloadLength+0x50>)
 801b5dc:	781a      	ldrb	r2, [r3, #0]
 801b5de:	4b05      	ldr	r3, [pc, #20]	@ (801b5f4 <RadioSetMaxPayloadLength+0x54>)
 801b5e0:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b5e2:	4805      	ldr	r0, [pc, #20]	@ (801b5f8 <RadioSetMaxPayloadLength+0x58>)
 801b5e4:	f001 fd5e 	bl	801d0a4 <SUBGRF_SetPacketParams>
}
 801b5e8:	bf00      	nop
 801b5ea:	3708      	adds	r7, #8
 801b5ec:	46bd      	mov	sp, r7
 801b5ee:	bd80      	pop	{r7, pc}
 801b5f0:	20000148 	.word	0x20000148
 801b5f4:	20001ee4 	.word	0x20001ee4
 801b5f8:	20001ef2 	.word	0x20001ef2

0801b5fc <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801b5fc:	b580      	push	{r7, lr}
 801b5fe:	b082      	sub	sp, #8
 801b600:	af00      	add	r7, sp, #0
 801b602:	4603      	mov	r3, r0
 801b604:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801b606:	4a13      	ldr	r2, [pc, #76]	@ (801b654 <RadioSetPublicNetwork+0x58>)
 801b608:	79fb      	ldrb	r3, [r7, #7]
 801b60a:	7313      	strb	r3, [r2, #12]
 801b60c:	4b11      	ldr	r3, [pc, #68]	@ (801b654 <RadioSetPublicNetwork+0x58>)
 801b60e:	7b1a      	ldrb	r2, [r3, #12]
 801b610:	4b10      	ldr	r3, [pc, #64]	@ (801b654 <RadioSetPublicNetwork+0x58>)
 801b612:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801b614:	2001      	movs	r0, #1
 801b616:	f7ff f813 	bl	801a640 <RadioSetModem>
    if( enable == true )
 801b61a:	79fb      	ldrb	r3, [r7, #7]
 801b61c:	2b00      	cmp	r3, #0
 801b61e:	d00a      	beq.n	801b636 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801b620:	2134      	movs	r1, #52	@ 0x34
 801b622:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801b626:	f001 fe85 	bl	801d334 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801b62a:	2144      	movs	r1, #68	@ 0x44
 801b62c:	f240 7041 	movw	r0, #1857	@ 0x741
 801b630:	f001 fe80 	bl	801d334 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801b634:	e009      	b.n	801b64a <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801b636:	2114      	movs	r1, #20
 801b638:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801b63c:	f001 fe7a 	bl	801d334 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801b640:	2124      	movs	r1, #36	@ 0x24
 801b642:	f240 7041 	movw	r0, #1857	@ 0x741
 801b646:	f001 fe75 	bl	801d334 <SUBGRF_WriteRegister>
}
 801b64a:	bf00      	nop
 801b64c:	3708      	adds	r7, #8
 801b64e:	46bd      	mov	sp, r7
 801b650:	bd80      	pop	{r7, pc}
 801b652:	bf00      	nop
 801b654:	20001ee4 	.word	0x20001ee4

0801b658 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801b658:	b580      	push	{r7, lr}
 801b65a:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801b65c:	f001 ffd4 	bl	801d608 <SUBGRF_GetRadioWakeUpTime>
 801b660:	4603      	mov	r3, r0
 801b662:	3303      	adds	r3, #3
}
 801b664:	4618      	mov	r0, r3
 801b666:	bd80      	pop	{r7, pc}

0801b668 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801b668:	b580      	push	{r7, lr}
 801b66a:	b082      	sub	sp, #8
 801b66c:	af00      	add	r7, sp, #0
 801b66e:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801b670:	f000 f80e 	bl	801b690 <RadioOnTxTimeoutProcess>
}
 801b674:	bf00      	nop
 801b676:	3708      	adds	r7, #8
 801b678:	46bd      	mov	sp, r7
 801b67a:	bd80      	pop	{r7, pc}

0801b67c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801b67c:	b580      	push	{r7, lr}
 801b67e:	b082      	sub	sp, #8
 801b680:	af00      	add	r7, sp, #0
 801b682:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801b684:	f000 f818 	bl	801b6b8 <RadioOnRxTimeoutProcess>
}
 801b688:	bf00      	nop
 801b68a:	3708      	adds	r7, #8
 801b68c:	46bd      	mov	sp, r7
 801b68e:	bd80      	pop	{r7, pc}

0801b690 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801b690:	b580      	push	{r7, lr}
 801b692:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801b694:	4b07      	ldr	r3, [pc, #28]	@ (801b6b4 <RadioOnTxTimeoutProcess+0x24>)
 801b696:	681b      	ldr	r3, [r3, #0]
 801b698:	2b00      	cmp	r3, #0
 801b69a:	d008      	beq.n	801b6ae <RadioOnTxTimeoutProcess+0x1e>
 801b69c:	4b05      	ldr	r3, [pc, #20]	@ (801b6b4 <RadioOnTxTimeoutProcess+0x24>)
 801b69e:	681b      	ldr	r3, [r3, #0]
 801b6a0:	685b      	ldr	r3, [r3, #4]
 801b6a2:	2b00      	cmp	r3, #0
 801b6a4:	d003      	beq.n	801b6ae <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801b6a6:	4b03      	ldr	r3, [pc, #12]	@ (801b6b4 <RadioOnTxTimeoutProcess+0x24>)
 801b6a8:	681b      	ldr	r3, [r3, #0]
 801b6aa:	685b      	ldr	r3, [r3, #4]
 801b6ac:	4798      	blx	r3
    }
}
 801b6ae:	bf00      	nop
 801b6b0:	bd80      	pop	{r7, pc}
 801b6b2:	bf00      	nop
 801b6b4:	20001ee0 	.word	0x20001ee0

0801b6b8 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801b6b8:	b580      	push	{r7, lr}
 801b6ba:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801b6bc:	4b07      	ldr	r3, [pc, #28]	@ (801b6dc <RadioOnRxTimeoutProcess+0x24>)
 801b6be:	681b      	ldr	r3, [r3, #0]
 801b6c0:	2b00      	cmp	r3, #0
 801b6c2:	d008      	beq.n	801b6d6 <RadioOnRxTimeoutProcess+0x1e>
 801b6c4:	4b05      	ldr	r3, [pc, #20]	@ (801b6dc <RadioOnRxTimeoutProcess+0x24>)
 801b6c6:	681b      	ldr	r3, [r3, #0]
 801b6c8:	68db      	ldr	r3, [r3, #12]
 801b6ca:	2b00      	cmp	r3, #0
 801b6cc:	d003      	beq.n	801b6d6 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801b6ce:	4b03      	ldr	r3, [pc, #12]	@ (801b6dc <RadioOnRxTimeoutProcess+0x24>)
 801b6d0:	681b      	ldr	r3, [r3, #0]
 801b6d2:	68db      	ldr	r3, [r3, #12]
 801b6d4:	4798      	blx	r3
    }
}
 801b6d6:	bf00      	nop
 801b6d8:	bd80      	pop	{r7, pc}
 801b6da:	bf00      	nop
 801b6dc:	20001ee0 	.word	0x20001ee0

0801b6e0 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801b6e0:	b580      	push	{r7, lr}
 801b6e2:	b082      	sub	sp, #8
 801b6e4:	af00      	add	r7, sp, #0
 801b6e6:	4603      	mov	r3, r0
 801b6e8:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801b6ea:	4a05      	ldr	r2, [pc, #20]	@ (801b700 <RadioOnDioIrq+0x20>)
 801b6ec:	88fb      	ldrh	r3, [r7, #6]
 801b6ee:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801b6f2:	f000 f807 	bl	801b704 <RadioIrqProcess>
}
 801b6f6:	bf00      	nop
 801b6f8:	3708      	adds	r7, #8
 801b6fa:	46bd      	mov	sp, r7
 801b6fc:	bd80      	pop	{r7, pc}
 801b6fe:	bf00      	nop
 801b700:	20001ee4 	.word	0x20001ee4

0801b704 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801b704:	b5b0      	push	{r4, r5, r7, lr}
 801b706:	b082      	sub	sp, #8
 801b708:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801b70a:	2300      	movs	r3, #0
 801b70c:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801b70e:	2300      	movs	r3, #0
 801b710:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801b712:	4ba8      	ldr	r3, [pc, #672]	@ (801b9b4 <RadioIrqProcess+0x2b0>)
 801b714:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801b718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b71c:	f000 810d 	beq.w	801b93a <RadioIrqProcess+0x236>
 801b720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b724:	f300 81e8 	bgt.w	801baf8 <RadioIrqProcess+0x3f4>
 801b728:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b72c:	f000 80f1 	beq.w	801b912 <RadioIrqProcess+0x20e>
 801b730:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b734:	f300 81e0 	bgt.w	801baf8 <RadioIrqProcess+0x3f4>
 801b738:	2b80      	cmp	r3, #128	@ 0x80
 801b73a:	f000 80d6 	beq.w	801b8ea <RadioIrqProcess+0x1e6>
 801b73e:	2b80      	cmp	r3, #128	@ 0x80
 801b740:	f300 81da 	bgt.w	801baf8 <RadioIrqProcess+0x3f4>
 801b744:	2b20      	cmp	r3, #32
 801b746:	dc49      	bgt.n	801b7dc <RadioIrqProcess+0xd8>
 801b748:	2b00      	cmp	r3, #0
 801b74a:	f340 81d5 	ble.w	801baf8 <RadioIrqProcess+0x3f4>
 801b74e:	3b01      	subs	r3, #1
 801b750:	2b1f      	cmp	r3, #31
 801b752:	f200 81d1 	bhi.w	801baf8 <RadioIrqProcess+0x3f4>
 801b756:	a201      	add	r2, pc, #4	@ (adr r2, 801b75c <RadioIrqProcess+0x58>)
 801b758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b75c:	0801b7e5 	.word	0x0801b7e5
 801b760:	0801b81f 	.word	0x0801b81f
 801b764:	0801baf9 	.word	0x0801baf9
 801b768:	0801b9d5 	.word	0x0801b9d5
 801b76c:	0801baf9 	.word	0x0801baf9
 801b770:	0801baf9 	.word	0x0801baf9
 801b774:	0801baf9 	.word	0x0801baf9
 801b778:	0801ba51 	.word	0x0801ba51
 801b77c:	0801baf9 	.word	0x0801baf9
 801b780:	0801baf9 	.word	0x0801baf9
 801b784:	0801baf9 	.word	0x0801baf9
 801b788:	0801baf9 	.word	0x0801baf9
 801b78c:	0801baf9 	.word	0x0801baf9
 801b790:	0801baf9 	.word	0x0801baf9
 801b794:	0801baf9 	.word	0x0801baf9
 801b798:	0801ba6d 	.word	0x0801ba6d
 801b79c:	0801baf9 	.word	0x0801baf9
 801b7a0:	0801baf9 	.word	0x0801baf9
 801b7a4:	0801baf9 	.word	0x0801baf9
 801b7a8:	0801baf9 	.word	0x0801baf9
 801b7ac:	0801baf9 	.word	0x0801baf9
 801b7b0:	0801baf9 	.word	0x0801baf9
 801b7b4:	0801baf9 	.word	0x0801baf9
 801b7b8:	0801baf9 	.word	0x0801baf9
 801b7bc:	0801baf9 	.word	0x0801baf9
 801b7c0:	0801baf9 	.word	0x0801baf9
 801b7c4:	0801baf9 	.word	0x0801baf9
 801b7c8:	0801baf9 	.word	0x0801baf9
 801b7cc:	0801baf9 	.word	0x0801baf9
 801b7d0:	0801baf9 	.word	0x0801baf9
 801b7d4:	0801baf9 	.word	0x0801baf9
 801b7d8:	0801ba7b 	.word	0x0801ba7b
 801b7dc:	2b40      	cmp	r3, #64	@ 0x40
 801b7de:	f000 816d 	beq.w	801babc <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801b7e2:	e189      	b.n	801baf8 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801b7e4:	4874      	ldr	r0, [pc, #464]	@ (801b9b8 <RadioIrqProcess+0x2b4>)
 801b7e6:	f002 ff73 	bl	801e6d0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801b7ea:	2000      	movs	r0, #0
 801b7ec:	f001 f81e 	bl	801c82c <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801b7f0:	f002 f8ae 	bl	801d950 <RFW_Is_LongPacketModeEnabled>
 801b7f4:	4603      	mov	r3, r0
 801b7f6:	2b01      	cmp	r3, #1
 801b7f8:	d101      	bne.n	801b7fe <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801b7fa:	f002 f8d2 	bl	801d9a2 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801b7fe:	4b6f      	ldr	r3, [pc, #444]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b800:	681b      	ldr	r3, [r3, #0]
 801b802:	2b00      	cmp	r3, #0
 801b804:	f000 817a 	beq.w	801bafc <RadioIrqProcess+0x3f8>
 801b808:	4b6c      	ldr	r3, [pc, #432]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b80a:	681b      	ldr	r3, [r3, #0]
 801b80c:	681b      	ldr	r3, [r3, #0]
 801b80e:	2b00      	cmp	r3, #0
 801b810:	f000 8174 	beq.w	801bafc <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801b814:	4b69      	ldr	r3, [pc, #420]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b816:	681b      	ldr	r3, [r3, #0]
 801b818:	681b      	ldr	r3, [r3, #0]
 801b81a:	4798      	blx	r3
        break;
 801b81c:	e16e      	b.n	801bafc <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801b81e:	4868      	ldr	r0, [pc, #416]	@ (801b9c0 <RadioIrqProcess+0x2bc>)
 801b820:	f002 ff56 	bl	801e6d0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801b824:	4b63      	ldr	r3, [pc, #396]	@ (801b9b4 <RadioIrqProcess+0x2b0>)
 801b826:	785b      	ldrb	r3, [r3, #1]
 801b828:	f083 0301 	eor.w	r3, r3, #1
 801b82c:	b2db      	uxtb	r3, r3
 801b82e:	2b00      	cmp	r3, #0
 801b830:	d014      	beq.n	801b85c <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801b832:	2000      	movs	r0, #0
 801b834:	f000 fffa 	bl	801c82c <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801b838:	2100      	movs	r1, #0
 801b83a:	f640 1002 	movw	r0, #2306	@ 0x902
 801b83e:	f001 fd79 	bl	801d334 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801b842:	f640 1044 	movw	r0, #2372	@ 0x944
 801b846:	f001 fd97 	bl	801d378 <SUBGRF_ReadRegister>
 801b84a:	4603      	mov	r3, r0
 801b84c:	f043 0302 	orr.w	r3, r3, #2
 801b850:	b2db      	uxtb	r3, r3
 801b852:	4619      	mov	r1, r3
 801b854:	f640 1044 	movw	r0, #2372	@ 0x944
 801b858:	f001 fd6c 	bl	801d334 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801b85c:	1dfb      	adds	r3, r7, #7
 801b85e:	22ff      	movs	r2, #255	@ 0xff
 801b860:	4619      	mov	r1, r3
 801b862:	4858      	ldr	r0, [pc, #352]	@ (801b9c4 <RadioIrqProcess+0x2c0>)
 801b864:	f000 feb2 	bl	801c5cc <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801b868:	4857      	ldr	r0, [pc, #348]	@ (801b9c8 <RadioIrqProcess+0x2c4>)
 801b86a:	f001 fd11 	bl	801d290 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801b86e:	4b53      	ldr	r3, [pc, #332]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b870:	681b      	ldr	r3, [r3, #0]
 801b872:	2b00      	cmp	r3, #0
 801b874:	f000 8144 	beq.w	801bb00 <RadioIrqProcess+0x3fc>
 801b878:	4b50      	ldr	r3, [pc, #320]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b87a:	681b      	ldr	r3, [r3, #0]
 801b87c:	689b      	ldr	r3, [r3, #8]
 801b87e:	2b00      	cmp	r3, #0
 801b880:	f000 813e 	beq.w	801bb00 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 801b884:	4b4b      	ldr	r3, [pc, #300]	@ (801b9b4 <RadioIrqProcess+0x2b0>)
 801b886:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801b88a:	2b01      	cmp	r3, #1
 801b88c:	d10e      	bne.n	801b8ac <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801b88e:	4b4b      	ldr	r3, [pc, #300]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b890:	681b      	ldr	r3, [r3, #0]
 801b892:	689c      	ldr	r4, [r3, #8]
 801b894:	79fb      	ldrb	r3, [r7, #7]
 801b896:	4619      	mov	r1, r3
 801b898:	4b46      	ldr	r3, [pc, #280]	@ (801b9b4 <RadioIrqProcess+0x2b0>)
 801b89a:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801b89e:	461a      	mov	r2, r3
 801b8a0:	4b44      	ldr	r3, [pc, #272]	@ (801b9b4 <RadioIrqProcess+0x2b0>)
 801b8a2:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801b8a6:	4847      	ldr	r0, [pc, #284]	@ (801b9c4 <RadioIrqProcess+0x2c0>)
 801b8a8:	47a0      	blx	r4
                break;
 801b8aa:	e01d      	b.n	801b8e8 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801b8ac:	4b41      	ldr	r3, [pc, #260]	@ (801b9b4 <RadioIrqProcess+0x2b0>)
 801b8ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b8b0:	463a      	mov	r2, r7
 801b8b2:	4611      	mov	r1, r2
 801b8b4:	4618      	mov	r0, r3
 801b8b6:	f001 ff99 	bl	801d7ec <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801b8ba:	4b40      	ldr	r3, [pc, #256]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b8bc:	681b      	ldr	r3, [r3, #0]
 801b8be:	689c      	ldr	r4, [r3, #8]
 801b8c0:	79fb      	ldrb	r3, [r7, #7]
 801b8c2:	4619      	mov	r1, r3
 801b8c4:	4b3b      	ldr	r3, [pc, #236]	@ (801b9b4 <RadioIrqProcess+0x2b0>)
 801b8c6:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801b8ca:	4618      	mov	r0, r3
 801b8cc:	683b      	ldr	r3, [r7, #0]
 801b8ce:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801b8d2:	4a3e      	ldr	r2, [pc, #248]	@ (801b9cc <RadioIrqProcess+0x2c8>)
 801b8d4:	fb82 5203 	smull	r5, r2, r2, r3
 801b8d8:	1192      	asrs	r2, r2, #6
 801b8da:	17db      	asrs	r3, r3, #31
 801b8dc:	1ad3      	subs	r3, r2, r3
 801b8de:	b25b      	sxtb	r3, r3
 801b8e0:	4602      	mov	r2, r0
 801b8e2:	4838      	ldr	r0, [pc, #224]	@ (801b9c4 <RadioIrqProcess+0x2c0>)
 801b8e4:	47a0      	blx	r4
                break;
 801b8e6:	bf00      	nop
        break;
 801b8e8:	e10a      	b.n	801bb00 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801b8ea:	2000      	movs	r0, #0
 801b8ec:	f000 ff9e 	bl	801c82c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801b8f0:	4b32      	ldr	r3, [pc, #200]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b8f2:	681b      	ldr	r3, [r3, #0]
 801b8f4:	2b00      	cmp	r3, #0
 801b8f6:	f000 8105 	beq.w	801bb04 <RadioIrqProcess+0x400>
 801b8fa:	4b30      	ldr	r3, [pc, #192]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b8fc:	681b      	ldr	r3, [r3, #0]
 801b8fe:	699b      	ldr	r3, [r3, #24]
 801b900:	2b00      	cmp	r3, #0
 801b902:	f000 80ff 	beq.w	801bb04 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 801b906:	4b2d      	ldr	r3, [pc, #180]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b908:	681b      	ldr	r3, [r3, #0]
 801b90a:	699b      	ldr	r3, [r3, #24]
 801b90c:	2000      	movs	r0, #0
 801b90e:	4798      	blx	r3
        break;
 801b910:	e0f8      	b.n	801bb04 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801b912:	2000      	movs	r0, #0
 801b914:	f000 ff8a 	bl	801c82c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801b918:	4b28      	ldr	r3, [pc, #160]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b91a:	681b      	ldr	r3, [r3, #0]
 801b91c:	2b00      	cmp	r3, #0
 801b91e:	f000 80f3 	beq.w	801bb08 <RadioIrqProcess+0x404>
 801b922:	4b26      	ldr	r3, [pc, #152]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b924:	681b      	ldr	r3, [r3, #0]
 801b926:	699b      	ldr	r3, [r3, #24]
 801b928:	2b00      	cmp	r3, #0
 801b92a:	f000 80ed 	beq.w	801bb08 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801b92e:	4b23      	ldr	r3, [pc, #140]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b930:	681b      	ldr	r3, [r3, #0]
 801b932:	699b      	ldr	r3, [r3, #24]
 801b934:	2001      	movs	r0, #1
 801b936:	4798      	blx	r3
        break;
 801b938:	e0e6      	b.n	801bb08 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801b93a:	4b25      	ldr	r3, [pc, #148]	@ (801b9d0 <RadioIrqProcess+0x2cc>)
 801b93c:	2201      	movs	r2, #1
 801b93e:	2100      	movs	r1, #0
 801b940:	2002      	movs	r0, #2
 801b942:	f003 f8cf 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801b946:	f000 fe27 	bl	801c598 <SUBGRF_GetOperatingMode>
 801b94a:	4603      	mov	r3, r0
 801b94c:	2b04      	cmp	r3, #4
 801b94e:	d115      	bne.n	801b97c <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801b950:	4819      	ldr	r0, [pc, #100]	@ (801b9b8 <RadioIrqProcess+0x2b4>)
 801b952:	f002 febd 	bl	801e6d0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801b956:	2000      	movs	r0, #0
 801b958:	f000 ff68 	bl	801c82c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801b95c:	4b17      	ldr	r3, [pc, #92]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b95e:	681b      	ldr	r3, [r3, #0]
 801b960:	2b00      	cmp	r3, #0
 801b962:	f000 80d3 	beq.w	801bb0c <RadioIrqProcess+0x408>
 801b966:	4b15      	ldr	r3, [pc, #84]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b968:	681b      	ldr	r3, [r3, #0]
 801b96a:	685b      	ldr	r3, [r3, #4]
 801b96c:	2b00      	cmp	r3, #0
 801b96e:	f000 80cd 	beq.w	801bb0c <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801b972:	4b12      	ldr	r3, [pc, #72]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b974:	681b      	ldr	r3, [r3, #0]
 801b976:	685b      	ldr	r3, [r3, #4]
 801b978:	4798      	blx	r3
        break;
 801b97a:	e0c7      	b.n	801bb0c <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801b97c:	f000 fe0c 	bl	801c598 <SUBGRF_GetOperatingMode>
 801b980:	4603      	mov	r3, r0
 801b982:	2b05      	cmp	r3, #5
 801b984:	f040 80c2 	bne.w	801bb0c <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 801b988:	480d      	ldr	r0, [pc, #52]	@ (801b9c0 <RadioIrqProcess+0x2bc>)
 801b98a:	f002 fea1 	bl	801e6d0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801b98e:	2000      	movs	r0, #0
 801b990:	f000 ff4c 	bl	801c82c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801b994:	4b09      	ldr	r3, [pc, #36]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b996:	681b      	ldr	r3, [r3, #0]
 801b998:	2b00      	cmp	r3, #0
 801b99a:	f000 80b7 	beq.w	801bb0c <RadioIrqProcess+0x408>
 801b99e:	4b07      	ldr	r3, [pc, #28]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b9a0:	681b      	ldr	r3, [r3, #0]
 801b9a2:	68db      	ldr	r3, [r3, #12]
 801b9a4:	2b00      	cmp	r3, #0
 801b9a6:	f000 80b1 	beq.w	801bb0c <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801b9aa:	4b04      	ldr	r3, [pc, #16]	@ (801b9bc <RadioIrqProcess+0x2b8>)
 801b9ac:	681b      	ldr	r3, [r3, #0]
 801b9ae:	68db      	ldr	r3, [r3, #12]
 801b9b0:	4798      	blx	r3
        break;
 801b9b2:	e0ab      	b.n	801bb0c <RadioIrqProcess+0x408>
 801b9b4:	20001ee4 	.word	0x20001ee4
 801b9b8:	20001f40 	.word	0x20001f40
 801b9bc:	20001ee0 	.word	0x20001ee0
 801b9c0:	20001f58 	.word	0x20001f58
 801b9c4:	20001de0 	.word	0x20001de0
 801b9c8:	20001f08 	.word	0x20001f08
 801b9cc:	10624dd3 	.word	0x10624dd3
 801b9d0:	0801f9c0 	.word	0x0801f9c0
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801b9d4:	4b54      	ldr	r3, [pc, #336]	@ (801bb28 <RadioIrqProcess+0x424>)
 801b9d6:	2201      	movs	r2, #1
 801b9d8:	2100      	movs	r1, #0
 801b9da:	2002      	movs	r0, #2
 801b9dc:	f003 f882 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801b9e0:	4b52      	ldr	r3, [pc, #328]	@ (801bb2c <RadioIrqProcess+0x428>)
 801b9e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b9e4:	2b00      	cmp	r3, #0
 801b9e6:	f000 8093 	beq.w	801bb10 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801b9ea:	4a51      	ldr	r2, [pc, #324]	@ (801bb30 <RadioIrqProcess+0x42c>)
 801b9ec:	4b4f      	ldr	r3, [pc, #316]	@ (801bb2c <RadioIrqProcess+0x428>)
 801b9ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b9f0:	0c1b      	lsrs	r3, r3, #16
 801b9f2:	b2db      	uxtb	r3, r3
 801b9f4:	4619      	mov	r1, r3
 801b9f6:	f640 1003 	movw	r0, #2307	@ 0x903
 801b9fa:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801b9fc:	4a4c      	ldr	r2, [pc, #304]	@ (801bb30 <RadioIrqProcess+0x42c>)
 801b9fe:	4b4b      	ldr	r3, [pc, #300]	@ (801bb2c <RadioIrqProcess+0x428>)
 801ba00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ba02:	0a1b      	lsrs	r3, r3, #8
 801ba04:	b2db      	uxtb	r3, r3
 801ba06:	4619      	mov	r1, r3
 801ba08:	f640 1004 	movw	r0, #2308	@ 0x904
 801ba0c:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801ba0e:	4a48      	ldr	r2, [pc, #288]	@ (801bb30 <RadioIrqProcess+0x42c>)
 801ba10:	4b46      	ldr	r3, [pc, #280]	@ (801bb2c <RadioIrqProcess+0x428>)
 801ba12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ba14:	b2db      	uxtb	r3, r3
 801ba16:	4619      	mov	r1, r3
 801ba18:	f640 1005 	movw	r0, #2309	@ 0x905
 801ba1c:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801ba1e:	4c44      	ldr	r4, [pc, #272]	@ (801bb30 <RadioIrqProcess+0x42c>)
 801ba20:	4b44      	ldr	r3, [pc, #272]	@ (801bb34 <RadioIrqProcess+0x430>)
 801ba22:	f640 1002 	movw	r0, #2306	@ 0x902
 801ba26:	4798      	blx	r3
 801ba28:	4603      	mov	r3, r0
 801ba2a:	f043 0301 	orr.w	r3, r3, #1
 801ba2e:	b2db      	uxtb	r3, r3
 801ba30:	4619      	mov	r1, r3
 801ba32:	f640 1002 	movw	r0, #2306	@ 0x902
 801ba36:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801ba38:	4b3c      	ldr	r3, [pc, #240]	@ (801bb2c <RadioIrqProcess+0x428>)
 801ba3a:	2200      	movs	r2, #0
 801ba3c:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801ba3e:	2300      	movs	r3, #0
 801ba40:	2200      	movs	r2, #0
 801ba42:	f240 2162 	movw	r1, #610	@ 0x262
 801ba46:	f240 2062 	movw	r0, #610	@ 0x262
 801ba4a:	f001 f8c3 	bl	801cbd4 <SUBGRF_SetDioIrqParams>
        break;
 801ba4e:	e05f      	b.n	801bb10 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801ba50:	4b39      	ldr	r3, [pc, #228]	@ (801bb38 <RadioIrqProcess+0x434>)
 801ba52:	2201      	movs	r2, #1
 801ba54:	2100      	movs	r1, #0
 801ba56:	2002      	movs	r0, #2
 801ba58:	f003 f844 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801ba5c:	f001 ff71 	bl	801d942 <RFW_Is_Init>
 801ba60:	4603      	mov	r3, r0
 801ba62:	2b01      	cmp	r3, #1
 801ba64:	d156      	bne.n	801bb14 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801ba66:	f001 ffa2 	bl	801d9ae <RFW_ReceivePayload>
        break;
 801ba6a:	e053      	b.n	801bb14 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801ba6c:	4b33      	ldr	r3, [pc, #204]	@ (801bb3c <RadioIrqProcess+0x438>)
 801ba6e:	2201      	movs	r2, #1
 801ba70:	2100      	movs	r1, #0
 801ba72:	2002      	movs	r0, #2
 801ba74:	f003 f836 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801ba78:	e051      	b.n	801bb1e <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801ba7a:	4831      	ldr	r0, [pc, #196]	@ (801bb40 <RadioIrqProcess+0x43c>)
 801ba7c:	f002 fe28 	bl	801e6d0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801ba80:	4b2a      	ldr	r3, [pc, #168]	@ (801bb2c <RadioIrqProcess+0x428>)
 801ba82:	785b      	ldrb	r3, [r3, #1]
 801ba84:	f083 0301 	eor.w	r3, r3, #1
 801ba88:	b2db      	uxtb	r3, r3
 801ba8a:	2b00      	cmp	r3, #0
 801ba8c:	d002      	beq.n	801ba94 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801ba8e:	2000      	movs	r0, #0
 801ba90:	f000 fecc 	bl	801c82c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801ba94:	4b2b      	ldr	r3, [pc, #172]	@ (801bb44 <RadioIrqProcess+0x440>)
 801ba96:	681b      	ldr	r3, [r3, #0]
 801ba98:	2b00      	cmp	r3, #0
 801ba9a:	d03d      	beq.n	801bb18 <RadioIrqProcess+0x414>
 801ba9c:	4b29      	ldr	r3, [pc, #164]	@ (801bb44 <RadioIrqProcess+0x440>)
 801ba9e:	681b      	ldr	r3, [r3, #0]
 801baa0:	68db      	ldr	r3, [r3, #12]
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	d038      	beq.n	801bb18 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801baa6:	4b27      	ldr	r3, [pc, #156]	@ (801bb44 <RadioIrqProcess+0x440>)
 801baa8:	681b      	ldr	r3, [r3, #0]
 801baaa:	68db      	ldr	r3, [r3, #12]
 801baac:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801baae:	4b26      	ldr	r3, [pc, #152]	@ (801bb48 <RadioIrqProcess+0x444>)
 801bab0:	2201      	movs	r2, #1
 801bab2:	2100      	movs	r1, #0
 801bab4:	2002      	movs	r0, #2
 801bab6:	f003 f815 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801baba:	e02d      	b.n	801bb18 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801babc:	4b23      	ldr	r3, [pc, #140]	@ (801bb4c <RadioIrqProcess+0x448>)
 801babe:	2201      	movs	r2, #1
 801bac0:	2100      	movs	r1, #0
 801bac2:	2002      	movs	r0, #2
 801bac4:	f003 f80e 	bl	801eae4 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801bac8:	4b18      	ldr	r3, [pc, #96]	@ (801bb2c <RadioIrqProcess+0x428>)
 801baca:	785b      	ldrb	r3, [r3, #1]
 801bacc:	f083 0301 	eor.w	r3, r3, #1
 801bad0:	b2db      	uxtb	r3, r3
 801bad2:	2b00      	cmp	r3, #0
 801bad4:	d002      	beq.n	801badc <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801bad6:	2000      	movs	r0, #0
 801bad8:	f000 fea8 	bl	801c82c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801badc:	4b19      	ldr	r3, [pc, #100]	@ (801bb44 <RadioIrqProcess+0x440>)
 801bade:	681b      	ldr	r3, [r3, #0]
 801bae0:	2b00      	cmp	r3, #0
 801bae2:	d01b      	beq.n	801bb1c <RadioIrqProcess+0x418>
 801bae4:	4b17      	ldr	r3, [pc, #92]	@ (801bb44 <RadioIrqProcess+0x440>)
 801bae6:	681b      	ldr	r3, [r3, #0]
 801bae8:	691b      	ldr	r3, [r3, #16]
 801baea:	2b00      	cmp	r3, #0
 801baec:	d016      	beq.n	801bb1c <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801baee:	4b15      	ldr	r3, [pc, #84]	@ (801bb44 <RadioIrqProcess+0x440>)
 801baf0:	681b      	ldr	r3, [r3, #0]
 801baf2:	691b      	ldr	r3, [r3, #16]
 801baf4:	4798      	blx	r3
        break;
 801baf6:	e011      	b.n	801bb1c <RadioIrqProcess+0x418>
        break;
 801baf8:	bf00      	nop
 801bafa:	e010      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bafc:	bf00      	nop
 801bafe:	e00e      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb00:	bf00      	nop
 801bb02:	e00c      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb04:	bf00      	nop
 801bb06:	e00a      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb08:	bf00      	nop
 801bb0a:	e008      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb0c:	bf00      	nop
 801bb0e:	e006      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb10:	bf00      	nop
 801bb12:	e004      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb14:	bf00      	nop
 801bb16:	e002      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb18:	bf00      	nop
 801bb1a:	e000      	b.n	801bb1e <RadioIrqProcess+0x41a>
        break;
 801bb1c:	bf00      	nop
    }
}
 801bb1e:	bf00      	nop
 801bb20:	3708      	adds	r7, #8
 801bb22:	46bd      	mov	sp, r7
 801bb24:	bdb0      	pop	{r4, r5, r7, pc}
 801bb26:	bf00      	nop
 801bb28:	0801f9d4 	.word	0x0801f9d4
 801bb2c:	20001ee4 	.word	0x20001ee4
 801bb30:	0801b515 	.word	0x0801b515
 801bb34:	0801b539 	.word	0x0801b539
 801bb38:	0801f9e0 	.word	0x0801f9e0
 801bb3c:	0801f9ec 	.word	0x0801f9ec
 801bb40:	20001f58 	.word	0x20001f58
 801bb44:	20001ee0 	.word	0x20001ee0
 801bb48:	0801f9f8 	.word	0x0801f9f8
 801bb4c:	0801fa04 	.word	0x0801fa04

0801bb50 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801bb50:	b580      	push	{r7, lr}
 801bb52:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801bb54:	4b09      	ldr	r3, [pc, #36]	@ (801bb7c <RadioTxPrbs+0x2c>)
 801bb56:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bb5a:	2101      	movs	r1, #1
 801bb5c:	4618      	mov	r0, r3
 801bb5e:	f001 fcf7 	bl	801d550 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801bb62:	4b07      	ldr	r3, [pc, #28]	@ (801bb80 <RadioTxPrbs+0x30>)
 801bb64:	212d      	movs	r1, #45	@ 0x2d
 801bb66:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801bb6a:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801bb6c:	f000 ff21 	bl	801c9b2 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801bb70:	4804      	ldr	r0, [pc, #16]	@ (801bb84 <RadioTxPrbs+0x34>)
 801bb72:	f000 fe77 	bl	801c864 <SUBGRF_SetTx>
}
 801bb76:	bf00      	nop
 801bb78:	bd80      	pop	{r7, pc}
 801bb7a:	bf00      	nop
 801bb7c:	20001ee4 	.word	0x20001ee4
 801bb80:	0801b515 	.word	0x0801b515
 801bb84:	000fffff 	.word	0x000fffff

0801bb88 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801bb88:	b580      	push	{r7, lr}
 801bb8a:	b084      	sub	sp, #16
 801bb8c:	af00      	add	r7, sp, #0
 801bb8e:	4603      	mov	r3, r0
 801bb90:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801bb92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801bb96:	4618      	mov	r0, r3
 801bb98:	f001 fd02 	bl	801d5a0 <SUBGRF_SetRfTxPower>
 801bb9c:	4603      	mov	r3, r0
 801bb9e:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801bba0:	210e      	movs	r1, #14
 801bba2:	f640 101f 	movw	r0, #2335	@ 0x91f
 801bba6:	f001 fbc5 	bl	801d334 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801bbaa:	7bfb      	ldrb	r3, [r7, #15]
 801bbac:	2101      	movs	r1, #1
 801bbae:	4618      	mov	r0, r3
 801bbb0:	f001 fcce 	bl	801d550 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801bbb4:	f000 fef4 	bl	801c9a0 <SUBGRF_SetTxContinuousWave>
}
 801bbb8:	bf00      	nop
 801bbba:	3710      	adds	r7, #16
 801bbbc:	46bd      	mov	sp, r7
 801bbbe:	bd80      	pop	{r7, pc}

0801bbc0 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801bbc0:	b480      	push	{r7}
 801bbc2:	b089      	sub	sp, #36	@ 0x24
 801bbc4:	af00      	add	r7, sp, #0
 801bbc6:	60f8      	str	r0, [r7, #12]
 801bbc8:	60b9      	str	r1, [r7, #8]
 801bbca:	4613      	mov	r3, r2
 801bbcc:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801bbce:	2300      	movs	r3, #0
 801bbd0:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801bbd2:	2300      	movs	r3, #0
 801bbd4:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801bbd6:	2300      	movs	r3, #0
 801bbd8:	61bb      	str	r3, [r7, #24]
 801bbda:	e011      	b.n	801bc00 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801bbdc:	69bb      	ldr	r3, [r7, #24]
 801bbde:	68ba      	ldr	r2, [r7, #8]
 801bbe0:	4413      	add	r3, r2
 801bbe2:	781a      	ldrb	r2, [r3, #0]
 801bbe4:	69bb      	ldr	r3, [r7, #24]
 801bbe6:	68b9      	ldr	r1, [r7, #8]
 801bbe8:	440b      	add	r3, r1
 801bbea:	43d2      	mvns	r2, r2
 801bbec:	b2d2      	uxtb	r2, r2
 801bbee:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801bbf0:	69bb      	ldr	r3, [r7, #24]
 801bbf2:	68fa      	ldr	r2, [r7, #12]
 801bbf4:	4413      	add	r3, r2
 801bbf6:	2200      	movs	r2, #0
 801bbf8:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801bbfa:	69bb      	ldr	r3, [r7, #24]
 801bbfc:	3301      	adds	r3, #1
 801bbfe:	61bb      	str	r3, [r7, #24]
 801bc00:	79fb      	ldrb	r3, [r7, #7]
 801bc02:	69ba      	ldr	r2, [r7, #24]
 801bc04:	429a      	cmp	r2, r3
 801bc06:	dbe9      	blt.n	801bbdc <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801bc08:	2300      	movs	r3, #0
 801bc0a:	61bb      	str	r3, [r7, #24]
 801bc0c:	e049      	b.n	801bca2 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801bc0e:	69bb      	ldr	r3, [r7, #24]
 801bc10:	425a      	negs	r2, r3
 801bc12:	f003 0307 	and.w	r3, r3, #7
 801bc16:	f002 0207 	and.w	r2, r2, #7
 801bc1a:	bf58      	it	pl
 801bc1c:	4253      	negpl	r3, r2
 801bc1e:	b2db      	uxtb	r3, r3
 801bc20:	f1c3 0307 	rsb	r3, r3, #7
 801bc24:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801bc26:	69bb      	ldr	r3, [r7, #24]
 801bc28:	2b00      	cmp	r3, #0
 801bc2a:	da00      	bge.n	801bc2e <payload_integration+0x6e>
 801bc2c:	3307      	adds	r3, #7
 801bc2e:	10db      	asrs	r3, r3, #3
 801bc30:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801bc32:	69bb      	ldr	r3, [r7, #24]
 801bc34:	3301      	adds	r3, #1
 801bc36:	425a      	negs	r2, r3
 801bc38:	f003 0307 	and.w	r3, r3, #7
 801bc3c:	f002 0207 	and.w	r2, r2, #7
 801bc40:	bf58      	it	pl
 801bc42:	4253      	negpl	r3, r2
 801bc44:	b2db      	uxtb	r3, r3
 801bc46:	f1c3 0307 	rsb	r3, r3, #7
 801bc4a:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801bc4c:	69bb      	ldr	r3, [r7, #24]
 801bc4e:	3301      	adds	r3, #1
 801bc50:	2b00      	cmp	r3, #0
 801bc52:	da00      	bge.n	801bc56 <payload_integration+0x96>
 801bc54:	3307      	adds	r3, #7
 801bc56:	10db      	asrs	r3, r3, #3
 801bc58:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801bc5a:	7dbb      	ldrb	r3, [r7, #22]
 801bc5c:	68ba      	ldr	r2, [r7, #8]
 801bc5e:	4413      	add	r3, r2
 801bc60:	781b      	ldrb	r3, [r3, #0]
 801bc62:	461a      	mov	r2, r3
 801bc64:	7dfb      	ldrb	r3, [r7, #23]
 801bc66:	fa42 f303 	asr.w	r3, r2, r3
 801bc6a:	b2db      	uxtb	r3, r3
 801bc6c:	f003 0301 	and.w	r3, r3, #1
 801bc70:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801bc72:	7ffa      	ldrb	r2, [r7, #31]
 801bc74:	7cfb      	ldrb	r3, [r7, #19]
 801bc76:	4053      	eors	r3, r2
 801bc78:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801bc7a:	7d3b      	ldrb	r3, [r7, #20]
 801bc7c:	68fa      	ldr	r2, [r7, #12]
 801bc7e:	4413      	add	r3, r2
 801bc80:	781b      	ldrb	r3, [r3, #0]
 801bc82:	b25a      	sxtb	r2, r3
 801bc84:	7ff9      	ldrb	r1, [r7, #31]
 801bc86:	7d7b      	ldrb	r3, [r7, #21]
 801bc88:	fa01 f303 	lsl.w	r3, r1, r3
 801bc8c:	b25b      	sxtb	r3, r3
 801bc8e:	4313      	orrs	r3, r2
 801bc90:	b259      	sxtb	r1, r3
 801bc92:	7d3b      	ldrb	r3, [r7, #20]
 801bc94:	68fa      	ldr	r2, [r7, #12]
 801bc96:	4413      	add	r3, r2
 801bc98:	b2ca      	uxtb	r2, r1
 801bc9a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801bc9c:	69bb      	ldr	r3, [r7, #24]
 801bc9e:	3301      	adds	r3, #1
 801bca0:	61bb      	str	r3, [r7, #24]
 801bca2:	79fb      	ldrb	r3, [r7, #7]
 801bca4:	00db      	lsls	r3, r3, #3
 801bca6:	69ba      	ldr	r2, [r7, #24]
 801bca8:	429a      	cmp	r2, r3
 801bcaa:	dbb0      	blt.n	801bc0e <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801bcac:	7ffb      	ldrb	r3, [r7, #31]
 801bcae:	01db      	lsls	r3, r3, #7
 801bcb0:	b25a      	sxtb	r2, r3
 801bcb2:	7ffb      	ldrb	r3, [r7, #31]
 801bcb4:	019b      	lsls	r3, r3, #6
 801bcb6:	b25b      	sxtb	r3, r3
 801bcb8:	4313      	orrs	r3, r2
 801bcba:	b25b      	sxtb	r3, r3
 801bcbc:	7ffa      	ldrb	r2, [r7, #31]
 801bcbe:	2a00      	cmp	r2, #0
 801bcc0:	d101      	bne.n	801bcc6 <payload_integration+0x106>
 801bcc2:	2220      	movs	r2, #32
 801bcc4:	e000      	b.n	801bcc8 <payload_integration+0x108>
 801bcc6:	2200      	movs	r2, #0
 801bcc8:	4313      	orrs	r3, r2
 801bcca:	b259      	sxtb	r1, r3
 801bccc:	79fb      	ldrb	r3, [r7, #7]
 801bcce:	68fa      	ldr	r2, [r7, #12]
 801bcd0:	4413      	add	r3, r2
 801bcd2:	b2ca      	uxtb	r2, r1
 801bcd4:	701a      	strb	r2, [r3, #0]
}
 801bcd6:	bf00      	nop
 801bcd8:	3724      	adds	r7, #36	@ 0x24
 801bcda:	46bd      	mov	sp, r7
 801bcdc:	bc80      	pop	{r7}
 801bcde:	4770      	bx	lr

0801bce0 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801bce0:	b580      	push	{r7, lr}
 801bce2:	b08c      	sub	sp, #48	@ 0x30
 801bce4:	af00      	add	r7, sp, #0
 801bce6:	60b9      	str	r1, [r7, #8]
 801bce8:	607a      	str	r2, [r7, #4]
 801bcea:	603b      	str	r3, [r7, #0]
 801bcec:	4603      	mov	r3, r0
 801bcee:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801bcf0:	2300      	movs	r3, #0
 801bcf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801bcf4:	2300      	movs	r3, #0
 801bcf6:	623b      	str	r3, [r7, #32]
 801bcf8:	2300      	movs	r3, #0
 801bcfa:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801bcfc:	f001 fe1b 	bl	801d936 <RFW_DeInit>

    if( rxContinuous != 0 )
 801bd00:	687b      	ldr	r3, [r7, #4]
 801bd02:	2b00      	cmp	r3, #0
 801bd04:	d001      	beq.n	801bd0a <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801bd06:	2300      	movs	r3, #0
 801bd08:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801bd0a:	687b      	ldr	r3, [r7, #4]
 801bd0c:	2b00      	cmp	r3, #0
 801bd0e:	bf14      	ite	ne
 801bd10:	2301      	movne	r3, #1
 801bd12:	2300      	moveq	r3, #0
 801bd14:	b2da      	uxtb	r2, r3
 801bd16:	4ba4      	ldr	r3, [pc, #656]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bd18:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801bd1a:	7bfb      	ldrb	r3, [r7, #15]
 801bd1c:	2b00      	cmp	r3, #0
 801bd1e:	d003      	beq.n	801bd28 <RadioSetRxGenericConfig+0x48>
 801bd20:	2b01      	cmp	r3, #1
 801bd22:	f000 80dc 	beq.w	801bede <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801bd26:	e196      	b.n	801c056 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801bd28:	68bb      	ldr	r3, [r7, #8]
 801bd2a:	689b      	ldr	r3, [r3, #8]
 801bd2c:	2b00      	cmp	r3, #0
 801bd2e:	d003      	beq.n	801bd38 <RadioSetRxGenericConfig+0x58>
 801bd30:	68bb      	ldr	r3, [r7, #8]
 801bd32:	68db      	ldr	r3, [r3, #12]
 801bd34:	2b00      	cmp	r3, #0
 801bd36:	d102      	bne.n	801bd3e <RadioSetRxGenericConfig+0x5e>
            return -1;
 801bd38:	f04f 33ff 	mov.w	r3, #4294967295
 801bd3c:	e18c      	b.n	801c058 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801bd3e:	68bb      	ldr	r3, [r7, #8]
 801bd40:	7f9b      	ldrb	r3, [r3, #30]
 801bd42:	2b08      	cmp	r3, #8
 801bd44:	d902      	bls.n	801bd4c <RadioSetRxGenericConfig+0x6c>
            return -1;
 801bd46:	f04f 33ff 	mov.w	r3, #4294967295
 801bd4a:	e185      	b.n	801c058 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801bd4c:	68bb      	ldr	r3, [r7, #8]
 801bd4e:	6919      	ldr	r1, [r3, #16]
 801bd50:	68bb      	ldr	r3, [r7, #8]
 801bd52:	7f9b      	ldrb	r3, [r3, #30]
 801bd54:	461a      	mov	r2, r3
 801bd56:	f107 0320 	add.w	r3, r7, #32
 801bd5a:	4618      	mov	r0, r3
 801bd5c:	f001 fede 	bl	801db1c <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801bd60:	68bb      	ldr	r3, [r7, #8]
 801bd62:	681b      	ldr	r3, [r3, #0]
 801bd64:	2b00      	cmp	r3, #0
 801bd66:	bf14      	ite	ne
 801bd68:	2301      	movne	r3, #1
 801bd6a:	2300      	moveq	r3, #0
 801bd6c:	b2db      	uxtb	r3, r3
 801bd6e:	4618      	mov	r0, r3
 801bd70:	f000 fe28 	bl	801c9c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801bd74:	4b8c      	ldr	r3, [pc, #560]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bd76:	2200      	movs	r2, #0
 801bd78:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801bd7c:	68bb      	ldr	r3, [r7, #8]
 801bd7e:	689b      	ldr	r3, [r3, #8]
 801bd80:	4a89      	ldr	r2, [pc, #548]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bd82:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801bd84:	68bb      	ldr	r3, [r7, #8]
 801bd86:	f893 2020 	ldrb.w	r2, [r3, #32]
 801bd8a:	4b87      	ldr	r3, [pc, #540]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bd8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801bd90:	68bb      	ldr	r3, [r7, #8]
 801bd92:	685b      	ldr	r3, [r3, #4]
 801bd94:	4618      	mov	r0, r3
 801bd96:	f001 fd01 	bl	801d79c <SUBGRF_GetFskBandwidthRegValue>
 801bd9a:	4603      	mov	r3, r0
 801bd9c:	461a      	mov	r2, r3
 801bd9e:	4b82      	ldr	r3, [pc, #520]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bda0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801bda4:	4b80      	ldr	r3, [pc, #512]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bda6:	2200      	movs	r2, #0
 801bda8:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801bdaa:	68bb      	ldr	r3, [r7, #8]
 801bdac:	68db      	ldr	r3, [r3, #12]
 801bdae:	b29b      	uxth	r3, r3
 801bdb0:	00db      	lsls	r3, r3, #3
 801bdb2:	b29a      	uxth	r2, r3
 801bdb4:	4b7c      	ldr	r3, [pc, #496]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bdb6:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801bdb8:	68bb      	ldr	r3, [r7, #8]
 801bdba:	7fda      	ldrb	r2, [r3, #31]
 801bdbc:	4b7a      	ldr	r3, [pc, #488]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bdbe:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801bdc0:	68bb      	ldr	r3, [r7, #8]
 801bdc2:	7f9b      	ldrb	r3, [r3, #30]
 801bdc4:	00db      	lsls	r3, r3, #3
 801bdc6:	b2da      	uxtb	r2, r3
 801bdc8:	4b77      	ldr	r3, [pc, #476]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bdca:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801bdcc:	68bb      	ldr	r3, [r7, #8]
 801bdce:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801bdd2:	4b75      	ldr	r3, [pc, #468]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bdd4:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801bdd6:	68bb      	ldr	r3, [r7, #8]
 801bdd8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801bddc:	2b00      	cmp	r3, #0
 801bdde:	d105      	bne.n	801bdec <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801bde0:	68bb      	ldr	r3, [r7, #8]
 801bde2:	695b      	ldr	r3, [r3, #20]
 801bde4:	b2da      	uxtb	r2, r3
 801bde6:	4b70      	ldr	r3, [pc, #448]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bde8:	759a      	strb	r2, [r3, #22]
 801bdea:	e00b      	b.n	801be04 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801bdec:	68bb      	ldr	r3, [r7, #8]
 801bdee:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801bdf2:	2b02      	cmp	r3, #2
 801bdf4:	d103      	bne.n	801bdfe <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801bdf6:	4b6c      	ldr	r3, [pc, #432]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bdf8:	22ff      	movs	r2, #255	@ 0xff
 801bdfa:	759a      	strb	r2, [r3, #22]
 801bdfc:	e002      	b.n	801be04 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801bdfe:	4b6a      	ldr	r3, [pc, #424]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801be00:	22ff      	movs	r2, #255	@ 0xff
 801be02:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801be04:	68bb      	ldr	r3, [r7, #8]
 801be06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801be0a:	2b02      	cmp	r3, #2
 801be0c:	d004      	beq.n	801be18 <RadioSetRxGenericConfig+0x138>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801be0e:	68bb      	ldr	r3, [r7, #8]
 801be10:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801be14:	2b02      	cmp	r3, #2
 801be16:	d12d      	bne.n	801be74 <RadioSetRxGenericConfig+0x194>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801be18:	68bb      	ldr	r3, [r7, #8]
 801be1a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801be1e:	2bf1      	cmp	r3, #241	@ 0xf1
 801be20:	d00c      	beq.n	801be3c <RadioSetRxGenericConfig+0x15c>
 801be22:	68bb      	ldr	r3, [r7, #8]
 801be24:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801be28:	2bf2      	cmp	r3, #242	@ 0xf2
 801be2a:	d007      	beq.n	801be3c <RadioSetRxGenericConfig+0x15c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801be2c:	68bb      	ldr	r3, [r7, #8]
 801be2e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801be32:	2b01      	cmp	r3, #1
 801be34:	d002      	beq.n	801be3c <RadioSetRxGenericConfig+0x15c>
                return -1;
 801be36:	f04f 33ff 	mov.w	r3, #4294967295
 801be3a:	e10d      	b.n	801c058 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801be3c:	2300      	movs	r3, #0
 801be3e:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801be40:	68bb      	ldr	r3, [r7, #8]
 801be42:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801be44:	4b59      	ldr	r3, [pc, #356]	@ (801bfac <RadioSetRxGenericConfig+0x2cc>)
 801be46:	6819      	ldr	r1, [r3, #0]
 801be48:	f107 0314 	add.w	r3, r7, #20
 801be4c:	4a58      	ldr	r2, [pc, #352]	@ (801bfb0 <RadioSetRxGenericConfig+0x2d0>)
 801be4e:	4618      	mov	r0, r3
 801be50:	f001 fd64 	bl	801d91c <RFW_Init>
 801be54:	4603      	mov	r3, r0
 801be56:	2b00      	cmp	r3, #0
 801be58:	d002      	beq.n	801be60 <RadioSetRxGenericConfig+0x180>
                return -1;
 801be5a:	f04f 33ff 	mov.w	r3, #4294967295
 801be5e:	e0fb      	b.n	801c058 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801be60:	4b51      	ldr	r3, [pc, #324]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801be62:	2200      	movs	r2, #0
 801be64:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801be66:	4b50      	ldr	r3, [pc, #320]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801be68:	2201      	movs	r2, #1
 801be6a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801be6c:	4b4e      	ldr	r3, [pc, #312]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801be6e:	2200      	movs	r2, #0
 801be70:	755a      	strb	r2, [r3, #21]
        {
 801be72:	e00e      	b.n	801be92 <RadioSetRxGenericConfig+0x1b2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801be74:	68bb      	ldr	r3, [r7, #8]
 801be76:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801be7a:	4b4b      	ldr	r3, [pc, #300]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801be7c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801be7e:	68bb      	ldr	r3, [r7, #8]
 801be80:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801be84:	4b48      	ldr	r3, [pc, #288]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801be86:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801be88:	68bb      	ldr	r3, [r7, #8]
 801be8a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801be8e:	4b46      	ldr	r3, [pc, #280]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801be90:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801be92:	f7ff fa3e 	bl	801b312 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801be96:	2000      	movs	r0, #0
 801be98:	f7fe fbd2 	bl	801a640 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801be9c:	4845      	ldr	r0, [pc, #276]	@ (801bfb4 <RadioSetRxGenericConfig+0x2d4>)
 801be9e:	f001 f82f 	bl	801cf00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bea2:	4845      	ldr	r0, [pc, #276]	@ (801bfb8 <RadioSetRxGenericConfig+0x2d8>)
 801bea4:	f001 f8fe 	bl	801d0a4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801bea8:	f107 0320 	add.w	r3, r7, #32
 801beac:	4618      	mov	r0, r3
 801beae:	f000 fbc2 	bl	801c636 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801beb2:	68bb      	ldr	r3, [r7, #8]
 801beb4:	8b9b      	ldrh	r3, [r3, #28]
 801beb6:	4618      	mov	r0, r3
 801beb8:	f000 fc0c 	bl	801c6d4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801bebc:	68bb      	ldr	r3, [r7, #8]
 801bebe:	8b1b      	ldrh	r3, [r3, #24]
 801bec0:	4618      	mov	r0, r3
 801bec2:	f000 fbe7 	bl	801c694 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801bec6:	683b      	ldr	r3, [r7, #0]
 801bec8:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801becc:	fb03 f202 	mul.w	r2, r3, r2
 801bed0:	68bb      	ldr	r3, [r7, #8]
 801bed2:	689b      	ldr	r3, [r3, #8]
 801bed4:	fbb2 f3f3 	udiv	r3, r2, r3
 801bed8:	4a33      	ldr	r2, [pc, #204]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801beda:	6093      	str	r3, [r2, #8]
        break;
 801bedc:	e0bb      	b.n	801c056 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801bede:	68bb      	ldr	r3, [r7, #8]
 801bee0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801bee2:	2b00      	cmp	r3, #0
 801bee4:	d102      	bne.n	801beec <RadioSetRxGenericConfig+0x20c>
            return -1;
 801bee6:	f04f 33ff 	mov.w	r3, #4294967295
 801beea:	e0b5      	b.n	801c058 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801beec:	68bb      	ldr	r3, [r7, #8]
 801beee:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801bef2:	2b01      	cmp	r3, #1
 801bef4:	d105      	bne.n	801bf02 <RadioSetRxGenericConfig+0x222>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801bef6:	68bb      	ldr	r3, [r7, #8]
 801bef8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801befc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801bf00:	e002      	b.n	801bf08 <RadioSetRxGenericConfig+0x228>
            MaxPayloadLength = 0xFF;
 801bf02:	23ff      	movs	r3, #255	@ 0xff
 801bf04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801bf08:	68bb      	ldr	r3, [r7, #8]
 801bf0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bf0c:	2b00      	cmp	r3, #0
 801bf0e:	bf14      	ite	ne
 801bf10:	2301      	movne	r3, #1
 801bf12:	2300      	moveq	r3, #0
 801bf14:	b2db      	uxtb	r3, r3
 801bf16:	4618      	mov	r0, r3
 801bf18:	f000 fd54 	bl	801c9c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801bf1c:	683b      	ldr	r3, [r7, #0]
 801bf1e:	b2db      	uxtb	r3, r3
 801bf20:	4618      	mov	r0, r3
 801bf22:	f000 fd5e 	bl	801c9e2 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801bf26:	4b20      	ldr	r3, [pc, #128]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf28:	2201      	movs	r2, #1
 801bf2a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801bf2e:	68bb      	ldr	r3, [r7, #8]
 801bf30:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801bf34:	4b1c      	ldr	r3, [pc, #112]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801bf3a:	68bb      	ldr	r3, [r7, #8]
 801bf3c:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801bf40:	4b19      	ldr	r3, [pc, #100]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801bf46:	68bb      	ldr	r3, [r7, #8]
 801bf48:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801bf4c:	4b16      	ldr	r3, [pc, #88]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf4e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801bf52:	68bb      	ldr	r3, [r7, #8]
 801bf54:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801bf58:	2b02      	cmp	r3, #2
 801bf5a:	d010      	beq.n	801bf7e <RadioSetRxGenericConfig+0x29e>
 801bf5c:	2b02      	cmp	r3, #2
 801bf5e:	dc2d      	bgt.n	801bfbc <RadioSetRxGenericConfig+0x2dc>
 801bf60:	2b00      	cmp	r3, #0
 801bf62:	d002      	beq.n	801bf6a <RadioSetRxGenericConfig+0x28a>
 801bf64:	2b01      	cmp	r3, #1
 801bf66:	d005      	beq.n	801bf74 <RadioSetRxGenericConfig+0x294>
            break;
 801bf68:	e028      	b.n	801bfbc <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801bf6a:	4b0f      	ldr	r3, [pc, #60]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf6c:	2200      	movs	r2, #0
 801bf6e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801bf72:	e024      	b.n	801bfbe <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801bf74:	4b0c      	ldr	r3, [pc, #48]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf76:	2201      	movs	r2, #1
 801bf78:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801bf7c:	e01f      	b.n	801bfbe <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801bf7e:	68bb      	ldr	r3, [r7, #8]
 801bf80:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801bf84:	2b0b      	cmp	r3, #11
 801bf86:	d004      	beq.n	801bf92 <RadioSetRxGenericConfig+0x2b2>
 801bf88:	68bb      	ldr	r3, [r7, #8]
 801bf8a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801bf8e:	2b0c      	cmp	r3, #12
 801bf90:	d104      	bne.n	801bf9c <RadioSetRxGenericConfig+0x2bc>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801bf92:	4b05      	ldr	r3, [pc, #20]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf94:	2201      	movs	r2, #1
 801bf96:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801bf9a:	e010      	b.n	801bfbe <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801bf9c:	4b02      	ldr	r3, [pc, #8]	@ (801bfa8 <RadioSetRxGenericConfig+0x2c8>)
 801bf9e:	2200      	movs	r2, #0
 801bfa0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801bfa4:	e00b      	b.n	801bfbe <RadioSetRxGenericConfig+0x2de>
 801bfa6:	bf00      	nop
 801bfa8:	20001ee4 	.word	0x20001ee4
 801bfac:	20001ee0 	.word	0x20001ee0
 801bfb0:	20001f58 	.word	0x20001f58
 801bfb4:	20001f1c 	.word	0x20001f1c
 801bfb8:	20001ef2 	.word	0x20001ef2
            break;
 801bfbc:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801bfbe:	4b28      	ldr	r3, [pc, #160]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801bfc0:	2201      	movs	r2, #1
 801bfc2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801bfc4:	68bb      	ldr	r3, [r7, #8]
 801bfc6:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801bfc8:	4b25      	ldr	r3, [pc, #148]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801bfca:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801bfcc:	68bb      	ldr	r3, [r7, #8]
 801bfce:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801bfd2:	4b23      	ldr	r3, [pc, #140]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801bfd4:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801bfd6:	4a22      	ldr	r2, [pc, #136]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801bfd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801bfdc:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801bfde:	68bb      	ldr	r3, [r7, #8]
 801bfe0:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801bfe4:	4b1e      	ldr	r3, [pc, #120]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801bfe6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801bfea:	68bb      	ldr	r3, [r7, #8]
 801bfec:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801bff0:	4b1b      	ldr	r3, [pc, #108]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801bff2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801bff6:	f7ff f98c 	bl	801b312 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801bffa:	2001      	movs	r0, #1
 801bffc:	f7fe fb20 	bl	801a640 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c000:	4818      	ldr	r0, [pc, #96]	@ (801c064 <RadioSetRxGenericConfig+0x384>)
 801c002:	f000 ff7d 	bl	801cf00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c006:	4818      	ldr	r0, [pc, #96]	@ (801c068 <RadioSetRxGenericConfig+0x388>)
 801c008:	f001 f84c 	bl	801d0a4 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801c00c:	4b14      	ldr	r3, [pc, #80]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801c00e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801c012:	2b01      	cmp	r3, #1
 801c014:	d10d      	bne.n	801c032 <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801c016:	f240 7036 	movw	r0, #1846	@ 0x736
 801c01a:	f001 f9ad 	bl	801d378 <SUBGRF_ReadRegister>
 801c01e:	4603      	mov	r3, r0
 801c020:	f023 0304 	bic.w	r3, r3, #4
 801c024:	b2db      	uxtb	r3, r3
 801c026:	4619      	mov	r1, r3
 801c028:	f240 7036 	movw	r0, #1846	@ 0x736
 801c02c:	f001 f982 	bl	801d334 <SUBGRF_WriteRegister>
 801c030:	e00c      	b.n	801c04c <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801c032:	f240 7036 	movw	r0, #1846	@ 0x736
 801c036:	f001 f99f 	bl	801d378 <SUBGRF_ReadRegister>
 801c03a:	4603      	mov	r3, r0
 801c03c:	f043 0304 	orr.w	r3, r3, #4
 801c040:	b2db      	uxtb	r3, r3
 801c042:	4619      	mov	r1, r3
 801c044:	f240 7036 	movw	r0, #1846	@ 0x736
 801c048:	f001 f974 	bl	801d334 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801c04c:	4b04      	ldr	r3, [pc, #16]	@ (801c060 <RadioSetRxGenericConfig+0x380>)
 801c04e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801c052:	609a      	str	r2, [r3, #8]
        break;
 801c054:	bf00      	nop
    }
    return status;
 801c056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801c058:	4618      	mov	r0, r3
 801c05a:	3730      	adds	r7, #48	@ 0x30
 801c05c:	46bd      	mov	sp, r7
 801c05e:	bd80      	pop	{r7, pc}
 801c060:	20001ee4 	.word	0x20001ee4
 801c064:	20001f1c 	.word	0x20001f1c
 801c068:	20001ef2 	.word	0x20001ef2

0801c06c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801c06c:	b580      	push	{r7, lr}
 801c06e:	b08e      	sub	sp, #56	@ 0x38
 801c070:	af00      	add	r7, sp, #0
 801c072:	60b9      	str	r1, [r7, #8]
 801c074:	607b      	str	r3, [r7, #4]
 801c076:	4603      	mov	r3, r0
 801c078:	73fb      	strb	r3, [r7, #15]
 801c07a:	4613      	mov	r3, r2
 801c07c:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801c07e:	2300      	movs	r3, #0
 801c080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c082:	2300      	movs	r3, #0
 801c084:	633b      	str	r3, [r7, #48]	@ 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801c086:	f001 fc56 	bl	801d936 <RFW_DeInit>
    switch( modem )
 801c08a:	7bfb      	ldrb	r3, [r7, #15]
 801c08c:	2b03      	cmp	r3, #3
 801c08e:	f200 8204 	bhi.w	801c49a <RadioSetTxGenericConfig+0x42e>
 801c092:	a201      	add	r2, pc, #4	@ (adr r2, 801c098 <RadioSetTxGenericConfig+0x2c>)
 801c094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c098:	0801c21d 	.word	0x0801c21d
 801c09c:	0801c365 	.word	0x0801c365
 801c0a0:	0801c45d 	.word	0x0801c45d
 801c0a4:	0801c0a9 	.word	0x0801c0a9
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801c0a8:	68bb      	ldr	r3, [r7, #8]
 801c0aa:	7c9b      	ldrb	r3, [r3, #18]
 801c0ac:	2b08      	cmp	r3, #8
 801c0ae:	d902      	bls.n	801c0b6 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 801c0b0:	f04f 33ff 	mov.w	r3, #4294967295
 801c0b4:	e206      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801c0b6:	68bb      	ldr	r3, [r7, #8]
 801c0b8:	6899      	ldr	r1, [r3, #8]
 801c0ba:	68bb      	ldr	r3, [r7, #8]
 801c0bc:	7c9b      	ldrb	r3, [r3, #18]
 801c0be:	461a      	mov	r2, r3
 801c0c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c0c4:	4618      	mov	r0, r3
 801c0c6:	f001 fd29 	bl	801db1c <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801c0ca:	68bb      	ldr	r3, [r7, #8]
 801c0cc:	681b      	ldr	r3, [r3, #0]
 801c0ce:	2b00      	cmp	r3, #0
 801c0d0:	d102      	bne.n	801c0d8 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 801c0d2:	f04f 33ff 	mov.w	r3, #4294967295
 801c0d6:	e1f5      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
        }
        else if( config->msk.BitRate <= 10000 )
 801c0d8:	68bb      	ldr	r3, [r7, #8]
 801c0da:	681b      	ldr	r3, [r3, #0]
 801c0dc:	f242 7210 	movw	r2, #10000	@ 0x2710
 801c0e0:	4293      	cmp	r3, r2
 801c0e2:	d813      	bhi.n	801c10c <RadioSetTxGenericConfig+0xa0>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801c0e4:	2302      	movs	r3, #2
 801c0e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801c0ea:	4b99      	ldr	r3, [pc, #612]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c0ec:	2203      	movs	r2, #3
 801c0ee:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801c0f0:	4b97      	ldr	r3, [pc, #604]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c0f2:	2203      	movs	r2, #3
 801c0f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801c0f8:	68bb      	ldr	r3, [r7, #8]
 801c0fa:	681b      	ldr	r3, [r3, #0]
 801c0fc:	4a94      	ldr	r2, [pc, #592]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c0fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801c100:	68bb      	ldr	r3, [r7, #8]
 801c102:	7cda      	ldrb	r2, [r3, #19]
 801c104:	4b92      	ldr	r3, [pc, #584]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c106:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801c10a:	e017      	b.n	801c13c <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801c10c:	2300      	movs	r3, #0
 801c10e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c112:	4b8f      	ldr	r3, [pc, #572]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c114:	2200      	movs	r2, #0
 801c116:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c118:	4b8d      	ldr	r3, [pc, #564]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c11a:	2200      	movs	r2, #0
 801c11c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801c120:	68bb      	ldr	r3, [r7, #8]
 801c122:	681b      	ldr	r3, [r3, #0]
 801c124:	4a8a      	ldr	r2, [pc, #552]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c126:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801c128:	68bb      	ldr	r3, [r7, #8]
 801c12a:	7cda      	ldrb	r2, [r3, #19]
 801c12c:	4b88      	ldr	r3, [pc, #544]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c12e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801c132:	68bb      	ldr	r3, [r7, #8]
 801c134:	681b      	ldr	r3, [r3, #0]
 801c136:	089b      	lsrs	r3, r3, #2
 801c138:	4a85      	ldr	r2, [pc, #532]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c13a:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801c13c:	68bb      	ldr	r3, [r7, #8]
 801c13e:	685b      	ldr	r3, [r3, #4]
 801c140:	b29b      	uxth	r3, r3
 801c142:	00db      	lsls	r3, r3, #3
 801c144:	b29a      	uxth	r2, r3
 801c146:	4b82      	ldr	r3, [pc, #520]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c148:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801c14a:	4b81      	ldr	r3, [pc, #516]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c14c:	2204      	movs	r2, #4
 801c14e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801c150:	68bb      	ldr	r3, [r7, #8]
 801c152:	7c9b      	ldrb	r3, [r3, #18]
 801c154:	00db      	lsls	r3, r3, #3
 801c156:	b2da      	uxtb	r2, r3
 801c158:	4b7d      	ldr	r3, [pc, #500]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c15a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801c15c:	4b7c      	ldr	r3, [pc, #496]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c15e:	2200      	movs	r2, #0
 801c160:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801c162:	68bb      	ldr	r3, [r7, #8]
 801c164:	7d9b      	ldrb	r3, [r3, #22]
 801c166:	2b02      	cmp	r3, #2
 801c168:	d003      	beq.n	801c172 <RadioSetTxGenericConfig+0x106>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801c16a:	68bb      	ldr	r3, [r7, #8]
 801c16c:	7d1b      	ldrb	r3, [r3, #20]
 801c16e:	2b02      	cmp	r3, #2
 801c170:	d12b      	bne.n	801c1ca <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801c172:	68bb      	ldr	r3, [r7, #8]
 801c174:	7d5b      	ldrb	r3, [r3, #21]
 801c176:	2bf1      	cmp	r3, #241	@ 0xf1
 801c178:	d00a      	beq.n	801c190 <RadioSetTxGenericConfig+0x124>
 801c17a:	68bb      	ldr	r3, [r7, #8]
 801c17c:	7d5b      	ldrb	r3, [r3, #21]
 801c17e:	2bf2      	cmp	r3, #242	@ 0xf2
 801c180:	d006      	beq.n	801c190 <RadioSetTxGenericConfig+0x124>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801c182:	68bb      	ldr	r3, [r7, #8]
 801c184:	7d5b      	ldrb	r3, [r3, #21]
 801c186:	2b01      	cmp	r3, #1
 801c188:	d002      	beq.n	801c190 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 801c18a:	f04f 33ff 	mov.w	r3, #4294967295
 801c18e:	e199      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801c190:	68bb      	ldr	r3, [r7, #8]
 801c192:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801c194:	2301      	movs	r3, #1
 801c196:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801c19a:	4b6e      	ldr	r3, [pc, #440]	@ (801c354 <RadioSetTxGenericConfig+0x2e8>)
 801c19c:	6819      	ldr	r1, [r3, #0]
 801c19e:	f107 0320 	add.w	r3, r7, #32
 801c1a2:	4a6d      	ldr	r2, [pc, #436]	@ (801c358 <RadioSetTxGenericConfig+0x2ec>)
 801c1a4:	4618      	mov	r0, r3
 801c1a6:	f001 fbb9 	bl	801d91c <RFW_Init>
 801c1aa:	4603      	mov	r3, r0
 801c1ac:	2b00      	cmp	r3, #0
 801c1ae:	d002      	beq.n	801c1b6 <RadioSetTxGenericConfig+0x14a>
            {
                return -1;
 801c1b0:	f04f 33ff 	mov.w	r3, #4294967295
 801c1b4:	e186      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801c1b6:	4b66      	ldr	r3, [pc, #408]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c1b8:	2200      	movs	r2, #0
 801c1ba:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801c1bc:	4b64      	ldr	r3, [pc, #400]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c1be:	2201      	movs	r2, #1
 801c1c0:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801c1c2:	4b63      	ldr	r3, [pc, #396]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c1c4:	2200      	movs	r2, #0
 801c1c6:	755a      	strb	r2, [r3, #21]
        {
 801c1c8:	e00b      	b.n	801c1e2 <RadioSetTxGenericConfig+0x176>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801c1ca:	68bb      	ldr	r3, [r7, #8]
 801c1cc:	7d5a      	ldrb	r2, [r3, #21]
 801c1ce:	4b60      	ldr	r3, [pc, #384]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c1d0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801c1d2:	68bb      	ldr	r3, [r7, #8]
 801c1d4:	7d9a      	ldrb	r2, [r3, #22]
 801c1d6:	4b5e      	ldr	r3, [pc, #376]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c1d8:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801c1da:	68bb      	ldr	r3, [r7, #8]
 801c1dc:	7d1a      	ldrb	r2, [r3, #20]
 801c1de:	4b5c      	ldr	r3, [pc, #368]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c1e0:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801c1e2:	f7ff f896 	bl	801b312 <RadioStandby>
        RadioSetModem( radio_modem );
 801c1e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801c1ea:	4618      	mov	r0, r3
 801c1ec:	f7fe fa28 	bl	801a640 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c1f0:	485a      	ldr	r0, [pc, #360]	@ (801c35c <RadioSetTxGenericConfig+0x2f0>)
 801c1f2:	f000 fe85 	bl	801cf00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c1f6:	485a      	ldr	r0, [pc, #360]	@ (801c360 <RadioSetTxGenericConfig+0x2f4>)
 801c1f8:	f000 ff54 	bl	801d0a4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801c1fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c200:	4618      	mov	r0, r3
 801c202:	f000 fa18 	bl	801c636 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801c206:	68bb      	ldr	r3, [r7, #8]
 801c208:	8a1b      	ldrh	r3, [r3, #16]
 801c20a:	4618      	mov	r0, r3
 801c20c:	f000 fa62 	bl	801c6d4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801c210:	68bb      	ldr	r3, [r7, #8]
 801c212:	899b      	ldrh	r3, [r3, #12]
 801c214:	4618      	mov	r0, r3
 801c216:	f000 fa3d 	bl	801c694 <SUBGRF_SetCrcPolynomial>
        break;
 801c21a:	e13f      	b.n	801c49c <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801c21c:	68bb      	ldr	r3, [r7, #8]
 801c21e:	681b      	ldr	r3, [r3, #0]
 801c220:	2b00      	cmp	r3, #0
 801c222:	d102      	bne.n	801c22a <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 801c224:	f04f 33ff 	mov.w	r3, #4294967295
 801c228:	e14c      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 801c22a:	68bb      	ldr	r3, [r7, #8]
 801c22c:	7c9b      	ldrb	r3, [r3, #18]
 801c22e:	2b08      	cmp	r3, #8
 801c230:	d902      	bls.n	801c238 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 801c232:	f04f 33ff 	mov.w	r3, #4294967295
 801c236:	e145      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801c238:	68bb      	ldr	r3, [r7, #8]
 801c23a:	6899      	ldr	r1, [r3, #8]
 801c23c:	68bb      	ldr	r3, [r7, #8]
 801c23e:	7c9b      	ldrb	r3, [r3, #18]
 801c240:	461a      	mov	r2, r3
 801c242:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c246:	4618      	mov	r0, r3
 801c248:	f001 fc68 	bl	801db1c <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c24c:	4b40      	ldr	r3, [pc, #256]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c24e:	2200      	movs	r2, #0
 801c250:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801c254:	68bb      	ldr	r3, [r7, #8]
 801c256:	681b      	ldr	r3, [r3, #0]
 801c258:	4a3d      	ldr	r2, [pc, #244]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c25a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801c25c:	68bb      	ldr	r3, [r7, #8]
 801c25e:	7cda      	ldrb	r2, [r3, #19]
 801c260:	4b3b      	ldr	r3, [pc, #236]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c262:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801c266:	68bb      	ldr	r3, [r7, #8]
 801c268:	699b      	ldr	r3, [r3, #24]
 801c26a:	4a39      	ldr	r2, [pc, #228]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c26c:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c26e:	4b38      	ldr	r3, [pc, #224]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c270:	2200      	movs	r2, #0
 801c272:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801c274:	68bb      	ldr	r3, [r7, #8]
 801c276:	685b      	ldr	r3, [r3, #4]
 801c278:	b29b      	uxth	r3, r3
 801c27a:	00db      	lsls	r3, r3, #3
 801c27c:	b29a      	uxth	r2, r3
 801c27e:	4b34      	ldr	r3, [pc, #208]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c280:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801c282:	4b33      	ldr	r3, [pc, #204]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c284:	2204      	movs	r2, #4
 801c286:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801c288:	68bb      	ldr	r3, [r7, #8]
 801c28a:	7c9b      	ldrb	r3, [r3, #18]
 801c28c:	00db      	lsls	r3, r3, #3
 801c28e:	b2da      	uxtb	r2, r3
 801c290:	4b2f      	ldr	r3, [pc, #188]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c292:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801c294:	4b2e      	ldr	r3, [pc, #184]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c296:	2200      	movs	r2, #0
 801c298:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801c29a:	68bb      	ldr	r3, [r7, #8]
 801c29c:	7d9b      	ldrb	r3, [r3, #22]
 801c29e:	2b02      	cmp	r3, #2
 801c2a0:	d003      	beq.n	801c2aa <RadioSetTxGenericConfig+0x23e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801c2a2:	68bb      	ldr	r3, [r7, #8]
 801c2a4:	7d1b      	ldrb	r3, [r3, #20]
 801c2a6:	2b02      	cmp	r3, #2
 801c2a8:	d12a      	bne.n	801c300 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801c2aa:	68bb      	ldr	r3, [r7, #8]
 801c2ac:	7d5b      	ldrb	r3, [r3, #21]
 801c2ae:	2bf1      	cmp	r3, #241	@ 0xf1
 801c2b0:	d00a      	beq.n	801c2c8 <RadioSetTxGenericConfig+0x25c>
 801c2b2:	68bb      	ldr	r3, [r7, #8]
 801c2b4:	7d5b      	ldrb	r3, [r3, #21]
 801c2b6:	2bf2      	cmp	r3, #242	@ 0xf2
 801c2b8:	d006      	beq.n	801c2c8 <RadioSetTxGenericConfig+0x25c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801c2ba:	68bb      	ldr	r3, [r7, #8]
 801c2bc:	7d5b      	ldrb	r3, [r3, #21]
 801c2be:	2b01      	cmp	r3, #1
 801c2c0:	d002      	beq.n	801c2c8 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 801c2c2:	f04f 33ff 	mov.w	r3, #4294967295
 801c2c6:	e0fd      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801c2c8:	2301      	movs	r3, #1
 801c2ca:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801c2cc:	68bb      	ldr	r3, [r7, #8]
 801c2ce:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801c2d0:	4b20      	ldr	r3, [pc, #128]	@ (801c354 <RadioSetTxGenericConfig+0x2e8>)
 801c2d2:	6819      	ldr	r1, [r3, #0]
 801c2d4:	f107 0314 	add.w	r3, r7, #20
 801c2d8:	4a1f      	ldr	r2, [pc, #124]	@ (801c358 <RadioSetTxGenericConfig+0x2ec>)
 801c2da:	4618      	mov	r0, r3
 801c2dc:	f001 fb1e 	bl	801d91c <RFW_Init>
 801c2e0:	4603      	mov	r3, r0
 801c2e2:	2b00      	cmp	r3, #0
 801c2e4:	d002      	beq.n	801c2ec <RadioSetTxGenericConfig+0x280>
            {
                return -1;
 801c2e6:	f04f 33ff 	mov.w	r3, #4294967295
 801c2ea:	e0eb      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801c2ec:	4b18      	ldr	r3, [pc, #96]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c2ee:	2200      	movs	r2, #0
 801c2f0:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801c2f2:	4b17      	ldr	r3, [pc, #92]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c2f4:	2201      	movs	r2, #1
 801c2f6:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801c2f8:	4b15      	ldr	r3, [pc, #84]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c2fa:	2200      	movs	r2, #0
 801c2fc:	755a      	strb	r2, [r3, #21]
        {
 801c2fe:	e00b      	b.n	801c318 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801c300:	68bb      	ldr	r3, [r7, #8]
 801c302:	7d5a      	ldrb	r2, [r3, #21]
 801c304:	4b12      	ldr	r3, [pc, #72]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c306:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801c308:	68bb      	ldr	r3, [r7, #8]
 801c30a:	7d9a      	ldrb	r2, [r3, #22]
 801c30c:	4b10      	ldr	r3, [pc, #64]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c30e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801c310:	68bb      	ldr	r3, [r7, #8]
 801c312:	7d1a      	ldrb	r2, [r3, #20]
 801c314:	4b0e      	ldr	r3, [pc, #56]	@ (801c350 <RadioSetTxGenericConfig+0x2e4>)
 801c316:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801c318:	f7fe fffb 	bl	801b312 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801c31c:	2000      	movs	r0, #0
 801c31e:	f7fe f98f 	bl	801a640 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c322:	480e      	ldr	r0, [pc, #56]	@ (801c35c <RadioSetTxGenericConfig+0x2f0>)
 801c324:	f000 fdec 	bl	801cf00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c328:	480d      	ldr	r0, [pc, #52]	@ (801c360 <RadioSetTxGenericConfig+0x2f4>)
 801c32a:	f000 febb 	bl	801d0a4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801c32e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c332:	4618      	mov	r0, r3
 801c334:	f000 f97f 	bl	801c636 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801c338:	68bb      	ldr	r3, [r7, #8]
 801c33a:	8a1b      	ldrh	r3, [r3, #16]
 801c33c:	4618      	mov	r0, r3
 801c33e:	f000 f9c9 	bl	801c6d4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801c342:	68bb      	ldr	r3, [r7, #8]
 801c344:	899b      	ldrh	r3, [r3, #12]
 801c346:	4618      	mov	r0, r3
 801c348:	f000 f9a4 	bl	801c694 <SUBGRF_SetCrcPolynomial>
        break;
 801c34c:	e0a6      	b.n	801c49c <RadioSetTxGenericConfig+0x430>
 801c34e:	bf00      	nop
 801c350:	20001ee4 	.word	0x20001ee4
 801c354:	20001ee0 	.word	0x20001ee0
 801c358:	20001f40 	.word	0x20001f40
 801c35c:	20001f1c 	.word	0x20001f1c
 801c360:	20001ef2 	.word	0x20001ef2
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801c364:	4b59      	ldr	r3, [pc, #356]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c366:	2201      	movs	r2, #1
 801c368:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801c36c:	68bb      	ldr	r3, [r7, #8]
 801c36e:	781a      	ldrb	r2, [r3, #0]
 801c370:	4b56      	ldr	r3, [pc, #344]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c372:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801c376:	68bb      	ldr	r3, [r7, #8]
 801c378:	785a      	ldrb	r2, [r3, #1]
 801c37a:	4b54      	ldr	r3, [pc, #336]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c37c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801c380:	68bb      	ldr	r3, [r7, #8]
 801c382:	789a      	ldrb	r2, [r3, #2]
 801c384:	4b51      	ldr	r3, [pc, #324]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c386:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801c38a:	68bb      	ldr	r3, [r7, #8]
 801c38c:	78db      	ldrb	r3, [r3, #3]
 801c38e:	2b02      	cmp	r3, #2
 801c390:	d010      	beq.n	801c3b4 <RadioSetTxGenericConfig+0x348>
 801c392:	2b02      	cmp	r3, #2
 801c394:	dc20      	bgt.n	801c3d8 <RadioSetTxGenericConfig+0x36c>
 801c396:	2b00      	cmp	r3, #0
 801c398:	d002      	beq.n	801c3a0 <RadioSetTxGenericConfig+0x334>
 801c39a:	2b01      	cmp	r3, #1
 801c39c:	d005      	beq.n	801c3aa <RadioSetTxGenericConfig+0x33e>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801c39e:	e01b      	b.n	801c3d8 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c3a0:	4b4a      	ldr	r3, [pc, #296]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3a2:	2200      	movs	r2, #0
 801c3a4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c3a8:	e017      	b.n	801c3da <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c3aa:	4b48      	ldr	r3, [pc, #288]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3ac:	2201      	movs	r2, #1
 801c3ae:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c3b2:	e012      	b.n	801c3da <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801c3b4:	68bb      	ldr	r3, [r7, #8]
 801c3b6:	781b      	ldrb	r3, [r3, #0]
 801c3b8:	2b0b      	cmp	r3, #11
 801c3ba:	d003      	beq.n	801c3c4 <RadioSetTxGenericConfig+0x358>
 801c3bc:	68bb      	ldr	r3, [r7, #8]
 801c3be:	781b      	ldrb	r3, [r3, #0]
 801c3c0:	2b0c      	cmp	r3, #12
 801c3c2:	d104      	bne.n	801c3ce <RadioSetTxGenericConfig+0x362>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c3c4:	4b41      	ldr	r3, [pc, #260]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3c6:	2201      	movs	r2, #1
 801c3c8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c3cc:	e005      	b.n	801c3da <RadioSetTxGenericConfig+0x36e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c3ce:	4b3f      	ldr	r3, [pc, #252]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3d0:	2200      	movs	r2, #0
 801c3d2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801c3d6:	e000      	b.n	801c3da <RadioSetTxGenericConfig+0x36e>
            break;
 801c3d8:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801c3da:	4b3c      	ldr	r3, [pc, #240]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3dc:	2201      	movs	r2, #1
 801c3de:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801c3e0:	68bb      	ldr	r3, [r7, #8]
 801c3e2:	889a      	ldrh	r2, [r3, #4]
 801c3e4:	4b39      	ldr	r3, [pc, #228]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3e6:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801c3e8:	68bb      	ldr	r3, [r7, #8]
 801c3ea:	799a      	ldrb	r2, [r3, #6]
 801c3ec:	4b37      	ldr	r3, [pc, #220]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3ee:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801c3f0:	68bb      	ldr	r3, [r7, #8]
 801c3f2:	79da      	ldrb	r2, [r3, #7]
 801c3f4:	4b35      	ldr	r3, [pc, #212]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c3f6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801c3fa:	68bb      	ldr	r3, [r7, #8]
 801c3fc:	7a1a      	ldrb	r2, [r3, #8]
 801c3fe:	4b33      	ldr	r3, [pc, #204]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c400:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801c404:	f7fe ff85 	bl	801b312 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801c408:	2001      	movs	r0, #1
 801c40a:	f7fe f919 	bl	801a640 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c40e:	4830      	ldr	r0, [pc, #192]	@ (801c4d0 <RadioSetTxGenericConfig+0x464>)
 801c410:	f000 fd76 	bl	801cf00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c414:	482f      	ldr	r0, [pc, #188]	@ (801c4d4 <RadioSetTxGenericConfig+0x468>)
 801c416:	f000 fe45 	bl	801d0a4 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801c41a:	4b2c      	ldr	r3, [pc, #176]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c41c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801c420:	2b06      	cmp	r3, #6
 801c422:	d10d      	bne.n	801c440 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801c424:	f640 0089 	movw	r0, #2185	@ 0x889
 801c428:	f000 ffa6 	bl	801d378 <SUBGRF_ReadRegister>
 801c42c:	4603      	mov	r3, r0
 801c42e:	f023 0304 	bic.w	r3, r3, #4
 801c432:	b2db      	uxtb	r3, r3
 801c434:	4619      	mov	r1, r3
 801c436:	f640 0089 	movw	r0, #2185	@ 0x889
 801c43a:	f000 ff7b 	bl	801d334 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801c43e:	e02d      	b.n	801c49c <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801c440:	f640 0089 	movw	r0, #2185	@ 0x889
 801c444:	f000 ff98 	bl	801d378 <SUBGRF_ReadRegister>
 801c448:	4603      	mov	r3, r0
 801c44a:	f043 0304 	orr.w	r3, r3, #4
 801c44e:	b2db      	uxtb	r3, r3
 801c450:	4619      	mov	r1, r3
 801c452:	f640 0089 	movw	r0, #2185	@ 0x889
 801c456:	f000 ff6d 	bl	801d334 <SUBGRF_WriteRegister>
        break;
 801c45a:	e01f      	b.n	801c49c <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801c45c:	68bb      	ldr	r3, [r7, #8]
 801c45e:	681b      	ldr	r3, [r3, #0]
 801c460:	2b00      	cmp	r3, #0
 801c462:	d004      	beq.n	801c46e <RadioSetTxGenericConfig+0x402>
 801c464:	68bb      	ldr	r3, [r7, #8]
 801c466:	681b      	ldr	r3, [r3, #0]
 801c468:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801c46c:	d902      	bls.n	801c474 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 801c46e:	f04f 33ff 	mov.w	r3, #4294967295
 801c472:	e027      	b.n	801c4c4 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 801c474:	2003      	movs	r0, #3
 801c476:	f7fe f8e3 	bl	801a640 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801c47a:	4b14      	ldr	r3, [pc, #80]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c47c:	2202      	movs	r2, #2
 801c47e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801c482:	68bb      	ldr	r3, [r7, #8]
 801c484:	681b      	ldr	r3, [r3, #0]
 801c486:	4a11      	ldr	r2, [pc, #68]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c488:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801c48a:	4b10      	ldr	r3, [pc, #64]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c48c:	2216      	movs	r2, #22
 801c48e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c492:	480f      	ldr	r0, [pc, #60]	@ (801c4d0 <RadioSetTxGenericConfig+0x464>)
 801c494:	f000 fd34 	bl	801cf00 <SUBGRF_SetModulationParams>
        break;
 801c498:	e000      	b.n	801c49c <RadioSetTxGenericConfig+0x430>
    default:
        break;
 801c49a:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801c49c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c4a0:	4618      	mov	r0, r3
 801c4a2:	f001 f87d 	bl	801d5a0 <SUBGRF_SetRfTxPower>
 801c4a6:	4603      	mov	r3, r0
 801c4a8:	461a      	mov	r2, r3
 801c4aa:	4b08      	ldr	r3, [pc, #32]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c4ac:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801c4b0:	4b06      	ldr	r3, [pc, #24]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c4b2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c4b6:	4618      	mov	r0, r3
 801c4b8:	f001 fa51 	bl	801d95e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801c4bc:	4a03      	ldr	r2, [pc, #12]	@ (801c4cc <RadioSetTxGenericConfig+0x460>)
 801c4be:	687b      	ldr	r3, [r7, #4]
 801c4c0:	6053      	str	r3, [r2, #4]
    return 0;
 801c4c2:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801c4c4:	4618      	mov	r0, r3
 801c4c6:	3738      	adds	r7, #56	@ 0x38
 801c4c8:	46bd      	mov	sp, r7
 801c4ca:	bd80      	pop	{r7, pc}
 801c4cc:	20001ee4 	.word	0x20001ee4
 801c4d0:	20001f1c 	.word	0x20001f1c
 801c4d4:	20001ef2 	.word	0x20001ef2

0801c4d8 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801c4d8:	b480      	push	{r7}
 801c4da:	b085      	sub	sp, #20
 801c4dc:	af00      	add	r7, sp, #0
 801c4de:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801c4e0:	2301      	movs	r3, #1
 801c4e2:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801c4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 801c4e6:	4618      	mov	r0, r3
 801c4e8:	3714      	adds	r7, #20
 801c4ea:	46bd      	mov	sp, r7
 801c4ec:	bc80      	pop	{r7}
 801c4ee:	4770      	bx	lr

0801c4f0 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801c4f0:	b480      	push	{r7}
 801c4f2:	b083      	sub	sp, #12
 801c4f4:	af00      	add	r7, sp, #0
 801c4f6:	6078      	str	r0, [r7, #4]
 801c4f8:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801c4fa:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801c4fc:	4618      	mov	r0, r3
 801c4fe:	370c      	adds	r7, #12
 801c500:	46bd      	mov	sp, r7
 801c502:	bc80      	pop	{r7}
 801c504:	4770      	bx	lr
	...

0801c508 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801c508:	b580      	push	{r7, lr}
 801c50a:	b084      	sub	sp, #16
 801c50c:	af00      	add	r7, sp, #0
 801c50e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801c510:	687b      	ldr	r3, [r7, #4]
 801c512:	2b00      	cmp	r3, #0
 801c514:	d002      	beq.n	801c51c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801c516:	4a1d      	ldr	r2, [pc, #116]	@ (801c58c <SUBGRF_Init+0x84>)
 801c518:	687b      	ldr	r3, [r7, #4]
 801c51a:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801c51c:	f7e5 fc60 	bl	8001de0 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801c520:	2002      	movs	r0, #2
 801c522:	f001 f919 	bl	801d758 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801c526:	4b1a      	ldr	r3, [pc, #104]	@ (801c590 <SUBGRF_Init+0x88>)
 801c528:	2200      	movs	r2, #0
 801c52a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801c52c:	2000      	movs	r0, #0
 801c52e:	f000 f97d 	bl	801c82c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801c532:	f7ee fcad 	bl	800ae90 <RBI_IsTCXO>
 801c536:	4603      	mov	r3, r0
 801c538:	2b01      	cmp	r3, #1
 801c53a:	d10e      	bne.n	801c55a <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801c53c:	2140      	movs	r1, #64	@ 0x40
 801c53e:	2001      	movs	r0, #1
 801c540:	f000 fb82 	bl	801cc48 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801c544:	2100      	movs	r1, #0
 801c546:	f640 1011 	movw	r0, #2321	@ 0x911
 801c54a:	f000 fef3 	bl	801d334 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801c54e:	237f      	movs	r3, #127	@ 0x7f
 801c550:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801c552:	7b38      	ldrb	r0, [r7, #12]
 801c554:	f000 fa8b 	bl	801ca6e <SUBGRF_Calibrate>
 801c558:	e009      	b.n	801c56e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801c55a:	2120      	movs	r1, #32
 801c55c:	f640 1011 	movw	r0, #2321	@ 0x911
 801c560:	f000 fee8 	bl	801d334 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801c564:	2120      	movs	r1, #32
 801c566:	f640 1012 	movw	r0, #2322	@ 0x912
 801c56a:	f000 fee3 	bl	801d334 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c56e:	210e      	movs	r1, #14
 801c570:	f640 101f 	movw	r0, #2335	@ 0x91f
 801c574:	f000 fede 	bl	801d334 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801c578:	f7ee fc6e 	bl	800ae58 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801c57c:	4b05      	ldr	r3, [pc, #20]	@ (801c594 <SUBGRF_Init+0x8c>)
 801c57e:	2201      	movs	r2, #1
 801c580:	701a      	strb	r2, [r3, #0]
}
 801c582:	bf00      	nop
 801c584:	3710      	adds	r7, #16
 801c586:	46bd      	mov	sp, r7
 801c588:	bd80      	pop	{r7, pc}
 801c58a:	bf00      	nop
 801c58c:	20001f7c 	.word	0x20001f7c
 801c590:	20001f78 	.word	0x20001f78
 801c594:	20001f70 	.word	0x20001f70

0801c598 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801c598:	b480      	push	{r7}
 801c59a:	af00      	add	r7, sp, #0
    return OperatingMode;
 801c59c:	4b02      	ldr	r3, [pc, #8]	@ (801c5a8 <SUBGRF_GetOperatingMode+0x10>)
 801c59e:	781b      	ldrb	r3, [r3, #0]
}
 801c5a0:	4618      	mov	r0, r3
 801c5a2:	46bd      	mov	sp, r7
 801c5a4:	bc80      	pop	{r7}
 801c5a6:	4770      	bx	lr
 801c5a8:	20001f70 	.word	0x20001f70

0801c5ac <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801c5ac:	b580      	push	{r7, lr}
 801c5ae:	b082      	sub	sp, #8
 801c5b0:	af00      	add	r7, sp, #0
 801c5b2:	6078      	str	r0, [r7, #4]
 801c5b4:	460b      	mov	r3, r1
 801c5b6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801c5b8:	78fb      	ldrb	r3, [r7, #3]
 801c5ba:	461a      	mov	r2, r3
 801c5bc:	6879      	ldr	r1, [r7, #4]
 801c5be:	2000      	movs	r0, #0
 801c5c0:	f000 ff3e 	bl	801d440 <SUBGRF_WriteBuffer>
}
 801c5c4:	bf00      	nop
 801c5c6:	3708      	adds	r7, #8
 801c5c8:	46bd      	mov	sp, r7
 801c5ca:	bd80      	pop	{r7, pc}

0801c5cc <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801c5cc:	b580      	push	{r7, lr}
 801c5ce:	b086      	sub	sp, #24
 801c5d0:	af00      	add	r7, sp, #0
 801c5d2:	60f8      	str	r0, [r7, #12]
 801c5d4:	60b9      	str	r1, [r7, #8]
 801c5d6:	4613      	mov	r3, r2
 801c5d8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801c5da:	2300      	movs	r3, #0
 801c5dc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801c5de:	f107 0317 	add.w	r3, r7, #23
 801c5e2:	4619      	mov	r1, r3
 801c5e4:	68b8      	ldr	r0, [r7, #8]
 801c5e6:	f000 fe27 	bl	801d238 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801c5ea:	68bb      	ldr	r3, [r7, #8]
 801c5ec:	781b      	ldrb	r3, [r3, #0]
 801c5ee:	79fa      	ldrb	r2, [r7, #7]
 801c5f0:	429a      	cmp	r2, r3
 801c5f2:	d201      	bcs.n	801c5f8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801c5f4:	2301      	movs	r3, #1
 801c5f6:	e007      	b.n	801c608 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801c5f8:	7df8      	ldrb	r0, [r7, #23]
 801c5fa:	68bb      	ldr	r3, [r7, #8]
 801c5fc:	781b      	ldrb	r3, [r3, #0]
 801c5fe:	461a      	mov	r2, r3
 801c600:	68f9      	ldr	r1, [r7, #12]
 801c602:	f000 ff3f 	bl	801d484 <SUBGRF_ReadBuffer>

    return 0;
 801c606:	2300      	movs	r3, #0
}
 801c608:	4618      	mov	r0, r3
 801c60a:	3718      	adds	r7, #24
 801c60c:	46bd      	mov	sp, r7
 801c60e:	bd80      	pop	{r7, pc}

0801c610 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801c610:	b580      	push	{r7, lr}
 801c612:	b084      	sub	sp, #16
 801c614:	af00      	add	r7, sp, #0
 801c616:	60f8      	str	r0, [r7, #12]
 801c618:	460b      	mov	r3, r1
 801c61a:	607a      	str	r2, [r7, #4]
 801c61c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801c61e:	7afb      	ldrb	r3, [r7, #11]
 801c620:	4619      	mov	r1, r3
 801c622:	68f8      	ldr	r0, [r7, #12]
 801c624:	f7ff ffc2 	bl	801c5ac <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801c628:	6878      	ldr	r0, [r7, #4]
 801c62a:	f000 f91b 	bl	801c864 <SUBGRF_SetTx>
}
 801c62e:	bf00      	nop
 801c630:	3710      	adds	r7, #16
 801c632:	46bd      	mov	sp, r7
 801c634:	bd80      	pop	{r7, pc}

0801c636 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801c636:	b580      	push	{r7, lr}
 801c638:	b082      	sub	sp, #8
 801c63a:	af00      	add	r7, sp, #0
 801c63c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801c63e:	2208      	movs	r2, #8
 801c640:	6879      	ldr	r1, [r7, #4]
 801c642:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801c646:	f000 feb7 	bl	801d3b8 <SUBGRF_WriteRegisters>
    return 0;
 801c64a:	2300      	movs	r3, #0
}
 801c64c:	4618      	mov	r0, r3
 801c64e:	3708      	adds	r7, #8
 801c650:	46bd      	mov	sp, r7
 801c652:	bd80      	pop	{r7, pc}

0801c654 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801c654:	b580      	push	{r7, lr}
 801c656:	b084      	sub	sp, #16
 801c658:	af00      	add	r7, sp, #0
 801c65a:	4603      	mov	r3, r0
 801c65c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801c65e:	88fb      	ldrh	r3, [r7, #6]
 801c660:	0a1b      	lsrs	r3, r3, #8
 801c662:	b29b      	uxth	r3, r3
 801c664:	b2db      	uxtb	r3, r3
 801c666:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801c668:	88fb      	ldrh	r3, [r7, #6]
 801c66a:	b2db      	uxtb	r3, r3
 801c66c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801c66e:	f000 fb6f 	bl	801cd50 <SUBGRF_GetPacketType>
 801c672:	4603      	mov	r3, r0
 801c674:	2b00      	cmp	r3, #0
 801c676:	d108      	bne.n	801c68a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801c678:	f107 030c 	add.w	r3, r7, #12
 801c67c:	2202      	movs	r2, #2
 801c67e:	4619      	mov	r1, r3
 801c680:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801c684:	f000 fe98 	bl	801d3b8 <SUBGRF_WriteRegisters>
            break;
 801c688:	e000      	b.n	801c68c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801c68a:	bf00      	nop
    }
}
 801c68c:	bf00      	nop
 801c68e:	3710      	adds	r7, #16
 801c690:	46bd      	mov	sp, r7
 801c692:	bd80      	pop	{r7, pc}

0801c694 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801c694:	b580      	push	{r7, lr}
 801c696:	b084      	sub	sp, #16
 801c698:	af00      	add	r7, sp, #0
 801c69a:	4603      	mov	r3, r0
 801c69c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801c69e:	88fb      	ldrh	r3, [r7, #6]
 801c6a0:	0a1b      	lsrs	r3, r3, #8
 801c6a2:	b29b      	uxth	r3, r3
 801c6a4:	b2db      	uxtb	r3, r3
 801c6a6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801c6a8:	88fb      	ldrh	r3, [r7, #6]
 801c6aa:	b2db      	uxtb	r3, r3
 801c6ac:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801c6ae:	f000 fb4f 	bl	801cd50 <SUBGRF_GetPacketType>
 801c6b2:	4603      	mov	r3, r0
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	d108      	bne.n	801c6ca <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801c6b8:	f107 030c 	add.w	r3, r7, #12
 801c6bc:	2202      	movs	r2, #2
 801c6be:	4619      	mov	r1, r3
 801c6c0:	f240 60be 	movw	r0, #1726	@ 0x6be
 801c6c4:	f000 fe78 	bl	801d3b8 <SUBGRF_WriteRegisters>
            break;
 801c6c8:	e000      	b.n	801c6cc <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801c6ca:	bf00      	nop
    }
}
 801c6cc:	bf00      	nop
 801c6ce:	3710      	adds	r7, #16
 801c6d0:	46bd      	mov	sp, r7
 801c6d2:	bd80      	pop	{r7, pc}

0801c6d4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801c6d4:	b580      	push	{r7, lr}
 801c6d6:	b084      	sub	sp, #16
 801c6d8:	af00      	add	r7, sp, #0
 801c6da:	4603      	mov	r3, r0
 801c6dc:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801c6de:	2300      	movs	r3, #0
 801c6e0:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801c6e2:	f000 fb35 	bl	801cd50 <SUBGRF_GetPacketType>
 801c6e6:	4603      	mov	r3, r0
 801c6e8:	2b00      	cmp	r3, #0
 801c6ea:	d121      	bne.n	801c730 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801c6ec:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801c6f0:	f000 fe42 	bl	801d378 <SUBGRF_ReadRegister>
 801c6f4:	4603      	mov	r3, r0
 801c6f6:	f023 0301 	bic.w	r3, r3, #1
 801c6fa:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801c6fc:	88fb      	ldrh	r3, [r7, #6]
 801c6fe:	0a1b      	lsrs	r3, r3, #8
 801c700:	b29b      	uxth	r3, r3
 801c702:	b25b      	sxtb	r3, r3
 801c704:	f003 0301 	and.w	r3, r3, #1
 801c708:	b25a      	sxtb	r2, r3
 801c70a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c70e:	4313      	orrs	r3, r2
 801c710:	b25b      	sxtb	r3, r3
 801c712:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801c714:	7bfb      	ldrb	r3, [r7, #15]
 801c716:	4619      	mov	r1, r3
 801c718:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801c71c:	f000 fe0a 	bl	801d334 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801c720:	88fb      	ldrh	r3, [r7, #6]
 801c722:	b2db      	uxtb	r3, r3
 801c724:	4619      	mov	r1, r3
 801c726:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801c72a:	f000 fe03 	bl	801d334 <SUBGRF_WriteRegister>
            break;
 801c72e:	e000      	b.n	801c732 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801c730:	bf00      	nop
    }
}
 801c732:	bf00      	nop
 801c734:	3710      	adds	r7, #16
 801c736:	46bd      	mov	sp, r7
 801c738:	bd80      	pop	{r7, pc}

0801c73a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801c73a:	b580      	push	{r7, lr}
 801c73c:	b082      	sub	sp, #8
 801c73e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801c740:	2300      	movs	r3, #0
 801c742:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801c744:	2300      	movs	r3, #0
 801c746:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801c748:	2300      	movs	r3, #0
 801c74a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801c74c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801c750:	f000 fe12 	bl	801d378 <SUBGRF_ReadRegister>
 801c754:	4603      	mov	r3, r0
 801c756:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801c758:	79fb      	ldrb	r3, [r7, #7]
 801c75a:	f023 0301 	bic.w	r3, r3, #1
 801c75e:	b2db      	uxtb	r3, r3
 801c760:	4619      	mov	r1, r3
 801c762:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801c766:	f000 fde5 	bl	801d334 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801c76a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801c76e:	f000 fe03 	bl	801d378 <SUBGRF_ReadRegister>
 801c772:	4603      	mov	r3, r0
 801c774:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801c776:	79bb      	ldrb	r3, [r7, #6]
 801c778:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c77c:	b2db      	uxtb	r3, r3
 801c77e:	4619      	mov	r1, r3
 801c780:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801c784:	f000 fdd6 	bl	801d334 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801c788:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801c78c:	f000 f88a 	bl	801c8a4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801c790:	463b      	mov	r3, r7
 801c792:	2204      	movs	r2, #4
 801c794:	4619      	mov	r1, r3
 801c796:	f640 0019 	movw	r0, #2073	@ 0x819
 801c79a:	f000 fe2f 	bl	801d3fc <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801c79e:	2000      	movs	r0, #0
 801c7a0:	f000 f844 	bl	801c82c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801c7a4:	79fb      	ldrb	r3, [r7, #7]
 801c7a6:	4619      	mov	r1, r3
 801c7a8:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801c7ac:	f000 fdc2 	bl	801d334 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801c7b0:	79bb      	ldrb	r3, [r7, #6]
 801c7b2:	4619      	mov	r1, r3
 801c7b4:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801c7b8:	f000 fdbc 	bl	801d334 <SUBGRF_WriteRegister>

    return number;
 801c7bc:	683b      	ldr	r3, [r7, #0]
}
 801c7be:	4618      	mov	r0, r3
 801c7c0:	3708      	adds	r7, #8
 801c7c2:	46bd      	mov	sp, r7
 801c7c4:	bd80      	pop	{r7, pc}
	...

0801c7c8 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801c7c8:	b580      	push	{r7, lr}
 801c7ca:	b084      	sub	sp, #16
 801c7cc:	af00      	add	r7, sp, #0
 801c7ce:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801c7d0:	2000      	movs	r0, #0
 801c7d2:	f7ee fb48 	bl	800ae66 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801c7d6:	2002      	movs	r0, #2
 801c7d8:	f000 ffbe 	bl	801d758 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801c7dc:	793b      	ldrb	r3, [r7, #4]
 801c7de:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801c7e2:	b2db      	uxtb	r3, r3
 801c7e4:	009b      	lsls	r3, r3, #2
 801c7e6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801c7e8:	793b      	ldrb	r3, [r7, #4]
 801c7ea:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801c7ee:	b2db      	uxtb	r3, r3
 801c7f0:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801c7f2:	b25b      	sxtb	r3, r3
 801c7f4:	4313      	orrs	r3, r2
 801c7f6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801c7f8:	793b      	ldrb	r3, [r7, #4]
 801c7fa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801c7fe:	b2db      	uxtb	r3, r3
 801c800:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801c802:	4313      	orrs	r3, r2
 801c804:	b25b      	sxtb	r3, r3
 801c806:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801c808:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801c80a:	f107 030f 	add.w	r3, r7, #15
 801c80e:	2201      	movs	r2, #1
 801c810:	4619      	mov	r1, r3
 801c812:	2084      	movs	r0, #132	@ 0x84
 801c814:	f000 fe58 	bl	801d4c8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801c818:	4b03      	ldr	r3, [pc, #12]	@ (801c828 <SUBGRF_SetSleep+0x60>)
 801c81a:	2200      	movs	r2, #0
 801c81c:	701a      	strb	r2, [r3, #0]
}
 801c81e:	bf00      	nop
 801c820:	3710      	adds	r7, #16
 801c822:	46bd      	mov	sp, r7
 801c824:	bd80      	pop	{r7, pc}
 801c826:	bf00      	nop
 801c828:	20001f70 	.word	0x20001f70

0801c82c <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801c82c:	b580      	push	{r7, lr}
 801c82e:	b082      	sub	sp, #8
 801c830:	af00      	add	r7, sp, #0
 801c832:	4603      	mov	r3, r0
 801c834:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801c836:	1dfb      	adds	r3, r7, #7
 801c838:	2201      	movs	r2, #1
 801c83a:	4619      	mov	r1, r3
 801c83c:	2080      	movs	r0, #128	@ 0x80
 801c83e:	f000 fe43 	bl	801d4c8 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801c842:	79fb      	ldrb	r3, [r7, #7]
 801c844:	2b00      	cmp	r3, #0
 801c846:	d103      	bne.n	801c850 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801c848:	4b05      	ldr	r3, [pc, #20]	@ (801c860 <SUBGRF_SetStandby+0x34>)
 801c84a:	2201      	movs	r2, #1
 801c84c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801c84e:	e002      	b.n	801c856 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801c850:	4b03      	ldr	r3, [pc, #12]	@ (801c860 <SUBGRF_SetStandby+0x34>)
 801c852:	2202      	movs	r2, #2
 801c854:	701a      	strb	r2, [r3, #0]
}
 801c856:	bf00      	nop
 801c858:	3708      	adds	r7, #8
 801c85a:	46bd      	mov	sp, r7
 801c85c:	bd80      	pop	{r7, pc}
 801c85e:	bf00      	nop
 801c860:	20001f70 	.word	0x20001f70

0801c864 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801c864:	b580      	push	{r7, lr}
 801c866:	b084      	sub	sp, #16
 801c868:	af00      	add	r7, sp, #0
 801c86a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801c86c:	4b0c      	ldr	r3, [pc, #48]	@ (801c8a0 <SUBGRF_SetTx+0x3c>)
 801c86e:	2204      	movs	r2, #4
 801c870:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801c872:	687b      	ldr	r3, [r7, #4]
 801c874:	0c1b      	lsrs	r3, r3, #16
 801c876:	b2db      	uxtb	r3, r3
 801c878:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801c87a:	687b      	ldr	r3, [r7, #4]
 801c87c:	0a1b      	lsrs	r3, r3, #8
 801c87e:	b2db      	uxtb	r3, r3
 801c880:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801c882:	687b      	ldr	r3, [r7, #4]
 801c884:	b2db      	uxtb	r3, r3
 801c886:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801c888:	f107 030c 	add.w	r3, r7, #12
 801c88c:	2203      	movs	r2, #3
 801c88e:	4619      	mov	r1, r3
 801c890:	2083      	movs	r0, #131	@ 0x83
 801c892:	f000 fe19 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801c896:	bf00      	nop
 801c898:	3710      	adds	r7, #16
 801c89a:	46bd      	mov	sp, r7
 801c89c:	bd80      	pop	{r7, pc}
 801c89e:	bf00      	nop
 801c8a0:	20001f70 	.word	0x20001f70

0801c8a4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801c8a4:	b580      	push	{r7, lr}
 801c8a6:	b084      	sub	sp, #16
 801c8a8:	af00      	add	r7, sp, #0
 801c8aa:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801c8ac:	4b0c      	ldr	r3, [pc, #48]	@ (801c8e0 <SUBGRF_SetRx+0x3c>)
 801c8ae:	2205      	movs	r2, #5
 801c8b0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801c8b2:	687b      	ldr	r3, [r7, #4]
 801c8b4:	0c1b      	lsrs	r3, r3, #16
 801c8b6:	b2db      	uxtb	r3, r3
 801c8b8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801c8ba:	687b      	ldr	r3, [r7, #4]
 801c8bc:	0a1b      	lsrs	r3, r3, #8
 801c8be:	b2db      	uxtb	r3, r3
 801c8c0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801c8c2:	687b      	ldr	r3, [r7, #4]
 801c8c4:	b2db      	uxtb	r3, r3
 801c8c6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801c8c8:	f107 030c 	add.w	r3, r7, #12
 801c8cc:	2203      	movs	r2, #3
 801c8ce:	4619      	mov	r1, r3
 801c8d0:	2082      	movs	r0, #130	@ 0x82
 801c8d2:	f000 fdf9 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801c8d6:	bf00      	nop
 801c8d8:	3710      	adds	r7, #16
 801c8da:	46bd      	mov	sp, r7
 801c8dc:	bd80      	pop	{r7, pc}
 801c8de:	bf00      	nop
 801c8e0:	20001f70 	.word	0x20001f70

0801c8e4 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801c8e4:	b580      	push	{r7, lr}
 801c8e6:	b084      	sub	sp, #16
 801c8e8:	af00      	add	r7, sp, #0
 801c8ea:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801c8ec:	4b0e      	ldr	r3, [pc, #56]	@ (801c928 <SUBGRF_SetRxBoosted+0x44>)
 801c8ee:	2205      	movs	r2, #5
 801c8f0:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801c8f2:	2197      	movs	r1, #151	@ 0x97
 801c8f4:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801c8f8:	f000 fd1c 	bl	801d334 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801c8fc:	687b      	ldr	r3, [r7, #4]
 801c8fe:	0c1b      	lsrs	r3, r3, #16
 801c900:	b2db      	uxtb	r3, r3
 801c902:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801c904:	687b      	ldr	r3, [r7, #4]
 801c906:	0a1b      	lsrs	r3, r3, #8
 801c908:	b2db      	uxtb	r3, r3
 801c90a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801c90c:	687b      	ldr	r3, [r7, #4]
 801c90e:	b2db      	uxtb	r3, r3
 801c910:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801c912:	f107 030c 	add.w	r3, r7, #12
 801c916:	2203      	movs	r2, #3
 801c918:	4619      	mov	r1, r3
 801c91a:	2082      	movs	r0, #130	@ 0x82
 801c91c:	f000 fdd4 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801c920:	bf00      	nop
 801c922:	3710      	adds	r7, #16
 801c924:	46bd      	mov	sp, r7
 801c926:	bd80      	pop	{r7, pc}
 801c928:	20001f70 	.word	0x20001f70

0801c92c <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801c92c:	b580      	push	{r7, lr}
 801c92e:	b084      	sub	sp, #16
 801c930:	af00      	add	r7, sp, #0
 801c932:	6078      	str	r0, [r7, #4]
 801c934:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801c936:	687b      	ldr	r3, [r7, #4]
 801c938:	0c1b      	lsrs	r3, r3, #16
 801c93a:	b2db      	uxtb	r3, r3
 801c93c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801c93e:	687b      	ldr	r3, [r7, #4]
 801c940:	0a1b      	lsrs	r3, r3, #8
 801c942:	b2db      	uxtb	r3, r3
 801c944:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801c946:	687b      	ldr	r3, [r7, #4]
 801c948:	b2db      	uxtb	r3, r3
 801c94a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801c94c:	683b      	ldr	r3, [r7, #0]
 801c94e:	0c1b      	lsrs	r3, r3, #16
 801c950:	b2db      	uxtb	r3, r3
 801c952:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801c954:	683b      	ldr	r3, [r7, #0]
 801c956:	0a1b      	lsrs	r3, r3, #8
 801c958:	b2db      	uxtb	r3, r3
 801c95a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801c95c:	683b      	ldr	r3, [r7, #0]
 801c95e:	b2db      	uxtb	r3, r3
 801c960:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801c962:	f107 0308 	add.w	r3, r7, #8
 801c966:	2206      	movs	r2, #6
 801c968:	4619      	mov	r1, r3
 801c96a:	2094      	movs	r0, #148	@ 0x94
 801c96c:	f000 fdac 	bl	801d4c8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801c970:	4b03      	ldr	r3, [pc, #12]	@ (801c980 <SUBGRF_SetRxDutyCycle+0x54>)
 801c972:	2206      	movs	r2, #6
 801c974:	701a      	strb	r2, [r3, #0]
}
 801c976:	bf00      	nop
 801c978:	3710      	adds	r7, #16
 801c97a:	46bd      	mov	sp, r7
 801c97c:	bd80      	pop	{r7, pc}
 801c97e:	bf00      	nop
 801c980:	20001f70 	.word	0x20001f70

0801c984 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801c984:	b580      	push	{r7, lr}
 801c986:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801c988:	2200      	movs	r2, #0
 801c98a:	2100      	movs	r1, #0
 801c98c:	20c5      	movs	r0, #197	@ 0xc5
 801c98e:	f000 fd9b 	bl	801d4c8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801c992:	4b02      	ldr	r3, [pc, #8]	@ (801c99c <SUBGRF_SetCad+0x18>)
 801c994:	2207      	movs	r2, #7
 801c996:	701a      	strb	r2, [r3, #0]
}
 801c998:	bf00      	nop
 801c99a:	bd80      	pop	{r7, pc}
 801c99c:	20001f70 	.word	0x20001f70

0801c9a0 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801c9a0:	b580      	push	{r7, lr}
 801c9a2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801c9a4:	2200      	movs	r2, #0
 801c9a6:	2100      	movs	r1, #0
 801c9a8:	20d1      	movs	r0, #209	@ 0xd1
 801c9aa:	f000 fd8d 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801c9ae:	bf00      	nop
 801c9b0:	bd80      	pop	{r7, pc}

0801c9b2 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801c9b2:	b580      	push	{r7, lr}
 801c9b4:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801c9b6:	2200      	movs	r2, #0
 801c9b8:	2100      	movs	r1, #0
 801c9ba:	20d2      	movs	r0, #210	@ 0xd2
 801c9bc:	f000 fd84 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801c9c0:	bf00      	nop
 801c9c2:	bd80      	pop	{r7, pc}

0801c9c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801c9c4:	b580      	push	{r7, lr}
 801c9c6:	b082      	sub	sp, #8
 801c9c8:	af00      	add	r7, sp, #0
 801c9ca:	4603      	mov	r3, r0
 801c9cc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801c9ce:	1dfb      	adds	r3, r7, #7
 801c9d0:	2201      	movs	r2, #1
 801c9d2:	4619      	mov	r1, r3
 801c9d4:	209f      	movs	r0, #159	@ 0x9f
 801c9d6:	f000 fd77 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801c9da:	bf00      	nop
 801c9dc:	3708      	adds	r7, #8
 801c9de:	46bd      	mov	sp, r7
 801c9e0:	bd80      	pop	{r7, pc}

0801c9e2 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801c9e2:	b580      	push	{r7, lr}
 801c9e4:	b084      	sub	sp, #16
 801c9e6:	af00      	add	r7, sp, #0
 801c9e8:	4603      	mov	r3, r0
 801c9ea:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801c9ec:	1dfb      	adds	r3, r7, #7
 801c9ee:	2201      	movs	r2, #1
 801c9f0:	4619      	mov	r1, r3
 801c9f2:	20a0      	movs	r0, #160	@ 0xa0
 801c9f4:	f000 fd68 	bl	801d4c8 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801c9f8:	79fb      	ldrb	r3, [r7, #7]
 801c9fa:	2b3f      	cmp	r3, #63	@ 0x3f
 801c9fc:	d91c      	bls.n	801ca38 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801c9fe:	79fb      	ldrb	r3, [r7, #7]
 801ca00:	085b      	lsrs	r3, r3, #1
 801ca02:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801ca04:	2300      	movs	r3, #0
 801ca06:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801ca08:	2300      	movs	r3, #0
 801ca0a:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801ca0c:	e005      	b.n	801ca1a <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801ca0e:	7bfb      	ldrb	r3, [r7, #15]
 801ca10:	089b      	lsrs	r3, r3, #2
 801ca12:	73fb      	strb	r3, [r7, #15]
            exp++;
 801ca14:	7bbb      	ldrb	r3, [r7, #14]
 801ca16:	3301      	adds	r3, #1
 801ca18:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801ca1a:	7bfb      	ldrb	r3, [r7, #15]
 801ca1c:	2b1f      	cmp	r3, #31
 801ca1e:	d8f6      	bhi.n	801ca0e <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801ca20:	7bfb      	ldrb	r3, [r7, #15]
 801ca22:	00db      	lsls	r3, r3, #3
 801ca24:	b2da      	uxtb	r2, r3
 801ca26:	7bbb      	ldrb	r3, [r7, #14]
 801ca28:	4413      	add	r3, r2
 801ca2a:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801ca2c:	7b7b      	ldrb	r3, [r7, #13]
 801ca2e:	4619      	mov	r1, r3
 801ca30:	f240 7006 	movw	r0, #1798	@ 0x706
 801ca34:	f000 fc7e 	bl	801d334 <SUBGRF_WriteRegister>
    }
}
 801ca38:	bf00      	nop
 801ca3a:	3710      	adds	r7, #16
 801ca3c:	46bd      	mov	sp, r7
 801ca3e:	bd80      	pop	{r7, pc}

0801ca40 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801ca40:	b580      	push	{r7, lr}
 801ca42:	b082      	sub	sp, #8
 801ca44:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801ca46:	f7ee fa2a 	bl	800ae9e <RBI_IsDCDC>
 801ca4a:	4603      	mov	r3, r0
 801ca4c:	2b01      	cmp	r3, #1
 801ca4e:	d102      	bne.n	801ca56 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801ca50:	2301      	movs	r3, #1
 801ca52:	71fb      	strb	r3, [r7, #7]
 801ca54:	e001      	b.n	801ca5a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801ca56:	2300      	movs	r3, #0
 801ca58:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801ca5a:	1dfb      	adds	r3, r7, #7
 801ca5c:	2201      	movs	r2, #1
 801ca5e:	4619      	mov	r1, r3
 801ca60:	2096      	movs	r0, #150	@ 0x96
 801ca62:	f000 fd31 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801ca66:	bf00      	nop
 801ca68:	3708      	adds	r7, #8
 801ca6a:	46bd      	mov	sp, r7
 801ca6c:	bd80      	pop	{r7, pc}

0801ca6e <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801ca6e:	b580      	push	{r7, lr}
 801ca70:	b084      	sub	sp, #16
 801ca72:	af00      	add	r7, sp, #0
 801ca74:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801ca76:	793b      	ldrb	r3, [r7, #4]
 801ca78:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801ca7c:	b2db      	uxtb	r3, r3
 801ca7e:	019b      	lsls	r3, r3, #6
 801ca80:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801ca82:	793b      	ldrb	r3, [r7, #4]
 801ca84:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801ca88:	b2db      	uxtb	r3, r3
 801ca8a:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801ca8c:	b25b      	sxtb	r3, r3
 801ca8e:	4313      	orrs	r3, r2
 801ca90:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801ca92:	793b      	ldrb	r3, [r7, #4]
 801ca94:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801ca98:	b2db      	uxtb	r3, r3
 801ca9a:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801ca9c:	b25b      	sxtb	r3, r3
 801ca9e:	4313      	orrs	r3, r2
 801caa0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801caa2:	793b      	ldrb	r3, [r7, #4]
 801caa4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801caa8:	b2db      	uxtb	r3, r3
 801caaa:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801caac:	b25b      	sxtb	r3, r3
 801caae:	4313      	orrs	r3, r2
 801cab0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801cab2:	793b      	ldrb	r3, [r7, #4]
 801cab4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801cab8:	b2db      	uxtb	r3, r3
 801caba:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801cabc:	b25b      	sxtb	r3, r3
 801cabe:	4313      	orrs	r3, r2
 801cac0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801cac2:	793b      	ldrb	r3, [r7, #4]
 801cac4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801cac8:	b2db      	uxtb	r3, r3
 801caca:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801cacc:	b25b      	sxtb	r3, r3
 801cace:	4313      	orrs	r3, r2
 801cad0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801cad2:	793b      	ldrb	r3, [r7, #4]
 801cad4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801cad8:	b2db      	uxtb	r3, r3
 801cada:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801cadc:	4313      	orrs	r3, r2
 801cade:	b25b      	sxtb	r3, r3
 801cae0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801cae2:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801cae4:	f107 030f 	add.w	r3, r7, #15
 801cae8:	2201      	movs	r2, #1
 801caea:	4619      	mov	r1, r3
 801caec:	2089      	movs	r0, #137	@ 0x89
 801caee:	f000 fceb 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801caf2:	bf00      	nop
 801caf4:	3710      	adds	r7, #16
 801caf6:	46bd      	mov	sp, r7
 801caf8:	bd80      	pop	{r7, pc}
	...

0801cafc <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801cafc:	b580      	push	{r7, lr}
 801cafe:	b084      	sub	sp, #16
 801cb00:	af00      	add	r7, sp, #0
 801cb02:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801cb04:	687b      	ldr	r3, [r7, #4]
 801cb06:	4a1d      	ldr	r2, [pc, #116]	@ (801cb7c <SUBGRF_CalibrateImage+0x80>)
 801cb08:	4293      	cmp	r3, r2
 801cb0a:	d904      	bls.n	801cb16 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801cb0c:	23e1      	movs	r3, #225	@ 0xe1
 801cb0e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801cb10:	23e9      	movs	r3, #233	@ 0xe9
 801cb12:	737b      	strb	r3, [r7, #13]
 801cb14:	e027      	b.n	801cb66 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801cb16:	687b      	ldr	r3, [r7, #4]
 801cb18:	4a19      	ldr	r2, [pc, #100]	@ (801cb80 <SUBGRF_CalibrateImage+0x84>)
 801cb1a:	4293      	cmp	r3, r2
 801cb1c:	d904      	bls.n	801cb28 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801cb1e:	23d7      	movs	r3, #215	@ 0xd7
 801cb20:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801cb22:	23db      	movs	r3, #219	@ 0xdb
 801cb24:	737b      	strb	r3, [r7, #13]
 801cb26:	e01e      	b.n	801cb66 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801cb28:	687b      	ldr	r3, [r7, #4]
 801cb2a:	4a16      	ldr	r2, [pc, #88]	@ (801cb84 <SUBGRF_CalibrateImage+0x88>)
 801cb2c:	4293      	cmp	r3, r2
 801cb2e:	d904      	bls.n	801cb3a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801cb30:	23c1      	movs	r3, #193	@ 0xc1
 801cb32:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801cb34:	23c5      	movs	r3, #197	@ 0xc5
 801cb36:	737b      	strb	r3, [r7, #13]
 801cb38:	e015      	b.n	801cb66 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801cb3a:	687b      	ldr	r3, [r7, #4]
 801cb3c:	4a12      	ldr	r2, [pc, #72]	@ (801cb88 <SUBGRF_CalibrateImage+0x8c>)
 801cb3e:	4293      	cmp	r3, r2
 801cb40:	d904      	bls.n	801cb4c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801cb42:	2375      	movs	r3, #117	@ 0x75
 801cb44:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801cb46:	2381      	movs	r3, #129	@ 0x81
 801cb48:	737b      	strb	r3, [r7, #13]
 801cb4a:	e00c      	b.n	801cb66 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801cb4c:	687b      	ldr	r3, [r7, #4]
 801cb4e:	4a0f      	ldr	r2, [pc, #60]	@ (801cb8c <SUBGRF_CalibrateImage+0x90>)
 801cb50:	4293      	cmp	r3, r2
 801cb52:	d904      	bls.n	801cb5e <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801cb54:	236b      	movs	r3, #107	@ 0x6b
 801cb56:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801cb58:	236f      	movs	r3, #111	@ 0x6f
 801cb5a:	737b      	strb	r3, [r7, #13]
 801cb5c:	e003      	b.n	801cb66 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801cb5e:	2329      	movs	r3, #41	@ 0x29
 801cb60:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801cb62:	232b      	movs	r3, #43	@ 0x2b
 801cb64:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801cb66:	f107 030c 	add.w	r3, r7, #12
 801cb6a:	2202      	movs	r2, #2
 801cb6c:	4619      	mov	r1, r3
 801cb6e:	2098      	movs	r0, #152	@ 0x98
 801cb70:	f000 fcaa 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801cb74:	bf00      	nop
 801cb76:	3710      	adds	r7, #16
 801cb78:	46bd      	mov	sp, r7
 801cb7a:	bd80      	pop	{r7, pc}
 801cb7c:	35a4e900 	.word	0x35a4e900
 801cb80:	32a9f880 	.word	0x32a9f880
 801cb84:	2de54480 	.word	0x2de54480
 801cb88:	1b6b0b00 	.word	0x1b6b0b00
 801cb8c:	1954fc40 	.word	0x1954fc40

0801cb90 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801cb90:	b590      	push	{r4, r7, lr}
 801cb92:	b085      	sub	sp, #20
 801cb94:	af00      	add	r7, sp, #0
 801cb96:	4604      	mov	r4, r0
 801cb98:	4608      	mov	r0, r1
 801cb9a:	4611      	mov	r1, r2
 801cb9c:	461a      	mov	r2, r3
 801cb9e:	4623      	mov	r3, r4
 801cba0:	71fb      	strb	r3, [r7, #7]
 801cba2:	4603      	mov	r3, r0
 801cba4:	71bb      	strb	r3, [r7, #6]
 801cba6:	460b      	mov	r3, r1
 801cba8:	717b      	strb	r3, [r7, #5]
 801cbaa:	4613      	mov	r3, r2
 801cbac:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801cbae:	79fb      	ldrb	r3, [r7, #7]
 801cbb0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801cbb2:	79bb      	ldrb	r3, [r7, #6]
 801cbb4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801cbb6:	797b      	ldrb	r3, [r7, #5]
 801cbb8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801cbba:	793b      	ldrb	r3, [r7, #4]
 801cbbc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801cbbe:	f107 030c 	add.w	r3, r7, #12
 801cbc2:	2204      	movs	r2, #4
 801cbc4:	4619      	mov	r1, r3
 801cbc6:	2095      	movs	r0, #149	@ 0x95
 801cbc8:	f000 fc7e 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801cbcc:	bf00      	nop
 801cbce:	3714      	adds	r7, #20
 801cbd0:	46bd      	mov	sp, r7
 801cbd2:	bd90      	pop	{r4, r7, pc}

0801cbd4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801cbd4:	b590      	push	{r4, r7, lr}
 801cbd6:	b085      	sub	sp, #20
 801cbd8:	af00      	add	r7, sp, #0
 801cbda:	4604      	mov	r4, r0
 801cbdc:	4608      	mov	r0, r1
 801cbde:	4611      	mov	r1, r2
 801cbe0:	461a      	mov	r2, r3
 801cbe2:	4623      	mov	r3, r4
 801cbe4:	80fb      	strh	r3, [r7, #6]
 801cbe6:	4603      	mov	r3, r0
 801cbe8:	80bb      	strh	r3, [r7, #4]
 801cbea:	460b      	mov	r3, r1
 801cbec:	807b      	strh	r3, [r7, #2]
 801cbee:	4613      	mov	r3, r2
 801cbf0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801cbf2:	88fb      	ldrh	r3, [r7, #6]
 801cbf4:	0a1b      	lsrs	r3, r3, #8
 801cbf6:	b29b      	uxth	r3, r3
 801cbf8:	b2db      	uxtb	r3, r3
 801cbfa:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801cbfc:	88fb      	ldrh	r3, [r7, #6]
 801cbfe:	b2db      	uxtb	r3, r3
 801cc00:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801cc02:	88bb      	ldrh	r3, [r7, #4]
 801cc04:	0a1b      	lsrs	r3, r3, #8
 801cc06:	b29b      	uxth	r3, r3
 801cc08:	b2db      	uxtb	r3, r3
 801cc0a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801cc0c:	88bb      	ldrh	r3, [r7, #4]
 801cc0e:	b2db      	uxtb	r3, r3
 801cc10:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801cc12:	887b      	ldrh	r3, [r7, #2]
 801cc14:	0a1b      	lsrs	r3, r3, #8
 801cc16:	b29b      	uxth	r3, r3
 801cc18:	b2db      	uxtb	r3, r3
 801cc1a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801cc1c:	887b      	ldrh	r3, [r7, #2]
 801cc1e:	b2db      	uxtb	r3, r3
 801cc20:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801cc22:	883b      	ldrh	r3, [r7, #0]
 801cc24:	0a1b      	lsrs	r3, r3, #8
 801cc26:	b29b      	uxth	r3, r3
 801cc28:	b2db      	uxtb	r3, r3
 801cc2a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801cc2c:	883b      	ldrh	r3, [r7, #0]
 801cc2e:	b2db      	uxtb	r3, r3
 801cc30:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801cc32:	f107 0308 	add.w	r3, r7, #8
 801cc36:	2208      	movs	r2, #8
 801cc38:	4619      	mov	r1, r3
 801cc3a:	2008      	movs	r0, #8
 801cc3c:	f000 fc44 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801cc40:	bf00      	nop
 801cc42:	3714      	adds	r7, #20
 801cc44:	46bd      	mov	sp, r7
 801cc46:	bd90      	pop	{r4, r7, pc}

0801cc48 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801cc48:	b580      	push	{r7, lr}
 801cc4a:	b084      	sub	sp, #16
 801cc4c:	af00      	add	r7, sp, #0
 801cc4e:	4603      	mov	r3, r0
 801cc50:	6039      	str	r1, [r7, #0]
 801cc52:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801cc54:	79fb      	ldrb	r3, [r7, #7]
 801cc56:	f003 0307 	and.w	r3, r3, #7
 801cc5a:	b2db      	uxtb	r3, r3
 801cc5c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801cc5e:	683b      	ldr	r3, [r7, #0]
 801cc60:	0c1b      	lsrs	r3, r3, #16
 801cc62:	b2db      	uxtb	r3, r3
 801cc64:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801cc66:	683b      	ldr	r3, [r7, #0]
 801cc68:	0a1b      	lsrs	r3, r3, #8
 801cc6a:	b2db      	uxtb	r3, r3
 801cc6c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801cc6e:	683b      	ldr	r3, [r7, #0]
 801cc70:	b2db      	uxtb	r3, r3
 801cc72:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801cc74:	f107 030c 	add.w	r3, r7, #12
 801cc78:	2204      	movs	r2, #4
 801cc7a:	4619      	mov	r1, r3
 801cc7c:	2097      	movs	r0, #151	@ 0x97
 801cc7e:	f000 fc23 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801cc82:	bf00      	nop
 801cc84:	3710      	adds	r7, #16
 801cc86:	46bd      	mov	sp, r7
 801cc88:	bd80      	pop	{r7, pc}
	...

0801cc8c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801cc8c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801cc90:	b084      	sub	sp, #16
 801cc92:	af00      	add	r7, sp, #0
 801cc94:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801cc96:	2300      	movs	r3, #0
 801cc98:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801cc9a:	4b1d      	ldr	r3, [pc, #116]	@ (801cd10 <SUBGRF_SetRfFrequency+0x84>)
 801cc9c:	781b      	ldrb	r3, [r3, #0]
 801cc9e:	f083 0301 	eor.w	r3, r3, #1
 801cca2:	b2db      	uxtb	r3, r3
 801cca4:	2b00      	cmp	r3, #0
 801cca6:	d005      	beq.n	801ccb4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801cca8:	6878      	ldr	r0, [r7, #4]
 801ccaa:	f7ff ff27 	bl	801cafc <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801ccae:	4b18      	ldr	r3, [pc, #96]	@ (801cd10 <SUBGRF_SetRfFrequency+0x84>)
 801ccb0:	2201      	movs	r2, #1
 801ccb2:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801ccb4:	687b      	ldr	r3, [r7, #4]
 801ccb6:	2200      	movs	r2, #0
 801ccb8:	461c      	mov	r4, r3
 801ccba:	4615      	mov	r5, r2
 801ccbc:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801ccc0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801ccc4:	4a13      	ldr	r2, [pc, #76]	@ (801cd14 <SUBGRF_SetRfFrequency+0x88>)
 801ccc6:	f04f 0300 	mov.w	r3, #0
 801ccca:	4640      	mov	r0, r8
 801cccc:	4649      	mov	r1, r9
 801ccce:	f7e3 ff6b 	bl	8000ba8 <__aeabi_uldivmod>
 801ccd2:	4602      	mov	r2, r0
 801ccd4:	460b      	mov	r3, r1
 801ccd6:	4613      	mov	r3, r2
 801ccd8:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801ccda:	68fb      	ldr	r3, [r7, #12]
 801ccdc:	0e1b      	lsrs	r3, r3, #24
 801ccde:	b2db      	uxtb	r3, r3
 801cce0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801cce2:	68fb      	ldr	r3, [r7, #12]
 801cce4:	0c1b      	lsrs	r3, r3, #16
 801cce6:	b2db      	uxtb	r3, r3
 801cce8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801ccea:	68fb      	ldr	r3, [r7, #12]
 801ccec:	0a1b      	lsrs	r3, r3, #8
 801ccee:	b2db      	uxtb	r3, r3
 801ccf0:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801ccf2:	68fb      	ldr	r3, [r7, #12]
 801ccf4:	b2db      	uxtb	r3, r3
 801ccf6:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801ccf8:	f107 0308 	add.w	r3, r7, #8
 801ccfc:	2204      	movs	r2, #4
 801ccfe:	4619      	mov	r1, r3
 801cd00:	2086      	movs	r0, #134	@ 0x86
 801cd02:	f000 fbe1 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801cd06:	bf00      	nop
 801cd08:	3710      	adds	r7, #16
 801cd0a:	46bd      	mov	sp, r7
 801cd0c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801cd10:	20001f78 	.word	0x20001f78
 801cd14:	01e84800 	.word	0x01e84800

0801cd18 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801cd18:	b580      	push	{r7, lr}
 801cd1a:	b082      	sub	sp, #8
 801cd1c:	af00      	add	r7, sp, #0
 801cd1e:	4603      	mov	r3, r0
 801cd20:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801cd22:	79fa      	ldrb	r2, [r7, #7]
 801cd24:	4b09      	ldr	r3, [pc, #36]	@ (801cd4c <SUBGRF_SetPacketType+0x34>)
 801cd26:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801cd28:	79fb      	ldrb	r3, [r7, #7]
 801cd2a:	2b00      	cmp	r3, #0
 801cd2c:	d104      	bne.n	801cd38 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801cd2e:	2100      	movs	r1, #0
 801cd30:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801cd34:	f000 fafe 	bl	801d334 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801cd38:	1dfb      	adds	r3, r7, #7
 801cd3a:	2201      	movs	r2, #1
 801cd3c:	4619      	mov	r1, r3
 801cd3e:	208a      	movs	r0, #138	@ 0x8a
 801cd40:	f000 fbc2 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801cd44:	bf00      	nop
 801cd46:	3708      	adds	r7, #8
 801cd48:	46bd      	mov	sp, r7
 801cd4a:	bd80      	pop	{r7, pc}
 801cd4c:	20001f71 	.word	0x20001f71

0801cd50 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801cd50:	b480      	push	{r7}
 801cd52:	af00      	add	r7, sp, #0
    return PacketType;
 801cd54:	4b02      	ldr	r3, [pc, #8]	@ (801cd60 <SUBGRF_GetPacketType+0x10>)
 801cd56:	781b      	ldrb	r3, [r3, #0]
}
 801cd58:	4618      	mov	r0, r3
 801cd5a:	46bd      	mov	sp, r7
 801cd5c:	bc80      	pop	{r7}
 801cd5e:	4770      	bx	lr
 801cd60:	20001f71 	.word	0x20001f71

0801cd64 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801cd64:	b580      	push	{r7, lr}
 801cd66:	b084      	sub	sp, #16
 801cd68:	af00      	add	r7, sp, #0
 801cd6a:	4603      	mov	r3, r0
 801cd6c:	71fb      	strb	r3, [r7, #7]
 801cd6e:	460b      	mov	r3, r1
 801cd70:	71bb      	strb	r3, [r7, #6]
 801cd72:	4613      	mov	r3, r2
 801cd74:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801cd76:	79fb      	ldrb	r3, [r7, #7]
 801cd78:	2b01      	cmp	r3, #1
 801cd7a:	d149      	bne.n	801ce10 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801cd7c:	2000      	movs	r0, #0
 801cd7e:	f7ee f895 	bl	800aeac <RBI_GetRFOMaxPowerConfig>
 801cd82:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801cd84:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801cd88:	68fa      	ldr	r2, [r7, #12]
 801cd8a:	429a      	cmp	r2, r3
 801cd8c:	da01      	bge.n	801cd92 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801cd8e:	68fb      	ldr	r3, [r7, #12]
 801cd90:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801cd92:	68fb      	ldr	r3, [r7, #12]
 801cd94:	2b0e      	cmp	r3, #14
 801cd96:	d10e      	bne.n	801cdb6 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801cd98:	2301      	movs	r3, #1
 801cd9a:	2201      	movs	r2, #1
 801cd9c:	2100      	movs	r1, #0
 801cd9e:	2004      	movs	r0, #4
 801cda0:	f7ff fef6 	bl	801cb90 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801cda4:	79ba      	ldrb	r2, [r7, #6]
 801cda6:	68fb      	ldr	r3, [r7, #12]
 801cda8:	b2db      	uxtb	r3, r3
 801cdaa:	1ad3      	subs	r3, r2, r3
 801cdac:	b2db      	uxtb	r3, r3
 801cdae:	330e      	adds	r3, #14
 801cdb0:	b2db      	uxtb	r3, r3
 801cdb2:	71bb      	strb	r3, [r7, #6]
 801cdb4:	e01f      	b.n	801cdf6 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801cdb6:	68fb      	ldr	r3, [r7, #12]
 801cdb8:	2b0a      	cmp	r3, #10
 801cdba:	d10e      	bne.n	801cdda <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801cdbc:	2301      	movs	r3, #1
 801cdbe:	2201      	movs	r2, #1
 801cdc0:	2100      	movs	r1, #0
 801cdc2:	2001      	movs	r0, #1
 801cdc4:	f7ff fee4 	bl	801cb90 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801cdc8:	79ba      	ldrb	r2, [r7, #6]
 801cdca:	68fb      	ldr	r3, [r7, #12]
 801cdcc:	b2db      	uxtb	r3, r3
 801cdce:	1ad3      	subs	r3, r2, r3
 801cdd0:	b2db      	uxtb	r3, r3
 801cdd2:	330d      	adds	r3, #13
 801cdd4:	b2db      	uxtb	r3, r3
 801cdd6:	71bb      	strb	r3, [r7, #6]
 801cdd8:	e00d      	b.n	801cdf6 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801cdda:	2301      	movs	r3, #1
 801cddc:	2201      	movs	r2, #1
 801cdde:	2100      	movs	r1, #0
 801cde0:	2007      	movs	r0, #7
 801cde2:	f7ff fed5 	bl	801cb90 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801cde6:	79ba      	ldrb	r2, [r7, #6]
 801cde8:	68fb      	ldr	r3, [r7, #12]
 801cdea:	b2db      	uxtb	r3, r3
 801cdec:	1ad3      	subs	r3, r2, r3
 801cdee:	b2db      	uxtb	r3, r3
 801cdf0:	330e      	adds	r3, #14
 801cdf2:	b2db      	uxtb	r3, r3
 801cdf4:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801cdf6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801cdfa:	f113 0f11 	cmn.w	r3, #17
 801cdfe:	da01      	bge.n	801ce04 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801ce00:	23ef      	movs	r3, #239	@ 0xef
 801ce02:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801ce04:	2118      	movs	r1, #24
 801ce06:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801ce0a:	f000 fa93 	bl	801d334 <SUBGRF_WriteRegister>
 801ce0e:	e067      	b.n	801cee0 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801ce10:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801ce14:	f000 fab0 	bl	801d378 <SUBGRF_ReadRegister>
 801ce18:	4603      	mov	r3, r0
 801ce1a:	f043 031e 	orr.w	r3, r3, #30
 801ce1e:	b2db      	uxtb	r3, r3
 801ce20:	4619      	mov	r1, r3
 801ce22:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801ce26:	f000 fa85 	bl	801d334 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801ce2a:	2001      	movs	r0, #1
 801ce2c:	f7ee f83e 	bl	800aeac <RBI_GetRFOMaxPowerConfig>
 801ce30:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801ce32:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ce36:	68fa      	ldr	r2, [r7, #12]
 801ce38:	429a      	cmp	r2, r3
 801ce3a:	da01      	bge.n	801ce40 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801ce3c:	68fb      	ldr	r3, [r7, #12]
 801ce3e:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801ce40:	68fb      	ldr	r3, [r7, #12]
 801ce42:	2b14      	cmp	r3, #20
 801ce44:	d10e      	bne.n	801ce64 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801ce46:	2301      	movs	r3, #1
 801ce48:	2200      	movs	r2, #0
 801ce4a:	2105      	movs	r1, #5
 801ce4c:	2003      	movs	r0, #3
 801ce4e:	f7ff fe9f 	bl	801cb90 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801ce52:	79ba      	ldrb	r2, [r7, #6]
 801ce54:	68fb      	ldr	r3, [r7, #12]
 801ce56:	b2db      	uxtb	r3, r3
 801ce58:	1ad3      	subs	r3, r2, r3
 801ce5a:	b2db      	uxtb	r3, r3
 801ce5c:	3316      	adds	r3, #22
 801ce5e:	b2db      	uxtb	r3, r3
 801ce60:	71bb      	strb	r3, [r7, #6]
 801ce62:	e031      	b.n	801cec8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801ce64:	68fb      	ldr	r3, [r7, #12]
 801ce66:	2b11      	cmp	r3, #17
 801ce68:	d10e      	bne.n	801ce88 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801ce6a:	2301      	movs	r3, #1
 801ce6c:	2200      	movs	r2, #0
 801ce6e:	2103      	movs	r1, #3
 801ce70:	2002      	movs	r0, #2
 801ce72:	f7ff fe8d 	bl	801cb90 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801ce76:	79ba      	ldrb	r2, [r7, #6]
 801ce78:	68fb      	ldr	r3, [r7, #12]
 801ce7a:	b2db      	uxtb	r3, r3
 801ce7c:	1ad3      	subs	r3, r2, r3
 801ce7e:	b2db      	uxtb	r3, r3
 801ce80:	3316      	adds	r3, #22
 801ce82:	b2db      	uxtb	r3, r3
 801ce84:	71bb      	strb	r3, [r7, #6]
 801ce86:	e01f      	b.n	801cec8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801ce88:	68fb      	ldr	r3, [r7, #12]
 801ce8a:	2b0e      	cmp	r3, #14
 801ce8c:	d10e      	bne.n	801ceac <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801ce8e:	2301      	movs	r3, #1
 801ce90:	2200      	movs	r2, #0
 801ce92:	2102      	movs	r1, #2
 801ce94:	2002      	movs	r0, #2
 801ce96:	f7ff fe7b 	bl	801cb90 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801ce9a:	79ba      	ldrb	r2, [r7, #6]
 801ce9c:	68fb      	ldr	r3, [r7, #12]
 801ce9e:	b2db      	uxtb	r3, r3
 801cea0:	1ad3      	subs	r3, r2, r3
 801cea2:	b2db      	uxtb	r3, r3
 801cea4:	330e      	adds	r3, #14
 801cea6:	b2db      	uxtb	r3, r3
 801cea8:	71bb      	strb	r3, [r7, #6]
 801ceaa:	e00d      	b.n	801cec8 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801ceac:	2301      	movs	r3, #1
 801ceae:	2200      	movs	r2, #0
 801ceb0:	2107      	movs	r1, #7
 801ceb2:	2004      	movs	r0, #4
 801ceb4:	f7ff fe6c 	bl	801cb90 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801ceb8:	79ba      	ldrb	r2, [r7, #6]
 801ceba:	68fb      	ldr	r3, [r7, #12]
 801cebc:	b2db      	uxtb	r3, r3
 801cebe:	1ad3      	subs	r3, r2, r3
 801cec0:	b2db      	uxtb	r3, r3
 801cec2:	3316      	adds	r3, #22
 801cec4:	b2db      	uxtb	r3, r3
 801cec6:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801cec8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801cecc:	f113 0f09 	cmn.w	r3, #9
 801ced0:	da01      	bge.n	801ced6 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801ced2:	23f7      	movs	r3, #247	@ 0xf7
 801ced4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801ced6:	2138      	movs	r1, #56	@ 0x38
 801ced8:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801cedc:	f000 fa2a 	bl	801d334 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801cee0:	79bb      	ldrb	r3, [r7, #6]
 801cee2:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801cee4:	797b      	ldrb	r3, [r7, #5]
 801cee6:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801cee8:	f107 0308 	add.w	r3, r7, #8
 801ceec:	2202      	movs	r2, #2
 801ceee:	4619      	mov	r1, r3
 801cef0:	208e      	movs	r0, #142	@ 0x8e
 801cef2:	f000 fae9 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801cef6:	bf00      	nop
 801cef8:	3710      	adds	r7, #16
 801cefa:	46bd      	mov	sp, r7
 801cefc:	bd80      	pop	{r7, pc}
	...

0801cf00 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801cf00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801cf04:	b086      	sub	sp, #24
 801cf06:	af00      	add	r7, sp, #0
 801cf08:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801cf0a:	2300      	movs	r3, #0
 801cf0c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801cf0e:	4a61      	ldr	r2, [pc, #388]	@ (801d094 <SUBGRF_SetModulationParams+0x194>)
 801cf10:	f107 0308 	add.w	r3, r7, #8
 801cf14:	e892 0003 	ldmia.w	r2, {r0, r1}
 801cf18:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801cf1c:	687b      	ldr	r3, [r7, #4]
 801cf1e:	781a      	ldrb	r2, [r3, #0]
 801cf20:	4b5d      	ldr	r3, [pc, #372]	@ (801d098 <SUBGRF_SetModulationParams+0x198>)
 801cf22:	781b      	ldrb	r3, [r3, #0]
 801cf24:	429a      	cmp	r2, r3
 801cf26:	d004      	beq.n	801cf32 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801cf28:	687b      	ldr	r3, [r7, #4]
 801cf2a:	781b      	ldrb	r3, [r3, #0]
 801cf2c:	4618      	mov	r0, r3
 801cf2e:	f7ff fef3 	bl	801cd18 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801cf32:	687b      	ldr	r3, [r7, #4]
 801cf34:	781b      	ldrb	r3, [r3, #0]
 801cf36:	2b03      	cmp	r3, #3
 801cf38:	f200 80a5 	bhi.w	801d086 <SUBGRF_SetModulationParams+0x186>
 801cf3c:	a201      	add	r2, pc, #4	@ (adr r2, 801cf44 <SUBGRF_SetModulationParams+0x44>)
 801cf3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cf42:	bf00      	nop
 801cf44:	0801cf55 	.word	0x0801cf55
 801cf48:	0801d015 	.word	0x0801d015
 801cf4c:	0801cfd7 	.word	0x0801cfd7
 801cf50:	0801d043 	.word	0x0801d043
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801cf54:	2308      	movs	r3, #8
 801cf56:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801cf58:	687b      	ldr	r3, [r7, #4]
 801cf5a:	685b      	ldr	r3, [r3, #4]
 801cf5c:	4a4f      	ldr	r2, [pc, #316]	@ (801d09c <SUBGRF_SetModulationParams+0x19c>)
 801cf5e:	fbb2 f3f3 	udiv	r3, r2, r3
 801cf62:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801cf64:	697b      	ldr	r3, [r7, #20]
 801cf66:	0c1b      	lsrs	r3, r3, #16
 801cf68:	b2db      	uxtb	r3, r3
 801cf6a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801cf6c:	697b      	ldr	r3, [r7, #20]
 801cf6e:	0a1b      	lsrs	r3, r3, #8
 801cf70:	b2db      	uxtb	r3, r3
 801cf72:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801cf74:	697b      	ldr	r3, [r7, #20]
 801cf76:	b2db      	uxtb	r3, r3
 801cf78:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801cf7a:	687b      	ldr	r3, [r7, #4]
 801cf7c:	7b1b      	ldrb	r3, [r3, #12]
 801cf7e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801cf80:	687b      	ldr	r3, [r7, #4]
 801cf82:	7b5b      	ldrb	r3, [r3, #13]
 801cf84:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801cf86:	687b      	ldr	r3, [r7, #4]
 801cf88:	689b      	ldr	r3, [r3, #8]
 801cf8a:	2200      	movs	r2, #0
 801cf8c:	461c      	mov	r4, r3
 801cf8e:	4615      	mov	r5, r2
 801cf90:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801cf94:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801cf98:	4a41      	ldr	r2, [pc, #260]	@ (801d0a0 <SUBGRF_SetModulationParams+0x1a0>)
 801cf9a:	f04f 0300 	mov.w	r3, #0
 801cf9e:	4640      	mov	r0, r8
 801cfa0:	4649      	mov	r1, r9
 801cfa2:	f7e3 fe01 	bl	8000ba8 <__aeabi_uldivmod>
 801cfa6:	4602      	mov	r2, r0
 801cfa8:	460b      	mov	r3, r1
 801cfaa:	4613      	mov	r3, r2
 801cfac:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801cfae:	697b      	ldr	r3, [r7, #20]
 801cfb0:	0c1b      	lsrs	r3, r3, #16
 801cfb2:	b2db      	uxtb	r3, r3
 801cfb4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801cfb6:	697b      	ldr	r3, [r7, #20]
 801cfb8:	0a1b      	lsrs	r3, r3, #8
 801cfba:	b2db      	uxtb	r3, r3
 801cfbc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801cfbe:	697b      	ldr	r3, [r7, #20]
 801cfc0:	b2db      	uxtb	r3, r3
 801cfc2:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801cfc4:	7cfb      	ldrb	r3, [r7, #19]
 801cfc6:	b29a      	uxth	r2, r3
 801cfc8:	f107 0308 	add.w	r3, r7, #8
 801cfcc:	4619      	mov	r1, r3
 801cfce:	208b      	movs	r0, #139	@ 0x8b
 801cfd0:	f000 fa7a 	bl	801d4c8 <SUBGRF_WriteCommand>
        break;
 801cfd4:	e058      	b.n	801d088 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801cfd6:	2304      	movs	r3, #4
 801cfd8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801cfda:	687b      	ldr	r3, [r7, #4]
 801cfdc:	691b      	ldr	r3, [r3, #16]
 801cfde:	4a2f      	ldr	r2, [pc, #188]	@ (801d09c <SUBGRF_SetModulationParams+0x19c>)
 801cfe0:	fbb2 f3f3 	udiv	r3, r2, r3
 801cfe4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801cfe6:	697b      	ldr	r3, [r7, #20]
 801cfe8:	0c1b      	lsrs	r3, r3, #16
 801cfea:	b2db      	uxtb	r3, r3
 801cfec:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801cfee:	697b      	ldr	r3, [r7, #20]
 801cff0:	0a1b      	lsrs	r3, r3, #8
 801cff2:	b2db      	uxtb	r3, r3
 801cff4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801cff6:	697b      	ldr	r3, [r7, #20]
 801cff8:	b2db      	uxtb	r3, r3
 801cffa:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801cffc:	687b      	ldr	r3, [r7, #4]
 801cffe:	7d1b      	ldrb	r3, [r3, #20]
 801d000:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d002:	7cfb      	ldrb	r3, [r7, #19]
 801d004:	b29a      	uxth	r2, r3
 801d006:	f107 0308 	add.w	r3, r7, #8
 801d00a:	4619      	mov	r1, r3
 801d00c:	208b      	movs	r0, #139	@ 0x8b
 801d00e:	f000 fa5b 	bl	801d4c8 <SUBGRF_WriteCommand>
        break;
 801d012:	e039      	b.n	801d088 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801d014:	2304      	movs	r3, #4
 801d016:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801d018:	687b      	ldr	r3, [r7, #4]
 801d01a:	7e1b      	ldrb	r3, [r3, #24]
 801d01c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801d01e:	687b      	ldr	r3, [r7, #4]
 801d020:	7e5b      	ldrb	r3, [r3, #25]
 801d022:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801d024:	687b      	ldr	r3, [r7, #4]
 801d026:	7e9b      	ldrb	r3, [r3, #26]
 801d028:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801d02a:	687b      	ldr	r3, [r7, #4]
 801d02c:	7edb      	ldrb	r3, [r3, #27]
 801d02e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d030:	7cfb      	ldrb	r3, [r7, #19]
 801d032:	b29a      	uxth	r2, r3
 801d034:	f107 0308 	add.w	r3, r7, #8
 801d038:	4619      	mov	r1, r3
 801d03a:	208b      	movs	r0, #139	@ 0x8b
 801d03c:	f000 fa44 	bl	801d4c8 <SUBGRF_WriteCommand>

        break;
 801d040:	e022      	b.n	801d088 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801d042:	2305      	movs	r3, #5
 801d044:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	685b      	ldr	r3, [r3, #4]
 801d04a:	4a14      	ldr	r2, [pc, #80]	@ (801d09c <SUBGRF_SetModulationParams+0x19c>)
 801d04c:	fbb2 f3f3 	udiv	r3, r2, r3
 801d050:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801d052:	697b      	ldr	r3, [r7, #20]
 801d054:	0c1b      	lsrs	r3, r3, #16
 801d056:	b2db      	uxtb	r3, r3
 801d058:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801d05a:	697b      	ldr	r3, [r7, #20]
 801d05c:	0a1b      	lsrs	r3, r3, #8
 801d05e:	b2db      	uxtb	r3, r3
 801d060:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801d062:	697b      	ldr	r3, [r7, #20]
 801d064:	b2db      	uxtb	r3, r3
 801d066:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801d068:	687b      	ldr	r3, [r7, #4]
 801d06a:	7b1b      	ldrb	r3, [r3, #12]
 801d06c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801d06e:	687b      	ldr	r3, [r7, #4]
 801d070:	7b5b      	ldrb	r3, [r3, #13]
 801d072:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801d074:	7cfb      	ldrb	r3, [r7, #19]
 801d076:	b29a      	uxth	r2, r3
 801d078:	f107 0308 	add.w	r3, r7, #8
 801d07c:	4619      	mov	r1, r3
 801d07e:	208b      	movs	r0, #139	@ 0x8b
 801d080:	f000 fa22 	bl	801d4c8 <SUBGRF_WriteCommand>
        break;
 801d084:	e000      	b.n	801d088 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801d086:	bf00      	nop
    }
}
 801d088:	bf00      	nop
 801d08a:	3718      	adds	r7, #24
 801d08c:	46bd      	mov	sp, r7
 801d08e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801d092:	bf00      	nop
 801d094:	0801fa14 	.word	0x0801fa14
 801d098:	20001f71 	.word	0x20001f71
 801d09c:	3d090000 	.word	0x3d090000
 801d0a0:	01e84800 	.word	0x01e84800

0801d0a4 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801d0a4:	b580      	push	{r7, lr}
 801d0a6:	b086      	sub	sp, #24
 801d0a8:	af00      	add	r7, sp, #0
 801d0aa:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801d0ac:	2300      	movs	r3, #0
 801d0ae:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801d0b0:	4a48      	ldr	r2, [pc, #288]	@ (801d1d4 <SUBGRF_SetPacketParams+0x130>)
 801d0b2:	f107 030c 	add.w	r3, r7, #12
 801d0b6:	ca07      	ldmia	r2, {r0, r1, r2}
 801d0b8:	c303      	stmia	r3!, {r0, r1}
 801d0ba:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801d0bc:	687b      	ldr	r3, [r7, #4]
 801d0be:	781a      	ldrb	r2, [r3, #0]
 801d0c0:	4b45      	ldr	r3, [pc, #276]	@ (801d1d8 <SUBGRF_SetPacketParams+0x134>)
 801d0c2:	781b      	ldrb	r3, [r3, #0]
 801d0c4:	429a      	cmp	r2, r3
 801d0c6:	d004      	beq.n	801d0d2 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801d0c8:	687b      	ldr	r3, [r7, #4]
 801d0ca:	781b      	ldrb	r3, [r3, #0]
 801d0cc:	4618      	mov	r0, r3
 801d0ce:	f7ff fe23 	bl	801cd18 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801d0d2:	687b      	ldr	r3, [r7, #4]
 801d0d4:	781b      	ldrb	r3, [r3, #0]
 801d0d6:	2b03      	cmp	r3, #3
 801d0d8:	d878      	bhi.n	801d1cc <SUBGRF_SetPacketParams+0x128>
 801d0da:	a201      	add	r2, pc, #4	@ (adr r2, 801d0e0 <SUBGRF_SetPacketParams+0x3c>)
 801d0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d0e0:	0801d0f1 	.word	0x0801d0f1
 801d0e4:	0801d181 	.word	0x0801d181
 801d0e8:	0801d175 	.word	0x0801d175
 801d0ec:	0801d0f1 	.word	0x0801d0f1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801d0f0:	687b      	ldr	r3, [r7, #4]
 801d0f2:	7a5b      	ldrb	r3, [r3, #9]
 801d0f4:	2bf1      	cmp	r3, #241	@ 0xf1
 801d0f6:	d10a      	bne.n	801d10e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801d0f8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801d0fc:	f7ff faaa 	bl	801c654 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801d100:	f248 0005 	movw	r0, #32773	@ 0x8005
 801d104:	f7ff fac6 	bl	801c694 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801d108:	2302      	movs	r3, #2
 801d10a:	75bb      	strb	r3, [r7, #22]
 801d10c:	e011      	b.n	801d132 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801d10e:	687b      	ldr	r3, [r7, #4]
 801d110:	7a5b      	ldrb	r3, [r3, #9]
 801d112:	2bf2      	cmp	r3, #242	@ 0xf2
 801d114:	d10a      	bne.n	801d12c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801d116:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801d11a:	f7ff fa9b 	bl	801c654 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801d11e:	f241 0021 	movw	r0, #4129	@ 0x1021
 801d122:	f7ff fab7 	bl	801c694 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801d126:	2306      	movs	r3, #6
 801d128:	75bb      	strb	r3, [r7, #22]
 801d12a:	e002      	b.n	801d132 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801d12c:	687b      	ldr	r3, [r7, #4]
 801d12e:	7a5b      	ldrb	r3, [r3, #9]
 801d130:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801d132:	2309      	movs	r3, #9
 801d134:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801d136:	687b      	ldr	r3, [r7, #4]
 801d138:	885b      	ldrh	r3, [r3, #2]
 801d13a:	0a1b      	lsrs	r3, r3, #8
 801d13c:	b29b      	uxth	r3, r3
 801d13e:	b2db      	uxtb	r3, r3
 801d140:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801d142:	687b      	ldr	r3, [r7, #4]
 801d144:	885b      	ldrh	r3, [r3, #2]
 801d146:	b2db      	uxtb	r3, r3
 801d148:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801d14a:	687b      	ldr	r3, [r7, #4]
 801d14c:	791b      	ldrb	r3, [r3, #4]
 801d14e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801d150:	687b      	ldr	r3, [r7, #4]
 801d152:	795b      	ldrb	r3, [r3, #5]
 801d154:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801d156:	687b      	ldr	r3, [r7, #4]
 801d158:	799b      	ldrb	r3, [r3, #6]
 801d15a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801d15c:	687b      	ldr	r3, [r7, #4]
 801d15e:	79db      	ldrb	r3, [r3, #7]
 801d160:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801d162:	687b      	ldr	r3, [r7, #4]
 801d164:	7a1b      	ldrb	r3, [r3, #8]
 801d166:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801d168:	7dbb      	ldrb	r3, [r7, #22]
 801d16a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801d16c:	687b      	ldr	r3, [r7, #4]
 801d16e:	7a9b      	ldrb	r3, [r3, #10]
 801d170:	753b      	strb	r3, [r7, #20]
        break;
 801d172:	e022      	b.n	801d1ba <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801d174:	2301      	movs	r3, #1
 801d176:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801d178:	687b      	ldr	r3, [r7, #4]
 801d17a:	7b1b      	ldrb	r3, [r3, #12]
 801d17c:	733b      	strb	r3, [r7, #12]
        break;
 801d17e:	e01c      	b.n	801d1ba <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801d180:	2306      	movs	r3, #6
 801d182:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801d184:	687b      	ldr	r3, [r7, #4]
 801d186:	89db      	ldrh	r3, [r3, #14]
 801d188:	0a1b      	lsrs	r3, r3, #8
 801d18a:	b29b      	uxth	r3, r3
 801d18c:	b2db      	uxtb	r3, r3
 801d18e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801d190:	687b      	ldr	r3, [r7, #4]
 801d192:	89db      	ldrh	r3, [r3, #14]
 801d194:	b2db      	uxtb	r3, r3
 801d196:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801d198:	687b      	ldr	r3, [r7, #4]
 801d19a:	7c1a      	ldrb	r2, [r3, #16]
 801d19c:	4b0f      	ldr	r3, [pc, #60]	@ (801d1dc <SUBGRF_SetPacketParams+0x138>)
 801d19e:	4611      	mov	r1, r2
 801d1a0:	7019      	strb	r1, [r3, #0]
 801d1a2:	4613      	mov	r3, r2
 801d1a4:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801d1a6:	687b      	ldr	r3, [r7, #4]
 801d1a8:	7c5b      	ldrb	r3, [r3, #17]
 801d1aa:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801d1ac:	687b      	ldr	r3, [r7, #4]
 801d1ae:	7c9b      	ldrb	r3, [r3, #18]
 801d1b0:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801d1b2:	687b      	ldr	r3, [r7, #4]
 801d1b4:	7cdb      	ldrb	r3, [r3, #19]
 801d1b6:	747b      	strb	r3, [r7, #17]
        break;
 801d1b8:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801d1ba:	7dfb      	ldrb	r3, [r7, #23]
 801d1bc:	b29a      	uxth	r2, r3
 801d1be:	f107 030c 	add.w	r3, r7, #12
 801d1c2:	4619      	mov	r1, r3
 801d1c4:	208c      	movs	r0, #140	@ 0x8c
 801d1c6:	f000 f97f 	bl	801d4c8 <SUBGRF_WriteCommand>
 801d1ca:	e000      	b.n	801d1ce <SUBGRF_SetPacketParams+0x12a>
        return;
 801d1cc:	bf00      	nop
}
 801d1ce:	3718      	adds	r7, #24
 801d1d0:	46bd      	mov	sp, r7
 801d1d2:	bd80      	pop	{r7, pc}
 801d1d4:	0801fa1c 	.word	0x0801fa1c
 801d1d8:	20001f71 	.word	0x20001f71
 801d1dc:	20001f72 	.word	0x20001f72

0801d1e0 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801d1e0:	b580      	push	{r7, lr}
 801d1e2:	b084      	sub	sp, #16
 801d1e4:	af00      	add	r7, sp, #0
 801d1e6:	4603      	mov	r3, r0
 801d1e8:	460a      	mov	r2, r1
 801d1ea:	71fb      	strb	r3, [r7, #7]
 801d1ec:	4613      	mov	r3, r2
 801d1ee:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801d1f0:	79fb      	ldrb	r3, [r7, #7]
 801d1f2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801d1f4:	79bb      	ldrb	r3, [r7, #6]
 801d1f6:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801d1f8:	f107 030c 	add.w	r3, r7, #12
 801d1fc:	2202      	movs	r2, #2
 801d1fe:	4619      	mov	r1, r3
 801d200:	208f      	movs	r0, #143	@ 0x8f
 801d202:	f000 f961 	bl	801d4c8 <SUBGRF_WriteCommand>
}
 801d206:	bf00      	nop
 801d208:	3710      	adds	r7, #16
 801d20a:	46bd      	mov	sp, r7
 801d20c:	bd80      	pop	{r7, pc}

0801d20e <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801d20e:	b580      	push	{r7, lr}
 801d210:	b082      	sub	sp, #8
 801d212:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801d214:	2300      	movs	r3, #0
 801d216:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801d218:	1d3b      	adds	r3, r7, #4
 801d21a:	2201      	movs	r2, #1
 801d21c:	4619      	mov	r1, r3
 801d21e:	2015      	movs	r0, #21
 801d220:	f000 f974 	bl	801d50c <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801d224:	793b      	ldrb	r3, [r7, #4]
 801d226:	425b      	negs	r3, r3
 801d228:	105b      	asrs	r3, r3, #1
 801d22a:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801d22c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801d230:	4618      	mov	r0, r3
 801d232:	3708      	adds	r7, #8
 801d234:	46bd      	mov	sp, r7
 801d236:	bd80      	pop	{r7, pc}

0801d238 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801d238:	b580      	push	{r7, lr}
 801d23a:	b084      	sub	sp, #16
 801d23c:	af00      	add	r7, sp, #0
 801d23e:	6078      	str	r0, [r7, #4]
 801d240:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801d242:	f107 030c 	add.w	r3, r7, #12
 801d246:	2202      	movs	r2, #2
 801d248:	4619      	mov	r1, r3
 801d24a:	2013      	movs	r0, #19
 801d24c:	f000 f95e 	bl	801d50c <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801d250:	f7ff fd7e 	bl	801cd50 <SUBGRF_GetPacketType>
 801d254:	4603      	mov	r3, r0
 801d256:	2b01      	cmp	r3, #1
 801d258:	d10d      	bne.n	801d276 <SUBGRF_GetRxBufferStatus+0x3e>
 801d25a:	4b0c      	ldr	r3, [pc, #48]	@ (801d28c <SUBGRF_GetRxBufferStatus+0x54>)
 801d25c:	781b      	ldrb	r3, [r3, #0]
 801d25e:	b2db      	uxtb	r3, r3
 801d260:	2b01      	cmp	r3, #1
 801d262:	d108      	bne.n	801d276 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801d264:	f240 7002 	movw	r0, #1794	@ 0x702
 801d268:	f000 f886 	bl	801d378 <SUBGRF_ReadRegister>
 801d26c:	4603      	mov	r3, r0
 801d26e:	461a      	mov	r2, r3
 801d270:	687b      	ldr	r3, [r7, #4]
 801d272:	701a      	strb	r2, [r3, #0]
 801d274:	e002      	b.n	801d27c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801d276:	7b3a      	ldrb	r2, [r7, #12]
 801d278:	687b      	ldr	r3, [r7, #4]
 801d27a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801d27c:	7b7a      	ldrb	r2, [r7, #13]
 801d27e:	683b      	ldr	r3, [r7, #0]
 801d280:	701a      	strb	r2, [r3, #0]
}
 801d282:	bf00      	nop
 801d284:	3710      	adds	r7, #16
 801d286:	46bd      	mov	sp, r7
 801d288:	bd80      	pop	{r7, pc}
 801d28a:	bf00      	nop
 801d28c:	20001f72 	.word	0x20001f72

0801d290 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801d290:	b580      	push	{r7, lr}
 801d292:	b084      	sub	sp, #16
 801d294:	af00      	add	r7, sp, #0
 801d296:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801d298:	f107 030c 	add.w	r3, r7, #12
 801d29c:	2203      	movs	r2, #3
 801d29e:	4619      	mov	r1, r3
 801d2a0:	2014      	movs	r0, #20
 801d2a2:	f000 f933 	bl	801d50c <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801d2a6:	f7ff fd53 	bl	801cd50 <SUBGRF_GetPacketType>
 801d2aa:	4603      	mov	r3, r0
 801d2ac:	461a      	mov	r2, r3
 801d2ae:	687b      	ldr	r3, [r7, #4]
 801d2b0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801d2b2:	687b      	ldr	r3, [r7, #4]
 801d2b4:	781b      	ldrb	r3, [r3, #0]
 801d2b6:	2b00      	cmp	r3, #0
 801d2b8:	d002      	beq.n	801d2c0 <SUBGRF_GetPacketStatus+0x30>
 801d2ba:	2b01      	cmp	r3, #1
 801d2bc:	d013      	beq.n	801d2e6 <SUBGRF_GetPacketStatus+0x56>
 801d2be:	e02a      	b.n	801d316 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801d2c0:	7b3a      	ldrb	r2, [r7, #12]
 801d2c2:	687b      	ldr	r3, [r7, #4]
 801d2c4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801d2c6:	7b7b      	ldrb	r3, [r7, #13]
 801d2c8:	425b      	negs	r3, r3
 801d2ca:	105b      	asrs	r3, r3, #1
 801d2cc:	b25a      	sxtb	r2, r3
 801d2ce:	687b      	ldr	r3, [r7, #4]
 801d2d0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801d2d2:	7bbb      	ldrb	r3, [r7, #14]
 801d2d4:	425b      	negs	r3, r3
 801d2d6:	105b      	asrs	r3, r3, #1
 801d2d8:	b25a      	sxtb	r2, r3
 801d2da:	687b      	ldr	r3, [r7, #4]
 801d2dc:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801d2de:	687b      	ldr	r3, [r7, #4]
 801d2e0:	2200      	movs	r2, #0
 801d2e2:	609a      	str	r2, [r3, #8]
            break;
 801d2e4:	e020      	b.n	801d328 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801d2e6:	7b3b      	ldrb	r3, [r7, #12]
 801d2e8:	425b      	negs	r3, r3
 801d2ea:	105b      	asrs	r3, r3, #1
 801d2ec:	b25a      	sxtb	r2, r3
 801d2ee:	687b      	ldr	r3, [r7, #4]
 801d2f0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801d2f2:	7b7b      	ldrb	r3, [r7, #13]
 801d2f4:	b25b      	sxtb	r3, r3
 801d2f6:	3302      	adds	r3, #2
 801d2f8:	109b      	asrs	r3, r3, #2
 801d2fa:	b25a      	sxtb	r2, r3
 801d2fc:	687b      	ldr	r3, [r7, #4]
 801d2fe:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801d300:	7bbb      	ldrb	r3, [r7, #14]
 801d302:	425b      	negs	r3, r3
 801d304:	105b      	asrs	r3, r3, #1
 801d306:	b25a      	sxtb	r2, r3
 801d308:	687b      	ldr	r3, [r7, #4]
 801d30a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801d30c:	4b08      	ldr	r3, [pc, #32]	@ (801d330 <SUBGRF_GetPacketStatus+0xa0>)
 801d30e:	681a      	ldr	r2, [r3, #0]
 801d310:	687b      	ldr	r3, [r7, #4]
 801d312:	611a      	str	r2, [r3, #16]
            break;
 801d314:	e008      	b.n	801d328 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801d316:	2214      	movs	r2, #20
 801d318:	2100      	movs	r1, #0
 801d31a:	6878      	ldr	r0, [r7, #4]
 801d31c:	f000 fc1d 	bl	801db5a <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801d320:	687b      	ldr	r3, [r7, #4]
 801d322:	220f      	movs	r2, #15
 801d324:	701a      	strb	r2, [r3, #0]
            break;
 801d326:	bf00      	nop
    }
}
 801d328:	bf00      	nop
 801d32a:	3710      	adds	r7, #16
 801d32c:	46bd      	mov	sp, r7
 801d32e:	bd80      	pop	{r7, pc}
 801d330:	20001f74 	.word	0x20001f74

0801d334 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801d334:	b580      	push	{r7, lr}
 801d336:	b086      	sub	sp, #24
 801d338:	af00      	add	r7, sp, #0
 801d33a:	4603      	mov	r3, r0
 801d33c:	460a      	mov	r2, r1
 801d33e:	80fb      	strh	r3, [r7, #6]
 801d340:	4613      	mov	r3, r2
 801d342:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d344:	f3ef 8310 	mrs	r3, PRIMASK
 801d348:	60fb      	str	r3, [r7, #12]
  return(result);
 801d34a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d34c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d34e:	b672      	cpsid	i
}
 801d350:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801d352:	1d7a      	adds	r2, r7, #5
 801d354:	88f9      	ldrh	r1, [r7, #6]
 801d356:	2301      	movs	r3, #1
 801d358:	4806      	ldr	r0, [pc, #24]	@ (801d374 <SUBGRF_WriteRegister+0x40>)
 801d35a:	f7ea f8c1 	bl	80074e0 <HAL_SUBGHZ_WriteRegisters>
 801d35e:	697b      	ldr	r3, [r7, #20]
 801d360:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d362:	693b      	ldr	r3, [r7, #16]
 801d364:	f383 8810 	msr	PRIMASK, r3
}
 801d368:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d36a:	bf00      	nop
 801d36c:	3718      	adds	r7, #24
 801d36e:	46bd      	mov	sp, r7
 801d370:	bd80      	pop	{r7, pc}
 801d372:	bf00      	nop
 801d374:	20000234 	.word	0x20000234

0801d378 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801d378:	b580      	push	{r7, lr}
 801d37a:	b086      	sub	sp, #24
 801d37c:	af00      	add	r7, sp, #0
 801d37e:	4603      	mov	r3, r0
 801d380:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d382:	f3ef 8310 	mrs	r3, PRIMASK
 801d386:	60fb      	str	r3, [r7, #12]
  return(result);
 801d388:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801d38a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d38c:	b672      	cpsid	i
}
 801d38e:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801d390:	f107 020b 	add.w	r2, r7, #11
 801d394:	88f9      	ldrh	r1, [r7, #6]
 801d396:	2301      	movs	r3, #1
 801d398:	4806      	ldr	r0, [pc, #24]	@ (801d3b4 <SUBGRF_ReadRegister+0x3c>)
 801d39a:	f7ea f900 	bl	800759e <HAL_SUBGHZ_ReadRegisters>
 801d39e:	697b      	ldr	r3, [r7, #20]
 801d3a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3a2:	693b      	ldr	r3, [r7, #16]
 801d3a4:	f383 8810 	msr	PRIMASK, r3
}
 801d3a8:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801d3aa:	7afb      	ldrb	r3, [r7, #11]
}
 801d3ac:	4618      	mov	r0, r3
 801d3ae:	3718      	adds	r7, #24
 801d3b0:	46bd      	mov	sp, r7
 801d3b2:	bd80      	pop	{r7, pc}
 801d3b4:	20000234 	.word	0x20000234

0801d3b8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801d3b8:	b580      	push	{r7, lr}
 801d3ba:	b086      	sub	sp, #24
 801d3bc:	af00      	add	r7, sp, #0
 801d3be:	4603      	mov	r3, r0
 801d3c0:	6039      	str	r1, [r7, #0]
 801d3c2:	80fb      	strh	r3, [r7, #6]
 801d3c4:	4613      	mov	r3, r2
 801d3c6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d3c8:	f3ef 8310 	mrs	r3, PRIMASK
 801d3cc:	60fb      	str	r3, [r7, #12]
  return(result);
 801d3ce:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d3d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d3d2:	b672      	cpsid	i
}
 801d3d4:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801d3d6:	88bb      	ldrh	r3, [r7, #4]
 801d3d8:	88f9      	ldrh	r1, [r7, #6]
 801d3da:	683a      	ldr	r2, [r7, #0]
 801d3dc:	4806      	ldr	r0, [pc, #24]	@ (801d3f8 <SUBGRF_WriteRegisters+0x40>)
 801d3de:	f7ea f87f 	bl	80074e0 <HAL_SUBGHZ_WriteRegisters>
 801d3e2:	697b      	ldr	r3, [r7, #20]
 801d3e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3e6:	693b      	ldr	r3, [r7, #16]
 801d3e8:	f383 8810 	msr	PRIMASK, r3
}
 801d3ec:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d3ee:	bf00      	nop
 801d3f0:	3718      	adds	r7, #24
 801d3f2:	46bd      	mov	sp, r7
 801d3f4:	bd80      	pop	{r7, pc}
 801d3f6:	bf00      	nop
 801d3f8:	20000234 	.word	0x20000234

0801d3fc <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801d3fc:	b580      	push	{r7, lr}
 801d3fe:	b086      	sub	sp, #24
 801d400:	af00      	add	r7, sp, #0
 801d402:	4603      	mov	r3, r0
 801d404:	6039      	str	r1, [r7, #0]
 801d406:	80fb      	strh	r3, [r7, #6]
 801d408:	4613      	mov	r3, r2
 801d40a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d40c:	f3ef 8310 	mrs	r3, PRIMASK
 801d410:	60fb      	str	r3, [r7, #12]
  return(result);
 801d412:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d414:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d416:	b672      	cpsid	i
}
 801d418:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801d41a:	88bb      	ldrh	r3, [r7, #4]
 801d41c:	88f9      	ldrh	r1, [r7, #6]
 801d41e:	683a      	ldr	r2, [r7, #0]
 801d420:	4806      	ldr	r0, [pc, #24]	@ (801d43c <SUBGRF_ReadRegisters+0x40>)
 801d422:	f7ea f8bc 	bl	800759e <HAL_SUBGHZ_ReadRegisters>
 801d426:	697b      	ldr	r3, [r7, #20]
 801d428:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d42a:	693b      	ldr	r3, [r7, #16]
 801d42c:	f383 8810 	msr	PRIMASK, r3
}
 801d430:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d432:	bf00      	nop
 801d434:	3718      	adds	r7, #24
 801d436:	46bd      	mov	sp, r7
 801d438:	bd80      	pop	{r7, pc}
 801d43a:	bf00      	nop
 801d43c:	20000234 	.word	0x20000234

0801d440 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801d440:	b580      	push	{r7, lr}
 801d442:	b086      	sub	sp, #24
 801d444:	af00      	add	r7, sp, #0
 801d446:	4603      	mov	r3, r0
 801d448:	6039      	str	r1, [r7, #0]
 801d44a:	71fb      	strb	r3, [r7, #7]
 801d44c:	4613      	mov	r3, r2
 801d44e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d450:	f3ef 8310 	mrs	r3, PRIMASK
 801d454:	60fb      	str	r3, [r7, #12]
  return(result);
 801d456:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d458:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d45a:	b672      	cpsid	i
}
 801d45c:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801d45e:	79bb      	ldrb	r3, [r7, #6]
 801d460:	b29b      	uxth	r3, r3
 801d462:	79f9      	ldrb	r1, [r7, #7]
 801d464:	683a      	ldr	r2, [r7, #0]
 801d466:	4806      	ldr	r0, [pc, #24]	@ (801d480 <SUBGRF_WriteBuffer+0x40>)
 801d468:	f7ea f9ad 	bl	80077c6 <HAL_SUBGHZ_WriteBuffer>
 801d46c:	697b      	ldr	r3, [r7, #20]
 801d46e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d470:	693b      	ldr	r3, [r7, #16]
 801d472:	f383 8810 	msr	PRIMASK, r3
}
 801d476:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d478:	bf00      	nop
 801d47a:	3718      	adds	r7, #24
 801d47c:	46bd      	mov	sp, r7
 801d47e:	bd80      	pop	{r7, pc}
 801d480:	20000234 	.word	0x20000234

0801d484 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801d484:	b580      	push	{r7, lr}
 801d486:	b086      	sub	sp, #24
 801d488:	af00      	add	r7, sp, #0
 801d48a:	4603      	mov	r3, r0
 801d48c:	6039      	str	r1, [r7, #0]
 801d48e:	71fb      	strb	r3, [r7, #7]
 801d490:	4613      	mov	r3, r2
 801d492:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d494:	f3ef 8310 	mrs	r3, PRIMASK
 801d498:	60fb      	str	r3, [r7, #12]
  return(result);
 801d49a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d49c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d49e:	b672      	cpsid	i
}
 801d4a0:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801d4a2:	79bb      	ldrb	r3, [r7, #6]
 801d4a4:	b29b      	uxth	r3, r3
 801d4a6:	79f9      	ldrb	r1, [r7, #7]
 801d4a8:	683a      	ldr	r2, [r7, #0]
 801d4aa:	4806      	ldr	r0, [pc, #24]	@ (801d4c4 <SUBGRF_ReadBuffer+0x40>)
 801d4ac:	f7ea f9de 	bl	800786c <HAL_SUBGHZ_ReadBuffer>
 801d4b0:	697b      	ldr	r3, [r7, #20]
 801d4b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d4b4:	693b      	ldr	r3, [r7, #16]
 801d4b6:	f383 8810 	msr	PRIMASK, r3
}
 801d4ba:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d4bc:	bf00      	nop
 801d4be:	3718      	adds	r7, #24
 801d4c0:	46bd      	mov	sp, r7
 801d4c2:	bd80      	pop	{r7, pc}
 801d4c4:	20000234 	.word	0x20000234

0801d4c8 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801d4c8:	b580      	push	{r7, lr}
 801d4ca:	b086      	sub	sp, #24
 801d4cc:	af00      	add	r7, sp, #0
 801d4ce:	4603      	mov	r3, r0
 801d4d0:	6039      	str	r1, [r7, #0]
 801d4d2:	71fb      	strb	r3, [r7, #7]
 801d4d4:	4613      	mov	r3, r2
 801d4d6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d4d8:	f3ef 8310 	mrs	r3, PRIMASK
 801d4dc:	60fb      	str	r3, [r7, #12]
  return(result);
 801d4de:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d4e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d4e2:	b672      	cpsid	i
}
 801d4e4:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801d4e6:	88bb      	ldrh	r3, [r7, #4]
 801d4e8:	79f9      	ldrb	r1, [r7, #7]
 801d4ea:	683a      	ldr	r2, [r7, #0]
 801d4ec:	4806      	ldr	r0, [pc, #24]	@ (801d508 <SUBGRF_WriteCommand+0x40>)
 801d4ee:	f7ea f8b7 	bl	8007660 <HAL_SUBGHZ_ExecSetCmd>
 801d4f2:	697b      	ldr	r3, [r7, #20]
 801d4f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d4f6:	693b      	ldr	r3, [r7, #16]
 801d4f8:	f383 8810 	msr	PRIMASK, r3
}
 801d4fc:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d4fe:	bf00      	nop
 801d500:	3718      	adds	r7, #24
 801d502:	46bd      	mov	sp, r7
 801d504:	bd80      	pop	{r7, pc}
 801d506:	bf00      	nop
 801d508:	20000234 	.word	0x20000234

0801d50c <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801d50c:	b580      	push	{r7, lr}
 801d50e:	b086      	sub	sp, #24
 801d510:	af00      	add	r7, sp, #0
 801d512:	4603      	mov	r3, r0
 801d514:	6039      	str	r1, [r7, #0]
 801d516:	71fb      	strb	r3, [r7, #7]
 801d518:	4613      	mov	r3, r2
 801d51a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d51c:	f3ef 8310 	mrs	r3, PRIMASK
 801d520:	60fb      	str	r3, [r7, #12]
  return(result);
 801d522:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801d524:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d526:	b672      	cpsid	i
}
 801d528:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801d52a:	88bb      	ldrh	r3, [r7, #4]
 801d52c:	79f9      	ldrb	r1, [r7, #7]
 801d52e:	683a      	ldr	r2, [r7, #0]
 801d530:	4806      	ldr	r0, [pc, #24]	@ (801d54c <SUBGRF_ReadCommand+0x40>)
 801d532:	f7ea f8f4 	bl	800771e <HAL_SUBGHZ_ExecGetCmd>
 801d536:	697b      	ldr	r3, [r7, #20]
 801d538:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d53a:	693b      	ldr	r3, [r7, #16]
 801d53c:	f383 8810 	msr	PRIMASK, r3
}
 801d540:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801d542:	bf00      	nop
 801d544:	3718      	adds	r7, #24
 801d546:	46bd      	mov	sp, r7
 801d548:	bd80      	pop	{r7, pc}
 801d54a:	bf00      	nop
 801d54c:	20000234 	.word	0x20000234

0801d550 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801d550:	b580      	push	{r7, lr}
 801d552:	b084      	sub	sp, #16
 801d554:	af00      	add	r7, sp, #0
 801d556:	4603      	mov	r3, r0
 801d558:	460a      	mov	r2, r1
 801d55a:	71fb      	strb	r3, [r7, #7]
 801d55c:	4613      	mov	r3, r2
 801d55e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801d560:	2301      	movs	r3, #1
 801d562:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801d564:	79bb      	ldrb	r3, [r7, #6]
 801d566:	2b01      	cmp	r3, #1
 801d568:	d10d      	bne.n	801d586 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801d56a:	79fb      	ldrb	r3, [r7, #7]
 801d56c:	2b01      	cmp	r3, #1
 801d56e:	d104      	bne.n	801d57a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801d570:	2302      	movs	r3, #2
 801d572:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801d574:	2004      	movs	r0, #4
 801d576:	f000 f8ef 	bl	801d758 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801d57a:	79fb      	ldrb	r3, [r7, #7]
 801d57c:	2b02      	cmp	r3, #2
 801d57e:	d107      	bne.n	801d590 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801d580:	2303      	movs	r3, #3
 801d582:	73fb      	strb	r3, [r7, #15]
 801d584:	e004      	b.n	801d590 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801d586:	79bb      	ldrb	r3, [r7, #6]
 801d588:	2b00      	cmp	r3, #0
 801d58a:	d101      	bne.n	801d590 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801d58c:	2301      	movs	r3, #1
 801d58e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801d590:	7bfb      	ldrb	r3, [r7, #15]
 801d592:	4618      	mov	r0, r3
 801d594:	f7ed fc67 	bl	800ae66 <RBI_ConfigRFSwitch>
}
 801d598:	bf00      	nop
 801d59a:	3710      	adds	r7, #16
 801d59c:	46bd      	mov	sp, r7
 801d59e:	bd80      	pop	{r7, pc}

0801d5a0 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801d5a0:	b580      	push	{r7, lr}
 801d5a2:	b084      	sub	sp, #16
 801d5a4:	af00      	add	r7, sp, #0
 801d5a6:	4603      	mov	r3, r0
 801d5a8:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801d5aa:	2301      	movs	r3, #1
 801d5ac:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801d5ae:	f7ed fc68 	bl	800ae82 <RBI_GetTxConfig>
 801d5b2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801d5b4:	68bb      	ldr	r3, [r7, #8]
 801d5b6:	2b02      	cmp	r3, #2
 801d5b8:	d016      	beq.n	801d5e8 <SUBGRF_SetRfTxPower+0x48>
 801d5ba:	68bb      	ldr	r3, [r7, #8]
 801d5bc:	2b02      	cmp	r3, #2
 801d5be:	dc16      	bgt.n	801d5ee <SUBGRF_SetRfTxPower+0x4e>
 801d5c0:	68bb      	ldr	r3, [r7, #8]
 801d5c2:	2b00      	cmp	r3, #0
 801d5c4:	d003      	beq.n	801d5ce <SUBGRF_SetRfTxPower+0x2e>
 801d5c6:	68bb      	ldr	r3, [r7, #8]
 801d5c8:	2b01      	cmp	r3, #1
 801d5ca:	d00a      	beq.n	801d5e2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801d5cc:	e00f      	b.n	801d5ee <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801d5ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d5d2:	2b0f      	cmp	r3, #15
 801d5d4:	dd02      	ble.n	801d5dc <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801d5d6:	2302      	movs	r3, #2
 801d5d8:	73fb      	strb	r3, [r7, #15]
            break;
 801d5da:	e009      	b.n	801d5f0 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801d5dc:	2301      	movs	r3, #1
 801d5de:	73fb      	strb	r3, [r7, #15]
            break;
 801d5e0:	e006      	b.n	801d5f0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801d5e2:	2301      	movs	r3, #1
 801d5e4:	73fb      	strb	r3, [r7, #15]
            break;
 801d5e6:	e003      	b.n	801d5f0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801d5e8:	2302      	movs	r3, #2
 801d5ea:	73fb      	strb	r3, [r7, #15]
            break;
 801d5ec:	e000      	b.n	801d5f0 <SUBGRF_SetRfTxPower+0x50>
            break;
 801d5ee:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801d5f0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801d5f4:	7bfb      	ldrb	r3, [r7, #15]
 801d5f6:	2202      	movs	r2, #2
 801d5f8:	4618      	mov	r0, r3
 801d5fa:	f7ff fbb3 	bl	801cd64 <SUBGRF_SetTxParams>

    return paSelect;
 801d5fe:	7bfb      	ldrb	r3, [r7, #15]
}
 801d600:	4618      	mov	r0, r3
 801d602:	3710      	adds	r7, #16
 801d604:	46bd      	mov	sp, r7
 801d606:	bd80      	pop	{r7, pc}

0801d608 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801d608:	b480      	push	{r7}
 801d60a:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801d60c:	2301      	movs	r3, #1
}
 801d60e:	4618      	mov	r0, r3
 801d610:	46bd      	mov	sp, r7
 801d612:	bc80      	pop	{r7}
 801d614:	4770      	bx	lr
	...

0801d618 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d618:	b580      	push	{r7, lr}
 801d61a:	b082      	sub	sp, #8
 801d61c:	af00      	add	r7, sp, #0
 801d61e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801d620:	4b03      	ldr	r3, [pc, #12]	@ (801d630 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801d622:	681b      	ldr	r3, [r3, #0]
 801d624:	2001      	movs	r0, #1
 801d626:	4798      	blx	r3
}
 801d628:	bf00      	nop
 801d62a:	3708      	adds	r7, #8
 801d62c:	46bd      	mov	sp, r7
 801d62e:	bd80      	pop	{r7, pc}
 801d630:	20001f7c 	.word	0x20001f7c

0801d634 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d634:	b580      	push	{r7, lr}
 801d636:	b082      	sub	sp, #8
 801d638:	af00      	add	r7, sp, #0
 801d63a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801d63c:	4b03      	ldr	r3, [pc, #12]	@ (801d64c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801d63e:	681b      	ldr	r3, [r3, #0]
 801d640:	2002      	movs	r0, #2
 801d642:	4798      	blx	r3
}
 801d644:	bf00      	nop
 801d646:	3708      	adds	r7, #8
 801d648:	46bd      	mov	sp, r7
 801d64a:	bd80      	pop	{r7, pc}
 801d64c:	20001f7c 	.word	0x20001f7c

0801d650 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801d650:	b580      	push	{r7, lr}
 801d652:	b082      	sub	sp, #8
 801d654:	af00      	add	r7, sp, #0
 801d656:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801d658:	4b03      	ldr	r3, [pc, #12]	@ (801d668 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801d65a:	681b      	ldr	r3, [r3, #0]
 801d65c:	2040      	movs	r0, #64	@ 0x40
 801d65e:	4798      	blx	r3
}
 801d660:	bf00      	nop
 801d662:	3708      	adds	r7, #8
 801d664:	46bd      	mov	sp, r7
 801d666:	bd80      	pop	{r7, pc}
 801d668:	20001f7c 	.word	0x20001f7c

0801d66c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801d66c:	b580      	push	{r7, lr}
 801d66e:	b082      	sub	sp, #8
 801d670:	af00      	add	r7, sp, #0
 801d672:	6078      	str	r0, [r7, #4]
 801d674:	460b      	mov	r3, r1
 801d676:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801d678:	78fb      	ldrb	r3, [r7, #3]
 801d67a:	2b00      	cmp	r3, #0
 801d67c:	d002      	beq.n	801d684 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801d67e:	2b01      	cmp	r3, #1
 801d680:	d005      	beq.n	801d68e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801d682:	e00a      	b.n	801d69a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801d684:	4b07      	ldr	r3, [pc, #28]	@ (801d6a4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801d686:	681b      	ldr	r3, [r3, #0]
 801d688:	2080      	movs	r0, #128	@ 0x80
 801d68a:	4798      	blx	r3
            break;
 801d68c:	e005      	b.n	801d69a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801d68e:	4b05      	ldr	r3, [pc, #20]	@ (801d6a4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801d690:	681b      	ldr	r3, [r3, #0]
 801d692:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801d696:	4798      	blx	r3
            break;
 801d698:	bf00      	nop
    }
}
 801d69a:	bf00      	nop
 801d69c:	3708      	adds	r7, #8
 801d69e:	46bd      	mov	sp, r7
 801d6a0:	bd80      	pop	{r7, pc}
 801d6a2:	bf00      	nop
 801d6a4:	20001f7c 	.word	0x20001f7c

0801d6a8 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d6a8:	b580      	push	{r7, lr}
 801d6aa:	b082      	sub	sp, #8
 801d6ac:	af00      	add	r7, sp, #0
 801d6ae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801d6b0:	4b04      	ldr	r3, [pc, #16]	@ (801d6c4 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801d6b2:	681b      	ldr	r3, [r3, #0]
 801d6b4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801d6b8:	4798      	blx	r3
}
 801d6ba:	bf00      	nop
 801d6bc:	3708      	adds	r7, #8
 801d6be:	46bd      	mov	sp, r7
 801d6c0:	bd80      	pop	{r7, pc}
 801d6c2:	bf00      	nop
 801d6c4:	20001f7c 	.word	0x20001f7c

0801d6c8 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d6c8:	b580      	push	{r7, lr}
 801d6ca:	b082      	sub	sp, #8
 801d6cc:	af00      	add	r7, sp, #0
 801d6ce:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801d6d0:	4b03      	ldr	r3, [pc, #12]	@ (801d6e0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801d6d2:	681b      	ldr	r3, [r3, #0]
 801d6d4:	2020      	movs	r0, #32
 801d6d6:	4798      	blx	r3
}
 801d6d8:	bf00      	nop
 801d6da:	3708      	adds	r7, #8
 801d6dc:	46bd      	mov	sp, r7
 801d6de:	bd80      	pop	{r7, pc}
 801d6e0:	20001f7c 	.word	0x20001f7c

0801d6e4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d6e4:	b580      	push	{r7, lr}
 801d6e6:	b082      	sub	sp, #8
 801d6e8:	af00      	add	r7, sp, #0
 801d6ea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801d6ec:	4b03      	ldr	r3, [pc, #12]	@ (801d6fc <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801d6ee:	681b      	ldr	r3, [r3, #0]
 801d6f0:	2004      	movs	r0, #4
 801d6f2:	4798      	blx	r3
}
 801d6f4:	bf00      	nop
 801d6f6:	3708      	adds	r7, #8
 801d6f8:	46bd      	mov	sp, r7
 801d6fa:	bd80      	pop	{r7, pc}
 801d6fc:	20001f7c 	.word	0x20001f7c

0801d700 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d700:	b580      	push	{r7, lr}
 801d702:	b082      	sub	sp, #8
 801d704:	af00      	add	r7, sp, #0
 801d706:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801d708:	4b03      	ldr	r3, [pc, #12]	@ (801d718 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801d70a:	681b      	ldr	r3, [r3, #0]
 801d70c:	2008      	movs	r0, #8
 801d70e:	4798      	blx	r3
}
 801d710:	bf00      	nop
 801d712:	3708      	adds	r7, #8
 801d714:	46bd      	mov	sp, r7
 801d716:	bd80      	pop	{r7, pc}
 801d718:	20001f7c 	.word	0x20001f7c

0801d71c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d71c:	b580      	push	{r7, lr}
 801d71e:	b082      	sub	sp, #8
 801d720:	af00      	add	r7, sp, #0
 801d722:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801d724:	4b03      	ldr	r3, [pc, #12]	@ (801d734 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801d726:	681b      	ldr	r3, [r3, #0]
 801d728:	2010      	movs	r0, #16
 801d72a:	4798      	blx	r3
}
 801d72c:	bf00      	nop
 801d72e:	3708      	adds	r7, #8
 801d730:	46bd      	mov	sp, r7
 801d732:	bd80      	pop	{r7, pc}
 801d734:	20001f7c 	.word	0x20001f7c

0801d738 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801d738:	b580      	push	{r7, lr}
 801d73a:	b082      	sub	sp, #8
 801d73c:	af00      	add	r7, sp, #0
 801d73e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801d740:	4b04      	ldr	r3, [pc, #16]	@ (801d754 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801d742:	681b      	ldr	r3, [r3, #0]
 801d744:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801d748:	4798      	blx	r3
}
 801d74a:	bf00      	nop
 801d74c:	3708      	adds	r7, #8
 801d74e:	46bd      	mov	sp, r7
 801d750:	bd80      	pop	{r7, pc}
 801d752:	bf00      	nop
 801d754:	20001f7c 	.word	0x20001f7c

0801d758 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801d758:	b580      	push	{r7, lr}
 801d75a:	b084      	sub	sp, #16
 801d75c:	af00      	add	r7, sp, #0
 801d75e:	4603      	mov	r3, r0
 801d760:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801d762:	f7ed fb9c 	bl	800ae9e <RBI_IsDCDC>
 801d766:	4603      	mov	r3, r0
 801d768:	2b01      	cmp	r3, #1
 801d76a:	d112      	bne.n	801d792 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801d76c:	f640 1023 	movw	r0, #2339	@ 0x923
 801d770:	f7ff fe02 	bl	801d378 <SUBGRF_ReadRegister>
 801d774:	4603      	mov	r3, r0
 801d776:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801d778:	7bfb      	ldrb	r3, [r7, #15]
 801d77a:	f023 0306 	bic.w	r3, r3, #6
 801d77e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801d780:	7bfa      	ldrb	r2, [r7, #15]
 801d782:	79fb      	ldrb	r3, [r7, #7]
 801d784:	4313      	orrs	r3, r2
 801d786:	b2db      	uxtb	r3, r3
 801d788:	4619      	mov	r1, r3
 801d78a:	f640 1023 	movw	r0, #2339	@ 0x923
 801d78e:	f7ff fdd1 	bl	801d334 <SUBGRF_WriteRegister>
  }
}
 801d792:	bf00      	nop
 801d794:	3710      	adds	r7, #16
 801d796:	46bd      	mov	sp, r7
 801d798:	bd80      	pop	{r7, pc}
	...

0801d79c <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801d79c:	b480      	push	{r7}
 801d79e:	b085      	sub	sp, #20
 801d7a0:	af00      	add	r7, sp, #0
 801d7a2:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801d7a4:	687b      	ldr	r3, [r7, #4]
 801d7a6:	2b00      	cmp	r3, #0
 801d7a8:	d101      	bne.n	801d7ae <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801d7aa:	231f      	movs	r3, #31
 801d7ac:	e017      	b.n	801d7de <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801d7ae:	2300      	movs	r3, #0
 801d7b0:	73fb      	strb	r3, [r7, #15]
 801d7b2:	e00f      	b.n	801d7d4 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801d7b4:	7bfb      	ldrb	r3, [r7, #15]
 801d7b6:	4a0c      	ldr	r2, [pc, #48]	@ (801d7e8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801d7b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801d7bc:	687a      	ldr	r2, [r7, #4]
 801d7be:	429a      	cmp	r2, r3
 801d7c0:	d205      	bcs.n	801d7ce <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801d7c2:	7bfb      	ldrb	r3, [r7, #15]
 801d7c4:	4a08      	ldr	r2, [pc, #32]	@ (801d7e8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801d7c6:	00db      	lsls	r3, r3, #3
 801d7c8:	4413      	add	r3, r2
 801d7ca:	791b      	ldrb	r3, [r3, #4]
 801d7cc:	e007      	b.n	801d7de <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801d7ce:	7bfb      	ldrb	r3, [r7, #15]
 801d7d0:	3301      	adds	r3, #1
 801d7d2:	73fb      	strb	r3, [r7, #15]
 801d7d4:	7bfb      	ldrb	r3, [r7, #15]
 801d7d6:	2b15      	cmp	r3, #21
 801d7d8:	d9ec      	bls.n	801d7b4 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801d7da:	bf00      	nop
 801d7dc:	e7fd      	b.n	801d7da <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801d7de:	4618      	mov	r0, r3
 801d7e0:	3714      	adds	r7, #20
 801d7e2:	46bd      	mov	sp, r7
 801d7e4:	bc80      	pop	{r7}
 801d7e6:	4770      	bx	lr
 801d7e8:	0802014c 	.word	0x0802014c

0801d7ec <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801d7ec:	b580      	push	{r7, lr}
 801d7ee:	b08a      	sub	sp, #40	@ 0x28
 801d7f0:	af00      	add	r7, sp, #0
 801d7f2:	6078      	str	r0, [r7, #4]
 801d7f4:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801d7f6:	4b35      	ldr	r3, [pc, #212]	@ (801d8cc <SUBGRF_GetCFO+0xe0>)
 801d7f8:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801d7fa:	f640 0007 	movw	r0, #2055	@ 0x807
 801d7fe:	f7ff fdbb 	bl	801d378 <SUBGRF_ReadRegister>
 801d802:	4603      	mov	r3, r0
 801d804:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801d806:	7ffb      	ldrb	r3, [r7, #31]
 801d808:	08db      	lsrs	r3, r3, #3
 801d80a:	b2db      	uxtb	r3, r3
 801d80c:	f003 0303 	and.w	r3, r3, #3
 801d810:	3328      	adds	r3, #40	@ 0x28
 801d812:	443b      	add	r3, r7
 801d814:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801d818:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801d81a:	7ffb      	ldrb	r3, [r7, #31]
 801d81c:	f003 0307 	and.w	r3, r3, #7
 801d820:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801d822:	7fba      	ldrb	r2, [r7, #30]
 801d824:	7f7b      	ldrb	r3, [r7, #29]
 801d826:	3301      	adds	r3, #1
 801d828:	fa02 f303 	lsl.w	r3, r2, r3
 801d82c:	461a      	mov	r2, r3
 801d82e:	4b28      	ldr	r3, [pc, #160]	@ (801d8d0 <SUBGRF_GetCFO+0xe4>)
 801d830:	fbb3 f3f2 	udiv	r3, r3, r2
 801d834:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801d836:	69ba      	ldr	r2, [r7, #24]
 801d838:	687b      	ldr	r3, [r7, #4]
 801d83a:	fbb2 f3f3 	udiv	r3, r2, r3
 801d83e:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801d840:	2301      	movs	r3, #1
 801d842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801d846:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801d84a:	697a      	ldr	r2, [r7, #20]
 801d84c:	fb02 f303 	mul.w	r3, r2, r3
 801d850:	2b07      	cmp	r3, #7
 801d852:	d802      	bhi.n	801d85a <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801d854:	2302      	movs	r3, #2
 801d856:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801d85a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801d85e:	697a      	ldr	r2, [r7, #20]
 801d860:	fb02 f303 	mul.w	r3, r2, r3
 801d864:	2b03      	cmp	r3, #3
 801d866:	d802      	bhi.n	801d86e <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801d868:	2304      	movs	r3, #4
 801d86a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801d86e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801d872:	69bb      	ldr	r3, [r7, #24]
 801d874:	fb02 f303 	mul.w	r3, r2, r3
 801d878:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801d87a:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801d87e:	f7ff fd7b 	bl	801d378 <SUBGRF_ReadRegister>
 801d882:	4603      	mov	r3, r0
 801d884:	021b      	lsls	r3, r3, #8
 801d886:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801d88a:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801d88c:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801d890:	f7ff fd72 	bl	801d378 <SUBGRF_ReadRegister>
 801d894:	4603      	mov	r3, r0
 801d896:	461a      	mov	r2, r3
 801d898:	6a3b      	ldr	r3, [r7, #32]
 801d89a:	4313      	orrs	r3, r2
 801d89c:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801d89e:	6a3b      	ldr	r3, [r7, #32]
 801d8a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801d8a4:	2b00      	cmp	r3, #0
 801d8a6:	d005      	beq.n	801d8b4 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801d8a8:	6a3b      	ldr	r3, [r7, #32]
 801d8aa:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801d8ae:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801d8b2:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801d8b4:	693b      	ldr	r3, [r7, #16]
 801d8b6:	095b      	lsrs	r3, r3, #5
 801d8b8:	6a3a      	ldr	r2, [r7, #32]
 801d8ba:	fb02 f303 	mul.w	r3, r2, r3
 801d8be:	11da      	asrs	r2, r3, #7
 801d8c0:	683b      	ldr	r3, [r7, #0]
 801d8c2:	601a      	str	r2, [r3, #0]
}
 801d8c4:	bf00      	nop
 801d8c6:	3728      	adds	r7, #40	@ 0x28
 801d8c8:	46bd      	mov	sp, r7
 801d8ca:	bd80      	pop	{r7, pc}
 801d8cc:	0c0a0804 	.word	0x0c0a0804
 801d8d0:	01e84800 	.word	0x01e84800

0801d8d4 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801d8d4:	b480      	push	{r7}
 801d8d6:	b087      	sub	sp, #28
 801d8d8:	af00      	add	r7, sp, #0
 801d8da:	4603      	mov	r3, r0
 801d8dc:	60b9      	str	r1, [r7, #8]
 801d8de:	607a      	str	r2, [r7, #4]
 801d8e0:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801d8e2:	2300      	movs	r3, #0
 801d8e4:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801d8e6:	f04f 33ff 	mov.w	r3, #4294967295
 801d8ea:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801d8ec:	697b      	ldr	r3, [r7, #20]
}
 801d8ee:	4618      	mov	r0, r3
 801d8f0:	371c      	adds	r7, #28
 801d8f2:	46bd      	mov	sp, r7
 801d8f4:	bc80      	pop	{r7}
 801d8f6:	4770      	bx	lr

0801d8f8 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801d8f8:	b480      	push	{r7}
 801d8fa:	b087      	sub	sp, #28
 801d8fc:	af00      	add	r7, sp, #0
 801d8fe:	4603      	mov	r3, r0
 801d900:	60b9      	str	r1, [r7, #8]
 801d902:	607a      	str	r2, [r7, #4]
 801d904:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801d906:	2300      	movs	r3, #0
 801d908:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801d90a:	f04f 33ff 	mov.w	r3, #4294967295
 801d90e:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801d910:	697b      	ldr	r3, [r7, #20]
}
 801d912:	4618      	mov	r0, r3
 801d914:	371c      	adds	r7, #28
 801d916:	46bd      	mov	sp, r7
 801d918:	bc80      	pop	{r7}
 801d91a:	4770      	bx	lr

0801d91c <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801d91c:	b480      	push	{r7}
 801d91e:	b085      	sub	sp, #20
 801d920:	af00      	add	r7, sp, #0
 801d922:	60f8      	str	r0, [r7, #12]
 801d924:	60b9      	str	r1, [r7, #8]
 801d926:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801d928:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801d92c:	4618      	mov	r0, r3
 801d92e:	3714      	adds	r7, #20
 801d930:	46bd      	mov	sp, r7
 801d932:	bc80      	pop	{r7}
 801d934:	4770      	bx	lr

0801d936 <RFW_DeInit>:

void RFW_DeInit( void )
{
 801d936:	b480      	push	{r7}
 801d938:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801d93a:	bf00      	nop
 801d93c:	46bd      	mov	sp, r7
 801d93e:	bc80      	pop	{r7}
 801d940:	4770      	bx	lr

0801d942 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801d942:	b480      	push	{r7}
 801d944:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801d946:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801d948:	4618      	mov	r0, r3
 801d94a:	46bd      	mov	sp, r7
 801d94c:	bc80      	pop	{r7}
 801d94e:	4770      	bx	lr

0801d950 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801d950:	b480      	push	{r7}
 801d952:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801d954:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801d956:	4618      	mov	r0, r3
 801d958:	46bd      	mov	sp, r7
 801d95a:	bc80      	pop	{r7}
 801d95c:	4770      	bx	lr

0801d95e <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801d95e:	b480      	push	{r7}
 801d960:	b083      	sub	sp, #12
 801d962:	af00      	add	r7, sp, #0
 801d964:	4603      	mov	r3, r0
 801d966:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801d968:	bf00      	nop
 801d96a:	370c      	adds	r7, #12
 801d96c:	46bd      	mov	sp, r7
 801d96e:	bc80      	pop	{r7}
 801d970:	4770      	bx	lr

0801d972 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801d972:	b480      	push	{r7}
 801d974:	b087      	sub	sp, #28
 801d976:	af00      	add	r7, sp, #0
 801d978:	60f8      	str	r0, [r7, #12]
 801d97a:	460b      	mov	r3, r1
 801d97c:	607a      	str	r2, [r7, #4]
 801d97e:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801d980:	f04f 33ff 	mov.w	r3, #4294967295
 801d984:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801d986:	697b      	ldr	r3, [r7, #20]
}
 801d988:	4618      	mov	r0, r3
 801d98a:	371c      	adds	r7, #28
 801d98c:	46bd      	mov	sp, r7
 801d98e:	bc80      	pop	{r7}
 801d990:	4770      	bx	lr

0801d992 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801d992:	b480      	push	{r7}
 801d994:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801d996:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801d99a:	4618      	mov	r0, r3
 801d99c:	46bd      	mov	sp, r7
 801d99e:	bc80      	pop	{r7}
 801d9a0:	4770      	bx	lr

0801d9a2 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801d9a2:	b480      	push	{r7}
 801d9a4:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801d9a6:	bf00      	nop
 801d9a8:	46bd      	mov	sp, r7
 801d9aa:	bc80      	pop	{r7}
 801d9ac:	4770      	bx	lr

0801d9ae <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801d9ae:	b480      	push	{r7}
 801d9b0:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801d9b2:	bf00      	nop
 801d9b4:	46bd      	mov	sp, r7
 801d9b6:	bc80      	pop	{r7}
 801d9b8:	4770      	bx	lr

0801d9ba <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801d9ba:	b480      	push	{r7}
 801d9bc:	b083      	sub	sp, #12
 801d9be:	af00      	add	r7, sp, #0
 801d9c0:	4603      	mov	r3, r0
 801d9c2:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801d9c4:	bf00      	nop
 801d9c6:	370c      	adds	r7, #12
 801d9c8:	46bd      	mov	sp, r7
 801d9ca:	bc80      	pop	{r7}
 801d9cc:	4770      	bx	lr
	...

0801d9d0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801d9d0:	b480      	push	{r7}
 801d9d2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801d9d4:	4b04      	ldr	r3, [pc, #16]	@ (801d9e8 <UTIL_LPM_Init+0x18>)
 801d9d6:	2200      	movs	r2, #0
 801d9d8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801d9da:	4b04      	ldr	r3, [pc, #16]	@ (801d9ec <UTIL_LPM_Init+0x1c>)
 801d9dc:	2200      	movs	r2, #0
 801d9de:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801d9e0:	bf00      	nop
 801d9e2:	46bd      	mov	sp, r7
 801d9e4:	bc80      	pop	{r7}
 801d9e6:	4770      	bx	lr
 801d9e8:	20001f80 	.word	0x20001f80
 801d9ec:	20001f84 	.word	0x20001f84

0801d9f0 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801d9f0:	b480      	push	{r7}
 801d9f2:	b087      	sub	sp, #28
 801d9f4:	af00      	add	r7, sp, #0
 801d9f6:	6078      	str	r0, [r7, #4]
 801d9f8:	460b      	mov	r3, r1
 801d9fa:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d9fc:	f3ef 8310 	mrs	r3, PRIMASK
 801da00:	613b      	str	r3, [r7, #16]
  return(result);
 801da02:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801da04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801da06:	b672      	cpsid	i
}
 801da08:	bf00      	nop
  
  switch( state )
 801da0a:	78fb      	ldrb	r3, [r7, #3]
 801da0c:	2b00      	cmp	r3, #0
 801da0e:	d008      	beq.n	801da22 <UTIL_LPM_SetStopMode+0x32>
 801da10:	2b01      	cmp	r3, #1
 801da12:	d10e      	bne.n	801da32 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801da14:	4b0d      	ldr	r3, [pc, #52]	@ (801da4c <UTIL_LPM_SetStopMode+0x5c>)
 801da16:	681a      	ldr	r2, [r3, #0]
 801da18:	687b      	ldr	r3, [r7, #4]
 801da1a:	4313      	orrs	r3, r2
 801da1c:	4a0b      	ldr	r2, [pc, #44]	@ (801da4c <UTIL_LPM_SetStopMode+0x5c>)
 801da1e:	6013      	str	r3, [r2, #0]
      break;
 801da20:	e008      	b.n	801da34 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801da22:	687b      	ldr	r3, [r7, #4]
 801da24:	43da      	mvns	r2, r3
 801da26:	4b09      	ldr	r3, [pc, #36]	@ (801da4c <UTIL_LPM_SetStopMode+0x5c>)
 801da28:	681b      	ldr	r3, [r3, #0]
 801da2a:	4013      	ands	r3, r2
 801da2c:	4a07      	ldr	r2, [pc, #28]	@ (801da4c <UTIL_LPM_SetStopMode+0x5c>)
 801da2e:	6013      	str	r3, [r2, #0]
      break;
 801da30:	e000      	b.n	801da34 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801da32:	bf00      	nop
 801da34:	697b      	ldr	r3, [r7, #20]
 801da36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da38:	68fb      	ldr	r3, [r7, #12]
 801da3a:	f383 8810 	msr	PRIMASK, r3
}
 801da3e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801da40:	bf00      	nop
 801da42:	371c      	adds	r7, #28
 801da44:	46bd      	mov	sp, r7
 801da46:	bc80      	pop	{r7}
 801da48:	4770      	bx	lr
 801da4a:	bf00      	nop
 801da4c:	20001f80 	.word	0x20001f80

0801da50 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801da50:	b480      	push	{r7}
 801da52:	b087      	sub	sp, #28
 801da54:	af00      	add	r7, sp, #0
 801da56:	6078      	str	r0, [r7, #4]
 801da58:	460b      	mov	r3, r1
 801da5a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da5c:	f3ef 8310 	mrs	r3, PRIMASK
 801da60:	613b      	str	r3, [r7, #16]
  return(result);
 801da62:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801da64:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801da66:	b672      	cpsid	i
}
 801da68:	bf00      	nop
  
  switch(state)
 801da6a:	78fb      	ldrb	r3, [r7, #3]
 801da6c:	2b00      	cmp	r3, #0
 801da6e:	d008      	beq.n	801da82 <UTIL_LPM_SetOffMode+0x32>
 801da70:	2b01      	cmp	r3, #1
 801da72:	d10e      	bne.n	801da92 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801da74:	4b0d      	ldr	r3, [pc, #52]	@ (801daac <UTIL_LPM_SetOffMode+0x5c>)
 801da76:	681a      	ldr	r2, [r3, #0]
 801da78:	687b      	ldr	r3, [r7, #4]
 801da7a:	4313      	orrs	r3, r2
 801da7c:	4a0b      	ldr	r2, [pc, #44]	@ (801daac <UTIL_LPM_SetOffMode+0x5c>)
 801da7e:	6013      	str	r3, [r2, #0]
      break;
 801da80:	e008      	b.n	801da94 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801da82:	687b      	ldr	r3, [r7, #4]
 801da84:	43da      	mvns	r2, r3
 801da86:	4b09      	ldr	r3, [pc, #36]	@ (801daac <UTIL_LPM_SetOffMode+0x5c>)
 801da88:	681b      	ldr	r3, [r3, #0]
 801da8a:	4013      	ands	r3, r2
 801da8c:	4a07      	ldr	r2, [pc, #28]	@ (801daac <UTIL_LPM_SetOffMode+0x5c>)
 801da8e:	6013      	str	r3, [r2, #0]
      break;
 801da90:	e000      	b.n	801da94 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801da92:	bf00      	nop
 801da94:	697b      	ldr	r3, [r7, #20]
 801da96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da98:	68fb      	ldr	r3, [r7, #12]
 801da9a:	f383 8810 	msr	PRIMASK, r3
}
 801da9e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801daa0:	bf00      	nop
 801daa2:	371c      	adds	r7, #28
 801daa4:	46bd      	mov	sp, r7
 801daa6:	bc80      	pop	{r7}
 801daa8:	4770      	bx	lr
 801daaa:	bf00      	nop
 801daac:	20001f84 	.word	0x20001f84

0801dab0 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801dab0:	b580      	push	{r7, lr}
 801dab2:	b084      	sub	sp, #16
 801dab4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dab6:	f3ef 8310 	mrs	r3, PRIMASK
 801daba:	60bb      	str	r3, [r7, #8]
  return(result);
 801dabc:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801dabe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801dac0:	b672      	cpsid	i
}
 801dac2:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801dac4:	4b12      	ldr	r3, [pc, #72]	@ (801db10 <UTIL_LPM_EnterLowPower+0x60>)
 801dac6:	681b      	ldr	r3, [r3, #0]
 801dac8:	2b00      	cmp	r3, #0
 801daca:	d006      	beq.n	801dada <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801dacc:	4b11      	ldr	r3, [pc, #68]	@ (801db14 <UTIL_LPM_EnterLowPower+0x64>)
 801dace:	681b      	ldr	r3, [r3, #0]
 801dad0:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801dad2:	4b10      	ldr	r3, [pc, #64]	@ (801db14 <UTIL_LPM_EnterLowPower+0x64>)
 801dad4:	685b      	ldr	r3, [r3, #4]
 801dad6:	4798      	blx	r3
 801dad8:	e010      	b.n	801dafc <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801dada:	4b0f      	ldr	r3, [pc, #60]	@ (801db18 <UTIL_LPM_EnterLowPower+0x68>)
 801dadc:	681b      	ldr	r3, [r3, #0]
 801dade:	2b00      	cmp	r3, #0
 801dae0:	d006      	beq.n	801daf0 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801dae2:	4b0c      	ldr	r3, [pc, #48]	@ (801db14 <UTIL_LPM_EnterLowPower+0x64>)
 801dae4:	689b      	ldr	r3, [r3, #8]
 801dae6:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801dae8:	4b0a      	ldr	r3, [pc, #40]	@ (801db14 <UTIL_LPM_EnterLowPower+0x64>)
 801daea:	68db      	ldr	r3, [r3, #12]
 801daec:	4798      	blx	r3
 801daee:	e005      	b.n	801dafc <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801daf0:	4b08      	ldr	r3, [pc, #32]	@ (801db14 <UTIL_LPM_EnterLowPower+0x64>)
 801daf2:	691b      	ldr	r3, [r3, #16]
 801daf4:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801daf6:	4b07      	ldr	r3, [pc, #28]	@ (801db14 <UTIL_LPM_EnterLowPower+0x64>)
 801daf8:	695b      	ldr	r3, [r3, #20]
 801dafa:	4798      	blx	r3
 801dafc:	68fb      	ldr	r3, [r7, #12]
 801dafe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801db00:	687b      	ldr	r3, [r7, #4]
 801db02:	f383 8810 	msr	PRIMASK, r3
}
 801db06:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801db08:	bf00      	nop
 801db0a:	3710      	adds	r7, #16
 801db0c:	46bd      	mov	sp, r7
 801db0e:	bd80      	pop	{r7, pc}
 801db10:	20001f80 	.word	0x20001f80
 801db14:	0801fa80 	.word	0x0801fa80
 801db18:	20001f84 	.word	0x20001f84

0801db1c <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801db1c:	b480      	push	{r7}
 801db1e:	b087      	sub	sp, #28
 801db20:	af00      	add	r7, sp, #0
 801db22:	60f8      	str	r0, [r7, #12]
 801db24:	60b9      	str	r1, [r7, #8]
 801db26:	4613      	mov	r3, r2
 801db28:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801db2a:	68fb      	ldr	r3, [r7, #12]
 801db2c:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801db2e:	68bb      	ldr	r3, [r7, #8]
 801db30:	613b      	str	r3, [r7, #16]

  while( size-- )
 801db32:	e007      	b.n	801db44 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801db34:	693a      	ldr	r2, [r7, #16]
 801db36:	1c53      	adds	r3, r2, #1
 801db38:	613b      	str	r3, [r7, #16]
 801db3a:	697b      	ldr	r3, [r7, #20]
 801db3c:	1c59      	adds	r1, r3, #1
 801db3e:	6179      	str	r1, [r7, #20]
 801db40:	7812      	ldrb	r2, [r2, #0]
 801db42:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801db44:	88fb      	ldrh	r3, [r7, #6]
 801db46:	1e5a      	subs	r2, r3, #1
 801db48:	80fa      	strh	r2, [r7, #6]
 801db4a:	2b00      	cmp	r3, #0
 801db4c:	d1f2      	bne.n	801db34 <UTIL_MEM_cpy_8+0x18>
    }
}
 801db4e:	bf00      	nop
 801db50:	bf00      	nop
 801db52:	371c      	adds	r7, #28
 801db54:	46bd      	mov	sp, r7
 801db56:	bc80      	pop	{r7}
 801db58:	4770      	bx	lr

0801db5a <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801db5a:	b480      	push	{r7}
 801db5c:	b085      	sub	sp, #20
 801db5e:	af00      	add	r7, sp, #0
 801db60:	6078      	str	r0, [r7, #4]
 801db62:	460b      	mov	r3, r1
 801db64:	70fb      	strb	r3, [r7, #3]
 801db66:	4613      	mov	r3, r2
 801db68:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801db6a:	687b      	ldr	r3, [r7, #4]
 801db6c:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801db6e:	e004      	b.n	801db7a <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801db70:	68fb      	ldr	r3, [r7, #12]
 801db72:	1c5a      	adds	r2, r3, #1
 801db74:	60fa      	str	r2, [r7, #12]
 801db76:	78fa      	ldrb	r2, [r7, #3]
 801db78:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801db7a:	883b      	ldrh	r3, [r7, #0]
 801db7c:	1e5a      	subs	r2, r3, #1
 801db7e:	803a      	strh	r2, [r7, #0]
 801db80:	2b00      	cmp	r3, #0
 801db82:	d1f5      	bne.n	801db70 <UTIL_MEM_set_8+0x16>
  }
}
 801db84:	bf00      	nop
 801db86:	bf00      	nop
 801db88:	3714      	adds	r7, #20
 801db8a:	46bd      	mov	sp, r7
 801db8c:	bc80      	pop	{r7}
 801db8e:	4770      	bx	lr

0801db90 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801db90:	b082      	sub	sp, #8
 801db92:	b480      	push	{r7}
 801db94:	b087      	sub	sp, #28
 801db96:	af00      	add	r7, sp, #0
 801db98:	60f8      	str	r0, [r7, #12]
 801db9a:	1d38      	adds	r0, r7, #4
 801db9c:	e880 0006 	stmia.w	r0, {r1, r2}
 801dba0:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801dba2:	2300      	movs	r3, #0
 801dba4:	613b      	str	r3, [r7, #16]
 801dba6:	2300      	movs	r3, #0
 801dba8:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801dbaa:	687a      	ldr	r2, [r7, #4]
 801dbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dbae:	4413      	add	r3, r2
 801dbb0:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801dbb2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801dbb6:	b29a      	uxth	r2, r3
 801dbb8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801dbbc:	b29b      	uxth	r3, r3
 801dbbe:	4413      	add	r3, r2
 801dbc0:	b29b      	uxth	r3, r3
 801dbc2:	b21b      	sxth	r3, r3
 801dbc4:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801dbc6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801dbca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801dbce:	db0a      	blt.n	801dbe6 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801dbd0:	693b      	ldr	r3, [r7, #16]
 801dbd2:	3301      	adds	r3, #1
 801dbd4:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801dbd6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801dbda:	b29b      	uxth	r3, r3
 801dbdc:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801dbe0:	b29b      	uxth	r3, r3
 801dbe2:	b21b      	sxth	r3, r3
 801dbe4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801dbe6:	68fb      	ldr	r3, [r7, #12]
 801dbe8:	461a      	mov	r2, r3
 801dbea:	f107 0310 	add.w	r3, r7, #16
 801dbee:	e893 0003 	ldmia.w	r3, {r0, r1}
 801dbf2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801dbf6:	68f8      	ldr	r0, [r7, #12]
 801dbf8:	371c      	adds	r7, #28
 801dbfa:	46bd      	mov	sp, r7
 801dbfc:	bc80      	pop	{r7}
 801dbfe:	b002      	add	sp, #8
 801dc00:	4770      	bx	lr

0801dc02 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801dc02:	b082      	sub	sp, #8
 801dc04:	b480      	push	{r7}
 801dc06:	b087      	sub	sp, #28
 801dc08:	af00      	add	r7, sp, #0
 801dc0a:	60f8      	str	r0, [r7, #12]
 801dc0c:	1d38      	adds	r0, r7, #4
 801dc0e:	e880 0006 	stmia.w	r0, {r1, r2}
 801dc12:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801dc14:	2300      	movs	r3, #0
 801dc16:	613b      	str	r3, [r7, #16]
 801dc18:	2300      	movs	r3, #0
 801dc1a:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801dc1c:	687a      	ldr	r2, [r7, #4]
 801dc1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc20:	1ad3      	subs	r3, r2, r3
 801dc22:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801dc24:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801dc28:	b29a      	uxth	r2, r3
 801dc2a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801dc2e:	b29b      	uxth	r3, r3
 801dc30:	1ad3      	subs	r3, r2, r3
 801dc32:	b29b      	uxth	r3, r3
 801dc34:	b21b      	sxth	r3, r3
 801dc36:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801dc38:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801dc3c:	2b00      	cmp	r3, #0
 801dc3e:	da0a      	bge.n	801dc56 <SysTimeSub+0x54>
  {
    c.Seconds--;
 801dc40:	693b      	ldr	r3, [r7, #16]
 801dc42:	3b01      	subs	r3, #1
 801dc44:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801dc46:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801dc4a:	b29b      	uxth	r3, r3
 801dc4c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801dc50:	b29b      	uxth	r3, r3
 801dc52:	b21b      	sxth	r3, r3
 801dc54:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801dc56:	68fb      	ldr	r3, [r7, #12]
 801dc58:	461a      	mov	r2, r3
 801dc5a:	f107 0310 	add.w	r3, r7, #16
 801dc5e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801dc62:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801dc66:	68f8      	ldr	r0, [r7, #12]
 801dc68:	371c      	adds	r7, #28
 801dc6a:	46bd      	mov	sp, r7
 801dc6c:	bc80      	pop	{r7}
 801dc6e:	b002      	add	sp, #8
 801dc70:	4770      	bx	lr
	...

0801dc74 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801dc74:	b580      	push	{r7, lr}
 801dc76:	b088      	sub	sp, #32
 801dc78:	af02      	add	r7, sp, #8
 801dc7a:	463b      	mov	r3, r7
 801dc7c:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801dc80:	2300      	movs	r3, #0
 801dc82:	60bb      	str	r3, [r7, #8]
 801dc84:	2300      	movs	r3, #0
 801dc86:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801dc88:	4b10      	ldr	r3, [pc, #64]	@ (801dccc <SysTimeSet+0x58>)
 801dc8a:	691b      	ldr	r3, [r3, #16]
 801dc8c:	f107 0208 	add.w	r2, r7, #8
 801dc90:	3204      	adds	r2, #4
 801dc92:	4610      	mov	r0, r2
 801dc94:	4798      	blx	r3
 801dc96:	4603      	mov	r3, r0
 801dc98:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801dc9a:	f107 0010 	add.w	r0, r7, #16
 801dc9e:	68fb      	ldr	r3, [r7, #12]
 801dca0:	9300      	str	r3, [sp, #0]
 801dca2:	68bb      	ldr	r3, [r7, #8]
 801dca4:	463a      	mov	r2, r7
 801dca6:	ca06      	ldmia	r2, {r1, r2}
 801dca8:	f7ff ffab 	bl	801dc02 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801dcac:	4b07      	ldr	r3, [pc, #28]	@ (801dccc <SysTimeSet+0x58>)
 801dcae:	681b      	ldr	r3, [r3, #0]
 801dcb0:	693a      	ldr	r2, [r7, #16]
 801dcb2:	4610      	mov	r0, r2
 801dcb4:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801dcb6:	4b05      	ldr	r3, [pc, #20]	@ (801dccc <SysTimeSet+0x58>)
 801dcb8:	689b      	ldr	r3, [r3, #8]
 801dcba:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801dcbe:	4610      	mov	r0, r2
 801dcc0:	4798      	blx	r3
}
 801dcc2:	bf00      	nop
 801dcc4:	3718      	adds	r7, #24
 801dcc6:	46bd      	mov	sp, r7
 801dcc8:	bd80      	pop	{r7, pc}
 801dcca:	bf00      	nop
 801dccc:	0801fb64 	.word	0x0801fb64

0801dcd0 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801dcd0:	b580      	push	{r7, lr}
 801dcd2:	b08a      	sub	sp, #40	@ 0x28
 801dcd4:	af02      	add	r7, sp, #8
 801dcd6:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801dcd8:	2300      	movs	r3, #0
 801dcda:	61bb      	str	r3, [r7, #24]
 801dcdc:	2300      	movs	r3, #0
 801dcde:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801dce0:	2300      	movs	r3, #0
 801dce2:	613b      	str	r3, [r7, #16]
 801dce4:	2300      	movs	r3, #0
 801dce6:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801dce8:	4b14      	ldr	r3, [pc, #80]	@ (801dd3c <SysTimeGet+0x6c>)
 801dcea:	691b      	ldr	r3, [r3, #16]
 801dcec:	f107 0218 	add.w	r2, r7, #24
 801dcf0:	3204      	adds	r2, #4
 801dcf2:	4610      	mov	r0, r2
 801dcf4:	4798      	blx	r3
 801dcf6:	4603      	mov	r3, r0
 801dcf8:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801dcfa:	4b10      	ldr	r3, [pc, #64]	@ (801dd3c <SysTimeGet+0x6c>)
 801dcfc:	68db      	ldr	r3, [r3, #12]
 801dcfe:	4798      	blx	r3
 801dd00:	4603      	mov	r3, r0
 801dd02:	b21b      	sxth	r3, r3
 801dd04:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801dd06:	4b0d      	ldr	r3, [pc, #52]	@ (801dd3c <SysTimeGet+0x6c>)
 801dd08:	685b      	ldr	r3, [r3, #4]
 801dd0a:	4798      	blx	r3
 801dd0c:	4603      	mov	r3, r0
 801dd0e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801dd10:	f107 0010 	add.w	r0, r7, #16
 801dd14:	69fb      	ldr	r3, [r7, #28]
 801dd16:	9300      	str	r3, [sp, #0]
 801dd18:	69bb      	ldr	r3, [r7, #24]
 801dd1a:	f107 0208 	add.w	r2, r7, #8
 801dd1e:	ca06      	ldmia	r2, {r1, r2}
 801dd20:	f7ff ff36 	bl	801db90 <SysTimeAdd>

  return sysTime;
 801dd24:	687b      	ldr	r3, [r7, #4]
 801dd26:	461a      	mov	r2, r3
 801dd28:	f107 0310 	add.w	r3, r7, #16
 801dd2c:	e893 0003 	ldmia.w	r3, {r0, r1}
 801dd30:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801dd34:	6878      	ldr	r0, [r7, #4]
 801dd36:	3720      	adds	r7, #32
 801dd38:	46bd      	mov	sp, r7
 801dd3a:	bd80      	pop	{r7, pc}
 801dd3c:	0801fb64 	.word	0x0801fb64

0801dd40 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801dd40:	b580      	push	{r7, lr}
 801dd42:	b084      	sub	sp, #16
 801dd44:	af00      	add	r7, sp, #0
 801dd46:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801dd48:	2300      	movs	r3, #0
 801dd4a:	60bb      	str	r3, [r7, #8]
 801dd4c:	2300      	movs	r3, #0
 801dd4e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801dd50:	4b0a      	ldr	r3, [pc, #40]	@ (801dd7c <SysTimeGetMcuTime+0x3c>)
 801dd52:	691b      	ldr	r3, [r3, #16]
 801dd54:	f107 0208 	add.w	r2, r7, #8
 801dd58:	3204      	adds	r2, #4
 801dd5a:	4610      	mov	r0, r2
 801dd5c:	4798      	blx	r3
 801dd5e:	4603      	mov	r3, r0
 801dd60:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801dd62:	687b      	ldr	r3, [r7, #4]
 801dd64:	461a      	mov	r2, r3
 801dd66:	f107 0308 	add.w	r3, r7, #8
 801dd6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801dd6e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801dd72:	6878      	ldr	r0, [r7, #4]
 801dd74:	3710      	adds	r7, #16
 801dd76:	46bd      	mov	sp, r7
 801dd78:	bd80      	pop	{r7, pc}
 801dd7a:	bf00      	nop
 801dd7c:	0801fb64 	.word	0x0801fb64

0801dd80 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801dd80:	b480      	push	{r7}
 801dd82:	b085      	sub	sp, #20
 801dd84:	af00      	add	r7, sp, #0
 801dd86:	6078      	str	r0, [r7, #4]
  int i = 0;
 801dd88:	2300      	movs	r3, #0
 801dd8a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801dd8c:	e00e      	b.n	801ddac <ee_skip_atoi+0x2c>
 801dd8e:	68fa      	ldr	r2, [r7, #12]
 801dd90:	4613      	mov	r3, r2
 801dd92:	009b      	lsls	r3, r3, #2
 801dd94:	4413      	add	r3, r2
 801dd96:	005b      	lsls	r3, r3, #1
 801dd98:	4618      	mov	r0, r3
 801dd9a:	687b      	ldr	r3, [r7, #4]
 801dd9c:	681b      	ldr	r3, [r3, #0]
 801dd9e:	1c59      	adds	r1, r3, #1
 801dda0:	687a      	ldr	r2, [r7, #4]
 801dda2:	6011      	str	r1, [r2, #0]
 801dda4:	781b      	ldrb	r3, [r3, #0]
 801dda6:	4403      	add	r3, r0
 801dda8:	3b30      	subs	r3, #48	@ 0x30
 801ddaa:	60fb      	str	r3, [r7, #12]
 801ddac:	687b      	ldr	r3, [r7, #4]
 801ddae:	681b      	ldr	r3, [r3, #0]
 801ddb0:	781b      	ldrb	r3, [r3, #0]
 801ddb2:	2b2f      	cmp	r3, #47	@ 0x2f
 801ddb4:	d904      	bls.n	801ddc0 <ee_skip_atoi+0x40>
 801ddb6:	687b      	ldr	r3, [r7, #4]
 801ddb8:	681b      	ldr	r3, [r3, #0]
 801ddba:	781b      	ldrb	r3, [r3, #0]
 801ddbc:	2b39      	cmp	r3, #57	@ 0x39
 801ddbe:	d9e6      	bls.n	801dd8e <ee_skip_atoi+0xe>
  return i;
 801ddc0:	68fb      	ldr	r3, [r7, #12]
}
 801ddc2:	4618      	mov	r0, r3
 801ddc4:	3714      	adds	r7, #20
 801ddc6:	46bd      	mov	sp, r7
 801ddc8:	bc80      	pop	{r7}
 801ddca:	4770      	bx	lr

0801ddcc <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801ddcc:	b480      	push	{r7}
 801ddce:	b099      	sub	sp, #100	@ 0x64
 801ddd0:	af00      	add	r7, sp, #0
 801ddd2:	60f8      	str	r0, [r7, #12]
 801ddd4:	60b9      	str	r1, [r7, #8]
 801ddd6:	607a      	str	r2, [r7, #4]
 801ddd8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801ddda:	4b71      	ldr	r3, [pc, #452]	@ (801dfa0 <ee_number+0x1d4>)
 801dddc:	681b      	ldr	r3, [r3, #0]
 801ddde:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801dde0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801dde2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801dde6:	2b00      	cmp	r3, #0
 801dde8:	d002      	beq.n	801ddf0 <ee_number+0x24>
 801ddea:	4b6e      	ldr	r3, [pc, #440]	@ (801dfa4 <ee_number+0x1d8>)
 801ddec:	681b      	ldr	r3, [r3, #0]
 801ddee:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801ddf0:	683b      	ldr	r3, [r7, #0]
 801ddf2:	2b01      	cmp	r3, #1
 801ddf4:	dd02      	ble.n	801ddfc <ee_number+0x30>
 801ddf6:	683b      	ldr	r3, [r7, #0]
 801ddf8:	2b24      	cmp	r3, #36	@ 0x24
 801ddfa:	dd01      	ble.n	801de00 <ee_number+0x34>
 801ddfc:	2300      	movs	r3, #0
 801ddfe:	e0ca      	b.n	801df96 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801de00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801de02:	f003 0301 	and.w	r3, r3, #1
 801de06:	2b00      	cmp	r3, #0
 801de08:	d001      	beq.n	801de0e <ee_number+0x42>
 801de0a:	2330      	movs	r3, #48	@ 0x30
 801de0c:	e000      	b.n	801de10 <ee_number+0x44>
 801de0e:	2320      	movs	r3, #32
 801de10:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801de14:	2300      	movs	r3, #0
 801de16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801de1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801de1c:	f003 0302 	and.w	r3, r3, #2
 801de20:	2b00      	cmp	r3, #0
 801de22:	d00b      	beq.n	801de3c <ee_number+0x70>
  {
    if (num < 0)
 801de24:	687b      	ldr	r3, [r7, #4]
 801de26:	2b00      	cmp	r3, #0
 801de28:	da08      	bge.n	801de3c <ee_number+0x70>
    {
      sign = '-';
 801de2a:	232d      	movs	r3, #45	@ 0x2d
 801de2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801de30:	687b      	ldr	r3, [r7, #4]
 801de32:	425b      	negs	r3, r3
 801de34:	607b      	str	r3, [r7, #4]
      size--;
 801de36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801de38:	3b01      	subs	r3, #1
 801de3a:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801de3c:	2300      	movs	r3, #0
 801de3e:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801de40:	687b      	ldr	r3, [r7, #4]
 801de42:	2b00      	cmp	r3, #0
 801de44:	d11e      	bne.n	801de84 <ee_number+0xb8>
    tmp[i++] = '0';
 801de46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801de48:	1c5a      	adds	r2, r3, #1
 801de4a:	657a      	str	r2, [r7, #84]	@ 0x54
 801de4c:	3360      	adds	r3, #96	@ 0x60
 801de4e:	443b      	add	r3, r7
 801de50:	2230      	movs	r2, #48	@ 0x30
 801de52:	f803 2c50 	strb.w	r2, [r3, #-80]
 801de56:	e018      	b.n	801de8a <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801de58:	687b      	ldr	r3, [r7, #4]
 801de5a:	683a      	ldr	r2, [r7, #0]
 801de5c:	fbb3 f1f2 	udiv	r1, r3, r2
 801de60:	fb01 f202 	mul.w	r2, r1, r2
 801de64:	1a9b      	subs	r3, r3, r2
 801de66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801de68:	441a      	add	r2, r3
 801de6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801de6c:	1c59      	adds	r1, r3, #1
 801de6e:	6579      	str	r1, [r7, #84]	@ 0x54
 801de70:	7812      	ldrb	r2, [r2, #0]
 801de72:	3360      	adds	r3, #96	@ 0x60
 801de74:	443b      	add	r3, r7
 801de76:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801de7a:	687a      	ldr	r2, [r7, #4]
 801de7c:	683b      	ldr	r3, [r7, #0]
 801de7e:	fbb2 f3f3 	udiv	r3, r2, r3
 801de82:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801de84:	687b      	ldr	r3, [r7, #4]
 801de86:	2b00      	cmp	r3, #0
 801de88:	d1e6      	bne.n	801de58 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801de8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801de8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801de8e:	429a      	cmp	r2, r3
 801de90:	dd01      	ble.n	801de96 <ee_number+0xca>
 801de92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801de94:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801de96:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801de98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801de9a:	1ad3      	subs	r3, r2, r3
 801de9c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801de9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801dea0:	f003 0301 	and.w	r3, r3, #1
 801dea4:	2b00      	cmp	r3, #0
 801dea6:	d112      	bne.n	801dece <ee_number+0x102>
 801dea8:	e00c      	b.n	801dec4 <ee_number+0xf8>
 801deaa:	68fb      	ldr	r3, [r7, #12]
 801deac:	1c5a      	adds	r2, r3, #1
 801deae:	60fa      	str	r2, [r7, #12]
 801deb0:	2220      	movs	r2, #32
 801deb2:	701a      	strb	r2, [r3, #0]
 801deb4:	68bb      	ldr	r3, [r7, #8]
 801deb6:	3b01      	subs	r3, #1
 801deb8:	60bb      	str	r3, [r7, #8]
 801deba:	68bb      	ldr	r3, [r7, #8]
 801debc:	2b00      	cmp	r3, #0
 801debe:	d101      	bne.n	801dec4 <ee_number+0xf8>
 801dec0:	68fb      	ldr	r3, [r7, #12]
 801dec2:	e068      	b.n	801df96 <ee_number+0x1ca>
 801dec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801dec6:	1e5a      	subs	r2, r3, #1
 801dec8:	66ba      	str	r2, [r7, #104]	@ 0x68
 801deca:	2b00      	cmp	r3, #0
 801decc:	dced      	bgt.n	801deaa <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801dece:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ded2:	2b00      	cmp	r3, #0
 801ded4:	d01b      	beq.n	801df0e <ee_number+0x142>
 801ded6:	68fb      	ldr	r3, [r7, #12]
 801ded8:	1c5a      	adds	r2, r3, #1
 801deda:	60fa      	str	r2, [r7, #12]
 801dedc:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801dee0:	701a      	strb	r2, [r3, #0]
 801dee2:	68bb      	ldr	r3, [r7, #8]
 801dee4:	3b01      	subs	r3, #1
 801dee6:	60bb      	str	r3, [r7, #8]
 801dee8:	68bb      	ldr	r3, [r7, #8]
 801deea:	2b00      	cmp	r3, #0
 801deec:	d10f      	bne.n	801df0e <ee_number+0x142>
 801deee:	68fb      	ldr	r3, [r7, #12]
 801def0:	e051      	b.n	801df96 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801def2:	68fb      	ldr	r3, [r7, #12]
 801def4:	1c5a      	adds	r2, r3, #1
 801def6:	60fa      	str	r2, [r7, #12]
 801def8:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801defc:	701a      	strb	r2, [r3, #0]
 801defe:	68bb      	ldr	r3, [r7, #8]
 801df00:	3b01      	subs	r3, #1
 801df02:	60bb      	str	r3, [r7, #8]
 801df04:	68bb      	ldr	r3, [r7, #8]
 801df06:	2b00      	cmp	r3, #0
 801df08:	d101      	bne.n	801df0e <ee_number+0x142>
 801df0a:	68fb      	ldr	r3, [r7, #12]
 801df0c:	e043      	b.n	801df96 <ee_number+0x1ca>
 801df0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801df10:	1e5a      	subs	r2, r3, #1
 801df12:	66ba      	str	r2, [r7, #104]	@ 0x68
 801df14:	2b00      	cmp	r3, #0
 801df16:	dcec      	bgt.n	801def2 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801df18:	e00c      	b.n	801df34 <ee_number+0x168>
 801df1a:	68fb      	ldr	r3, [r7, #12]
 801df1c:	1c5a      	adds	r2, r3, #1
 801df1e:	60fa      	str	r2, [r7, #12]
 801df20:	2230      	movs	r2, #48	@ 0x30
 801df22:	701a      	strb	r2, [r3, #0]
 801df24:	68bb      	ldr	r3, [r7, #8]
 801df26:	3b01      	subs	r3, #1
 801df28:	60bb      	str	r3, [r7, #8]
 801df2a:	68bb      	ldr	r3, [r7, #8]
 801df2c:	2b00      	cmp	r3, #0
 801df2e:	d101      	bne.n	801df34 <ee_number+0x168>
 801df30:	68fb      	ldr	r3, [r7, #12]
 801df32:	e030      	b.n	801df96 <ee_number+0x1ca>
 801df34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801df36:	1e5a      	subs	r2, r3, #1
 801df38:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801df3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801df3c:	429a      	cmp	r2, r3
 801df3e:	dbec      	blt.n	801df1a <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801df40:	e010      	b.n	801df64 <ee_number+0x198>
 801df42:	68fb      	ldr	r3, [r7, #12]
 801df44:	1c5a      	adds	r2, r3, #1
 801df46:	60fa      	str	r2, [r7, #12]
 801df48:	f107 0110 	add.w	r1, r7, #16
 801df4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801df4e:	440a      	add	r2, r1
 801df50:	7812      	ldrb	r2, [r2, #0]
 801df52:	701a      	strb	r2, [r3, #0]
 801df54:	68bb      	ldr	r3, [r7, #8]
 801df56:	3b01      	subs	r3, #1
 801df58:	60bb      	str	r3, [r7, #8]
 801df5a:	68bb      	ldr	r3, [r7, #8]
 801df5c:	2b00      	cmp	r3, #0
 801df5e:	d101      	bne.n	801df64 <ee_number+0x198>
 801df60:	68fb      	ldr	r3, [r7, #12]
 801df62:	e018      	b.n	801df96 <ee_number+0x1ca>
 801df64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801df66:	1e5a      	subs	r2, r3, #1
 801df68:	657a      	str	r2, [r7, #84]	@ 0x54
 801df6a:	2b00      	cmp	r3, #0
 801df6c:	dce9      	bgt.n	801df42 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801df6e:	e00c      	b.n	801df8a <ee_number+0x1be>
 801df70:	68fb      	ldr	r3, [r7, #12]
 801df72:	1c5a      	adds	r2, r3, #1
 801df74:	60fa      	str	r2, [r7, #12]
 801df76:	2220      	movs	r2, #32
 801df78:	701a      	strb	r2, [r3, #0]
 801df7a:	68bb      	ldr	r3, [r7, #8]
 801df7c:	3b01      	subs	r3, #1
 801df7e:	60bb      	str	r3, [r7, #8]
 801df80:	68bb      	ldr	r3, [r7, #8]
 801df82:	2b00      	cmp	r3, #0
 801df84:	d101      	bne.n	801df8a <ee_number+0x1be>
 801df86:	68fb      	ldr	r3, [r7, #12]
 801df88:	e005      	b.n	801df96 <ee_number+0x1ca>
 801df8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801df8c:	1e5a      	subs	r2, r3, #1
 801df8e:	66ba      	str	r2, [r7, #104]	@ 0x68
 801df90:	2b00      	cmp	r3, #0
 801df92:	dced      	bgt.n	801df70 <ee_number+0x1a4>

  return str;
 801df94:	68fb      	ldr	r3, [r7, #12]
}
 801df96:	4618      	mov	r0, r3
 801df98:	3764      	adds	r7, #100	@ 0x64
 801df9a:	46bd      	mov	sp, r7
 801df9c:	bc80      	pop	{r7}
 801df9e:	4770      	bx	lr
 801dfa0:	2000014c 	.word	0x2000014c
 801dfa4:	20000150 	.word	0x20000150

0801dfa8 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801dfa8:	b580      	push	{r7, lr}
 801dfaa:	b092      	sub	sp, #72	@ 0x48
 801dfac:	af04      	add	r7, sp, #16
 801dfae:	60f8      	str	r0, [r7, #12]
 801dfb0:	60b9      	str	r1, [r7, #8]
 801dfb2:	607a      	str	r2, [r7, #4]
 801dfb4:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801dfb6:	68bb      	ldr	r3, [r7, #8]
 801dfb8:	2b00      	cmp	r3, #0
 801dfba:	dc01      	bgt.n	801dfc0 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801dfbc:	2300      	movs	r3, #0
 801dfbe:	e13e      	b.n	801e23e <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801dfc0:	68fb      	ldr	r3, [r7, #12]
 801dfc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801dfc4:	e128      	b.n	801e218 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801dfc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801dfc8:	68fb      	ldr	r3, [r7, #12]
 801dfca:	1ad2      	subs	r2, r2, r3
 801dfcc:	68bb      	ldr	r3, [r7, #8]
 801dfce:	3b01      	subs	r3, #1
 801dfd0:	429a      	cmp	r2, r3
 801dfd2:	f280 812e 	bge.w	801e232 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801dfd6:	687b      	ldr	r3, [r7, #4]
 801dfd8:	781b      	ldrb	r3, [r3, #0]
 801dfda:	2b25      	cmp	r3, #37	@ 0x25
 801dfdc:	d006      	beq.n	801dfec <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801dfde:	687a      	ldr	r2, [r7, #4]
 801dfe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dfe2:	1c59      	adds	r1, r3, #1
 801dfe4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801dfe6:	7812      	ldrb	r2, [r2, #0]
 801dfe8:	701a      	strb	r2, [r3, #0]
      continue;
 801dfea:	e112      	b.n	801e212 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801dfec:	2300      	movs	r3, #0
 801dfee:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801dff0:	687b      	ldr	r3, [r7, #4]
 801dff2:	3301      	adds	r3, #1
 801dff4:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801dff6:	687b      	ldr	r3, [r7, #4]
 801dff8:	781b      	ldrb	r3, [r3, #0]
 801dffa:	2b30      	cmp	r3, #48	@ 0x30
 801dffc:	d103      	bne.n	801e006 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801dffe:	6a3b      	ldr	r3, [r7, #32]
 801e000:	f043 0301 	orr.w	r3, r3, #1
 801e004:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801e006:	f04f 33ff 	mov.w	r3, #4294967295
 801e00a:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801e00c:	687b      	ldr	r3, [r7, #4]
 801e00e:	781b      	ldrb	r3, [r3, #0]
 801e010:	2b2f      	cmp	r3, #47	@ 0x2f
 801e012:	d908      	bls.n	801e026 <tiny_vsnprintf_like+0x7e>
 801e014:	687b      	ldr	r3, [r7, #4]
 801e016:	781b      	ldrb	r3, [r3, #0]
 801e018:	2b39      	cmp	r3, #57	@ 0x39
 801e01a:	d804      	bhi.n	801e026 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801e01c:	1d3b      	adds	r3, r7, #4
 801e01e:	4618      	mov	r0, r3
 801e020:	f7ff feae 	bl	801dd80 <ee_skip_atoi>
 801e024:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801e026:	f04f 33ff 	mov.w	r3, #4294967295
 801e02a:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801e02c:	f04f 33ff 	mov.w	r3, #4294967295
 801e030:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801e032:	230a      	movs	r3, #10
 801e034:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801e036:	687b      	ldr	r3, [r7, #4]
 801e038:	781b      	ldrb	r3, [r3, #0]
 801e03a:	3b58      	subs	r3, #88	@ 0x58
 801e03c:	2b20      	cmp	r3, #32
 801e03e:	f200 8094 	bhi.w	801e16a <tiny_vsnprintf_like+0x1c2>
 801e042:	a201      	add	r2, pc, #4	@ (adr r2, 801e048 <tiny_vsnprintf_like+0xa0>)
 801e044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e048:	0801e153 	.word	0x0801e153
 801e04c:	0801e16b 	.word	0x0801e16b
 801e050:	0801e16b 	.word	0x0801e16b
 801e054:	0801e16b 	.word	0x0801e16b
 801e058:	0801e16b 	.word	0x0801e16b
 801e05c:	0801e16b 	.word	0x0801e16b
 801e060:	0801e16b 	.word	0x0801e16b
 801e064:	0801e16b 	.word	0x0801e16b
 801e068:	0801e16b 	.word	0x0801e16b
 801e06c:	0801e16b 	.word	0x0801e16b
 801e070:	0801e16b 	.word	0x0801e16b
 801e074:	0801e0d7 	.word	0x0801e0d7
 801e078:	0801e161 	.word	0x0801e161
 801e07c:	0801e16b 	.word	0x0801e16b
 801e080:	0801e16b 	.word	0x0801e16b
 801e084:	0801e16b 	.word	0x0801e16b
 801e088:	0801e16b 	.word	0x0801e16b
 801e08c:	0801e161 	.word	0x0801e161
 801e090:	0801e16b 	.word	0x0801e16b
 801e094:	0801e16b 	.word	0x0801e16b
 801e098:	0801e16b 	.word	0x0801e16b
 801e09c:	0801e16b 	.word	0x0801e16b
 801e0a0:	0801e16b 	.word	0x0801e16b
 801e0a4:	0801e16b 	.word	0x0801e16b
 801e0a8:	0801e16b 	.word	0x0801e16b
 801e0ac:	0801e16b 	.word	0x0801e16b
 801e0b0:	0801e16b 	.word	0x0801e16b
 801e0b4:	0801e0f7 	.word	0x0801e0f7
 801e0b8:	0801e16b 	.word	0x0801e16b
 801e0bc:	0801e1b7 	.word	0x0801e1b7
 801e0c0:	0801e16b 	.word	0x0801e16b
 801e0c4:	0801e16b 	.word	0x0801e16b
 801e0c8:	0801e15b 	.word	0x0801e15b
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801e0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e0ce:	1c5a      	adds	r2, r3, #1
 801e0d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e0d2:	2220      	movs	r2, #32
 801e0d4:	701a      	strb	r2, [r3, #0]
 801e0d6:	69fb      	ldr	r3, [r7, #28]
 801e0d8:	3b01      	subs	r3, #1
 801e0da:	61fb      	str	r3, [r7, #28]
 801e0dc:	69fb      	ldr	r3, [r7, #28]
 801e0de:	2b00      	cmp	r3, #0
 801e0e0:	dcf4      	bgt.n	801e0cc <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801e0e2:	683b      	ldr	r3, [r7, #0]
 801e0e4:	1d1a      	adds	r2, r3, #4
 801e0e6:	603a      	str	r2, [r7, #0]
 801e0e8:	6819      	ldr	r1, [r3, #0]
 801e0ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e0ec:	1c5a      	adds	r2, r3, #1
 801e0ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e0f0:	b2ca      	uxtb	r2, r1
 801e0f2:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801e0f4:	e08d      	b.n	801e212 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801e0f6:	683b      	ldr	r3, [r7, #0]
 801e0f8:	1d1a      	adds	r2, r3, #4
 801e0fa:	603a      	str	r2, [r7, #0]
 801e0fc:	681b      	ldr	r3, [r3, #0]
 801e0fe:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801e100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e102:	2b00      	cmp	r3, #0
 801e104:	d101      	bne.n	801e10a <tiny_vsnprintf_like+0x162>
 801e106:	4b50      	ldr	r3, [pc, #320]	@ (801e248 <tiny_vsnprintf_like+0x2a0>)
 801e108:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801e10a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e10c:	f7e2 f834 	bl	8000178 <strlen>
 801e110:	4603      	mov	r3, r0
 801e112:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801e114:	e004      	b.n	801e120 <tiny_vsnprintf_like+0x178>
 801e116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e118:	1c5a      	adds	r2, r3, #1
 801e11a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e11c:	2220      	movs	r2, #32
 801e11e:	701a      	strb	r2, [r3, #0]
 801e120:	69fb      	ldr	r3, [r7, #28]
 801e122:	1e5a      	subs	r2, r3, #1
 801e124:	61fa      	str	r2, [r7, #28]
 801e126:	693a      	ldr	r2, [r7, #16]
 801e128:	429a      	cmp	r2, r3
 801e12a:	dbf4      	blt.n	801e116 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801e12c:	2300      	movs	r3, #0
 801e12e:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e130:	e00a      	b.n	801e148 <tiny_vsnprintf_like+0x1a0>
 801e132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801e134:	1c53      	adds	r3, r2, #1
 801e136:	627b      	str	r3, [r7, #36]	@ 0x24
 801e138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e13a:	1c59      	adds	r1, r3, #1
 801e13c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e13e:	7812      	ldrb	r2, [r2, #0]
 801e140:	701a      	strb	r2, [r3, #0]
 801e142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e144:	3301      	adds	r3, #1
 801e146:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e148:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801e14a:	693b      	ldr	r3, [r7, #16]
 801e14c:	429a      	cmp	r2, r3
 801e14e:	dbf0      	blt.n	801e132 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801e150:	e05f      	b.n	801e212 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801e152:	6a3b      	ldr	r3, [r7, #32]
 801e154:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e158:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801e15a:	2310      	movs	r3, #16
 801e15c:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801e15e:	e02b      	b.n	801e1b8 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801e160:	6a3b      	ldr	r3, [r7, #32]
 801e162:	f043 0302 	orr.w	r3, r3, #2
 801e166:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801e168:	e025      	b.n	801e1b6 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801e16a:	687b      	ldr	r3, [r7, #4]
 801e16c:	781b      	ldrb	r3, [r3, #0]
 801e16e:	2b25      	cmp	r3, #37	@ 0x25
 801e170:	d004      	beq.n	801e17c <tiny_vsnprintf_like+0x1d4>
 801e172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e174:	1c5a      	adds	r2, r3, #1
 801e176:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e178:	2225      	movs	r2, #37	@ 0x25
 801e17a:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801e17c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e17e:	68fb      	ldr	r3, [r7, #12]
 801e180:	1ad2      	subs	r2, r2, r3
 801e182:	68bb      	ldr	r3, [r7, #8]
 801e184:	3b01      	subs	r3, #1
 801e186:	429a      	cmp	r2, r3
 801e188:	da16      	bge.n	801e1b8 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801e18a:	687b      	ldr	r3, [r7, #4]
 801e18c:	781b      	ldrb	r3, [r3, #0]
 801e18e:	2b00      	cmp	r3, #0
 801e190:	d006      	beq.n	801e1a0 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801e192:	687a      	ldr	r2, [r7, #4]
 801e194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e196:	1c59      	adds	r1, r3, #1
 801e198:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801e19a:	7812      	ldrb	r2, [r2, #0]
 801e19c:	701a      	strb	r2, [r3, #0]
 801e19e:	e002      	b.n	801e1a6 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801e1a0:	687b      	ldr	r3, [r7, #4]
 801e1a2:	3b01      	subs	r3, #1
 801e1a4:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801e1a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e1a8:	68fb      	ldr	r3, [r7, #12]
 801e1aa:	1ad2      	subs	r2, r2, r3
 801e1ac:	68bb      	ldr	r3, [r7, #8]
 801e1ae:	3b01      	subs	r3, #1
 801e1b0:	429a      	cmp	r2, r3
 801e1b2:	db2d      	blt.n	801e210 <tiny_vsnprintf_like+0x268>
 801e1b4:	e000      	b.n	801e1b8 <tiny_vsnprintf_like+0x210>
        break;
 801e1b6:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801e1b8:	697b      	ldr	r3, [r7, #20]
 801e1ba:	2b6c      	cmp	r3, #108	@ 0x6c
 801e1bc:	d105      	bne.n	801e1ca <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801e1be:	683b      	ldr	r3, [r7, #0]
 801e1c0:	1d1a      	adds	r2, r3, #4
 801e1c2:	603a      	str	r2, [r7, #0]
 801e1c4:	681b      	ldr	r3, [r3, #0]
 801e1c6:	637b      	str	r3, [r7, #52]	@ 0x34
 801e1c8:	e00f      	b.n	801e1ea <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801e1ca:	6a3b      	ldr	r3, [r7, #32]
 801e1cc:	f003 0302 	and.w	r3, r3, #2
 801e1d0:	2b00      	cmp	r3, #0
 801e1d2:	d005      	beq.n	801e1e0 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801e1d4:	683b      	ldr	r3, [r7, #0]
 801e1d6:	1d1a      	adds	r2, r3, #4
 801e1d8:	603a      	str	r2, [r7, #0]
 801e1da:	681b      	ldr	r3, [r3, #0]
 801e1dc:	637b      	str	r3, [r7, #52]	@ 0x34
 801e1de:	e004      	b.n	801e1ea <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801e1e0:	683b      	ldr	r3, [r7, #0]
 801e1e2:	1d1a      	adds	r2, r3, #4
 801e1e4:	603a      	str	r2, [r7, #0]
 801e1e6:	681b      	ldr	r3, [r3, #0]
 801e1e8:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801e1ea:	68bb      	ldr	r3, [r7, #8]
 801e1ec:	1e5a      	subs	r2, r3, #1
 801e1ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801e1f0:	68fb      	ldr	r3, [r7, #12]
 801e1f2:	1acb      	subs	r3, r1, r3
 801e1f4:	1ad1      	subs	r1, r2, r3
 801e1f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801e1f8:	6a3b      	ldr	r3, [r7, #32]
 801e1fa:	9302      	str	r3, [sp, #8]
 801e1fc:	69bb      	ldr	r3, [r7, #24]
 801e1fe:	9301      	str	r3, [sp, #4]
 801e200:	69fb      	ldr	r3, [r7, #28]
 801e202:	9300      	str	r3, [sp, #0]
 801e204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e206:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801e208:	f7ff fde0 	bl	801ddcc <ee_number>
 801e20c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801e20e:	e000      	b.n	801e212 <tiny_vsnprintf_like+0x26a>
        continue;
 801e210:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801e212:	687b      	ldr	r3, [r7, #4]
 801e214:	3301      	adds	r3, #1
 801e216:	607b      	str	r3, [r7, #4]
 801e218:	687b      	ldr	r3, [r7, #4]
 801e21a:	781b      	ldrb	r3, [r3, #0]
 801e21c:	2b00      	cmp	r3, #0
 801e21e:	f47f aed2 	bne.w	801dfc6 <tiny_vsnprintf_like+0x1e>
 801e222:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e224:	68fb      	ldr	r3, [r7, #12]
 801e226:	1ad2      	subs	r2, r2, r3
 801e228:	68bb      	ldr	r3, [r7, #8]
 801e22a:	3b01      	subs	r3, #1
 801e22c:	429a      	cmp	r2, r3
 801e22e:	f6bf aeca 	bge.w	801dfc6 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801e232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e234:	2200      	movs	r2, #0
 801e236:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801e238:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e23a:	68fb      	ldr	r3, [r7, #12]
 801e23c:	1ad3      	subs	r3, r2, r3
}
 801e23e:	4618      	mov	r0, r3
 801e240:	3738      	adds	r7, #56	@ 0x38
 801e242:	46bd      	mov	sp, r7
 801e244:	bd80      	pop	{r7, pc}
 801e246:	bf00      	nop
 801e248:	0801fa78 	.word	0x0801fa78

0801e24c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801e24c:	b580      	push	{r7, lr}
 801e24e:	b090      	sub	sp, #64	@ 0x40
 801e250:	af00      	add	r7, sp, #0
 801e252:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801e254:	4b73      	ldr	r3, [pc, #460]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e256:	681b      	ldr	r3, [r3, #0]
 801e258:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801e25a:	4b72      	ldr	r3, [pc, #456]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e25c:	681a      	ldr	r2, [r3, #0]
 801e25e:	687b      	ldr	r3, [r7, #4]
 801e260:	4013      	ands	r3, r2
 801e262:	4a70      	ldr	r2, [pc, #448]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e264:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801e266:	4b70      	ldr	r3, [pc, #448]	@ (801e428 <UTIL_SEQ_Run+0x1dc>)
 801e268:	681b      	ldr	r3, [r3, #0]
 801e26a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801e26c:	4b6f      	ldr	r3, [pc, #444]	@ (801e42c <UTIL_SEQ_Run+0x1e0>)
 801e26e:	681b      	ldr	r3, [r3, #0]
 801e270:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801e272:	4b6f      	ldr	r3, [pc, #444]	@ (801e430 <UTIL_SEQ_Run+0x1e4>)
 801e274:	681b      	ldr	r3, [r3, #0]
 801e276:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801e278:	4b6e      	ldr	r3, [pc, #440]	@ (801e434 <UTIL_SEQ_Run+0x1e8>)
 801e27a:	681b      	ldr	r3, [r3, #0]
 801e27c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801e27e:	e08d      	b.n	801e39c <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801e280:	2300      	movs	r3, #0
 801e282:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801e284:	e002      	b.n	801e28c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801e286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e288:	3301      	adds	r3, #1
 801e28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801e28c:	4a6a      	ldr	r2, [pc, #424]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e28e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e290:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801e294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e296:	401a      	ands	r2, r3
 801e298:	4b62      	ldr	r3, [pc, #392]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e29a:	681b      	ldr	r3, [r3, #0]
 801e29c:	4013      	ands	r3, r2
 801e29e:	2b00      	cmp	r3, #0
 801e2a0:	d0f1      	beq.n	801e286 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801e2a2:	4a65      	ldr	r2, [pc, #404]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e2a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e2a6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801e2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2ac:	401a      	ands	r2, r3
 801e2ae:	4b5d      	ldr	r3, [pc, #372]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e2b0:	681b      	ldr	r3, [r3, #0]
 801e2b2:	4013      	ands	r3, r2
 801e2b4:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801e2b6:	4a60      	ldr	r2, [pc, #384]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e2b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e2ba:	00db      	lsls	r3, r3, #3
 801e2bc:	4413      	add	r3, r2
 801e2be:	685a      	ldr	r2, [r3, #4]
 801e2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e2c2:	4013      	ands	r3, r2
 801e2c4:	2b00      	cmp	r3, #0
 801e2c6:	d106      	bne.n	801e2d6 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801e2c8:	4a5b      	ldr	r2, [pc, #364]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e2ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e2cc:	00db      	lsls	r3, r3, #3
 801e2ce:	4413      	add	r3, r2
 801e2d0:	f04f 32ff 	mov.w	r2, #4294967295
 801e2d4:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801e2d6:	4a58      	ldr	r2, [pc, #352]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e2d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e2da:	00db      	lsls	r3, r3, #3
 801e2dc:	4413      	add	r3, r2
 801e2de:	685a      	ldr	r2, [r3, #4]
 801e2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e2e2:	4013      	ands	r3, r2
 801e2e4:	4618      	mov	r0, r3
 801e2e6:	f000 f907 	bl	801e4f8 <SEQ_BitPosition>
 801e2ea:	4603      	mov	r3, r0
 801e2ec:	461a      	mov	r2, r3
 801e2ee:	4b53      	ldr	r3, [pc, #332]	@ (801e43c <UTIL_SEQ_Run+0x1f0>)
 801e2f0:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801e2f2:	4a51      	ldr	r2, [pc, #324]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e2f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e2f6:	00db      	lsls	r3, r3, #3
 801e2f8:	4413      	add	r3, r2
 801e2fa:	685a      	ldr	r2, [r3, #4]
 801e2fc:	4b4f      	ldr	r3, [pc, #316]	@ (801e43c <UTIL_SEQ_Run+0x1f0>)
 801e2fe:	681b      	ldr	r3, [r3, #0]
 801e300:	2101      	movs	r1, #1
 801e302:	fa01 f303 	lsl.w	r3, r1, r3
 801e306:	43db      	mvns	r3, r3
 801e308:	401a      	ands	r2, r3
 801e30a:	494b      	ldr	r1, [pc, #300]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e30c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e30e:	00db      	lsls	r3, r3, #3
 801e310:	440b      	add	r3, r1
 801e312:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e314:	f3ef 8310 	mrs	r3, PRIMASK
 801e318:	61bb      	str	r3, [r7, #24]
  return(result);
 801e31a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801e31c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801e31e:	b672      	cpsid	i
}
 801e320:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801e322:	4b46      	ldr	r3, [pc, #280]	@ (801e43c <UTIL_SEQ_Run+0x1f0>)
 801e324:	681b      	ldr	r3, [r3, #0]
 801e326:	2201      	movs	r2, #1
 801e328:	fa02 f303 	lsl.w	r3, r2, r3
 801e32c:	43da      	mvns	r2, r3
 801e32e:	4b3e      	ldr	r3, [pc, #248]	@ (801e428 <UTIL_SEQ_Run+0x1dc>)
 801e330:	681b      	ldr	r3, [r3, #0]
 801e332:	4013      	ands	r3, r2
 801e334:	4a3c      	ldr	r2, [pc, #240]	@ (801e428 <UTIL_SEQ_Run+0x1dc>)
 801e336:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801e338:	2301      	movs	r3, #1
 801e33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e33c:	e013      	b.n	801e366 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801e33e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e340:	3b01      	subs	r3, #1
 801e342:	4a3d      	ldr	r2, [pc, #244]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e344:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801e348:	4b3c      	ldr	r3, [pc, #240]	@ (801e43c <UTIL_SEQ_Run+0x1f0>)
 801e34a:	681b      	ldr	r3, [r3, #0]
 801e34c:	2201      	movs	r2, #1
 801e34e:	fa02 f303 	lsl.w	r3, r2, r3
 801e352:	43da      	mvns	r2, r3
 801e354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e356:	3b01      	subs	r3, #1
 801e358:	400a      	ands	r2, r1
 801e35a:	4937      	ldr	r1, [pc, #220]	@ (801e438 <UTIL_SEQ_Run+0x1ec>)
 801e35c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801e360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e362:	3b01      	subs	r3, #1
 801e364:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e366:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e368:	2b00      	cmp	r3, #0
 801e36a:	d1e8      	bne.n	801e33e <UTIL_SEQ_Run+0xf2>
 801e36c:	6a3b      	ldr	r3, [r7, #32]
 801e36e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e370:	697b      	ldr	r3, [r7, #20]
 801e372:	f383 8810 	msr	PRIMASK, r3
}
 801e376:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801e378:	4b30      	ldr	r3, [pc, #192]	@ (801e43c <UTIL_SEQ_Run+0x1f0>)
 801e37a:	681b      	ldr	r3, [r3, #0]
 801e37c:	4a30      	ldr	r2, [pc, #192]	@ (801e440 <UTIL_SEQ_Run+0x1f4>)
 801e37e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e382:	4798      	blx	r3

    local_taskset = TaskSet;
 801e384:	4b28      	ldr	r3, [pc, #160]	@ (801e428 <UTIL_SEQ_Run+0x1dc>)
 801e386:	681b      	ldr	r3, [r3, #0]
 801e388:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801e38a:	4b28      	ldr	r3, [pc, #160]	@ (801e42c <UTIL_SEQ_Run+0x1e0>)
 801e38c:	681b      	ldr	r3, [r3, #0]
 801e38e:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801e390:	4b27      	ldr	r3, [pc, #156]	@ (801e430 <UTIL_SEQ_Run+0x1e4>)
 801e392:	681b      	ldr	r3, [r3, #0]
 801e394:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801e396:	4b27      	ldr	r3, [pc, #156]	@ (801e434 <UTIL_SEQ_Run+0x1e8>)
 801e398:	681b      	ldr	r3, [r3, #0]
 801e39a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801e39c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801e39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e3a0:	401a      	ands	r2, r3
 801e3a2:	4b20      	ldr	r3, [pc, #128]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e3a4:	681b      	ldr	r3, [r3, #0]
 801e3a6:	4013      	ands	r3, r2
 801e3a8:	2b00      	cmp	r3, #0
 801e3aa:	d005      	beq.n	801e3b8 <UTIL_SEQ_Run+0x16c>
 801e3ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801e3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e3b0:	4013      	ands	r3, r2
 801e3b2:	2b00      	cmp	r3, #0
 801e3b4:	f43f af64 	beq.w	801e280 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801e3b8:	4b20      	ldr	r3, [pc, #128]	@ (801e43c <UTIL_SEQ_Run+0x1f0>)
 801e3ba:	f04f 32ff 	mov.w	r2, #4294967295
 801e3be:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801e3c0:	f000 f88e 	bl	801e4e0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e3c4:	f3ef 8310 	mrs	r3, PRIMASK
 801e3c8:	613b      	str	r3, [r7, #16]
  return(result);
 801e3ca:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801e3cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801e3ce:	b672      	cpsid	i
}
 801e3d0:	bf00      	nop
  local_taskset = TaskSet;
 801e3d2:	4b15      	ldr	r3, [pc, #84]	@ (801e428 <UTIL_SEQ_Run+0x1dc>)
 801e3d4:	681b      	ldr	r3, [r3, #0]
 801e3d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801e3d8:	4b14      	ldr	r3, [pc, #80]	@ (801e42c <UTIL_SEQ_Run+0x1e0>)
 801e3da:	681b      	ldr	r3, [r3, #0]
 801e3dc:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801e3de:	4b14      	ldr	r3, [pc, #80]	@ (801e430 <UTIL_SEQ_Run+0x1e4>)
 801e3e0:	681b      	ldr	r3, [r3, #0]
 801e3e2:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801e3e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801e3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e3e8:	401a      	ands	r2, r3
 801e3ea:	4b0e      	ldr	r3, [pc, #56]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e3ec:	681b      	ldr	r3, [r3, #0]
 801e3ee:	4013      	ands	r3, r2
 801e3f0:	2b00      	cmp	r3, #0
 801e3f2:	d107      	bne.n	801e404 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801e3f4:	4b0f      	ldr	r3, [pc, #60]	@ (801e434 <UTIL_SEQ_Run+0x1e8>)
 801e3f6:	681a      	ldr	r2, [r3, #0]
 801e3f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e3fa:	4013      	ands	r3, r2
 801e3fc:	2b00      	cmp	r3, #0
 801e3fe:	d101      	bne.n	801e404 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801e400:	f7e3 fd76 	bl	8001ef0 <UTIL_SEQ_Idle>
 801e404:	69fb      	ldr	r3, [r7, #28]
 801e406:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e408:	68fb      	ldr	r3, [r7, #12]
 801e40a:	f383 8810 	msr	PRIMASK, r3
}
 801e40e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801e410:	f000 f86c 	bl	801e4ec <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801e414:	4a03      	ldr	r2, [pc, #12]	@ (801e424 <UTIL_SEQ_Run+0x1d8>)
 801e416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e418:	6013      	str	r3, [r2, #0]

  return;
 801e41a:	bf00      	nop
}
 801e41c:	3740      	adds	r7, #64	@ 0x40
 801e41e:	46bd      	mov	sp, r7
 801e420:	bd80      	pop	{r7, pc}
 801e422:	bf00      	nop
 801e424:	20000158 	.word	0x20000158
 801e428:	20001f88 	.word	0x20001f88
 801e42c:	20001f8c 	.word	0x20001f8c
 801e430:	20000154 	.word	0x20000154
 801e434:	20001f90 	.word	0x20001f90
 801e438:	20001fa8 	.word	0x20001fa8
 801e43c:	20001f94 	.word	0x20001f94
 801e440:	20001f98 	.word	0x20001f98

0801e444 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801e444:	b580      	push	{r7, lr}
 801e446:	b088      	sub	sp, #32
 801e448:	af00      	add	r7, sp, #0
 801e44a:	60f8      	str	r0, [r7, #12]
 801e44c:	60b9      	str	r1, [r7, #8]
 801e44e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e450:	f3ef 8310 	mrs	r3, PRIMASK
 801e454:	617b      	str	r3, [r7, #20]
  return(result);
 801e456:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801e458:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801e45a:	b672      	cpsid	i
}
 801e45c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801e45e:	68f8      	ldr	r0, [r7, #12]
 801e460:	f000 f84a 	bl	801e4f8 <SEQ_BitPosition>
 801e464:	4603      	mov	r3, r0
 801e466:	4619      	mov	r1, r3
 801e468:	4a06      	ldr	r2, [pc, #24]	@ (801e484 <UTIL_SEQ_RegTask+0x40>)
 801e46a:	687b      	ldr	r3, [r7, #4]
 801e46c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801e470:	69fb      	ldr	r3, [r7, #28]
 801e472:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e474:	69bb      	ldr	r3, [r7, #24]
 801e476:	f383 8810 	msr	PRIMASK, r3
}
 801e47a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801e47c:	bf00      	nop
}
 801e47e:	3720      	adds	r7, #32
 801e480:	46bd      	mov	sp, r7
 801e482:	bd80      	pop	{r7, pc}
 801e484:	20001f98 	.word	0x20001f98

0801e488 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801e488:	b480      	push	{r7}
 801e48a:	b087      	sub	sp, #28
 801e48c:	af00      	add	r7, sp, #0
 801e48e:	6078      	str	r0, [r7, #4]
 801e490:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e492:	f3ef 8310 	mrs	r3, PRIMASK
 801e496:	60fb      	str	r3, [r7, #12]
  return(result);
 801e498:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801e49a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e49c:	b672      	cpsid	i
}
 801e49e:	bf00      	nop

  TaskSet |= TaskId_bm;
 801e4a0:	4b0d      	ldr	r3, [pc, #52]	@ (801e4d8 <UTIL_SEQ_SetTask+0x50>)
 801e4a2:	681a      	ldr	r2, [r3, #0]
 801e4a4:	687b      	ldr	r3, [r7, #4]
 801e4a6:	4313      	orrs	r3, r2
 801e4a8:	4a0b      	ldr	r2, [pc, #44]	@ (801e4d8 <UTIL_SEQ_SetTask+0x50>)
 801e4aa:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801e4ac:	4a0b      	ldr	r2, [pc, #44]	@ (801e4dc <UTIL_SEQ_SetTask+0x54>)
 801e4ae:	683b      	ldr	r3, [r7, #0]
 801e4b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801e4b4:	687b      	ldr	r3, [r7, #4]
 801e4b6:	431a      	orrs	r2, r3
 801e4b8:	4908      	ldr	r1, [pc, #32]	@ (801e4dc <UTIL_SEQ_SetTask+0x54>)
 801e4ba:	683b      	ldr	r3, [r7, #0]
 801e4bc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801e4c0:	697b      	ldr	r3, [r7, #20]
 801e4c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e4c4:	693b      	ldr	r3, [r7, #16]
 801e4c6:	f383 8810 	msr	PRIMASK, r3
}
 801e4ca:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801e4cc:	bf00      	nop
}
 801e4ce:	371c      	adds	r7, #28
 801e4d0:	46bd      	mov	sp, r7
 801e4d2:	bc80      	pop	{r7}
 801e4d4:	4770      	bx	lr
 801e4d6:	bf00      	nop
 801e4d8:	20001f88 	.word	0x20001f88
 801e4dc:	20001fa8 	.word	0x20001fa8

0801e4e0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801e4e0:	b480      	push	{r7}
 801e4e2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801e4e4:	bf00      	nop
}
 801e4e6:	46bd      	mov	sp, r7
 801e4e8:	bc80      	pop	{r7}
 801e4ea:	4770      	bx	lr

0801e4ec <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801e4ec:	b480      	push	{r7}
 801e4ee:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801e4f0:	bf00      	nop
}
 801e4f2:	46bd      	mov	sp, r7
 801e4f4:	bc80      	pop	{r7}
 801e4f6:	4770      	bx	lr

0801e4f8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801e4f8:	b480      	push	{r7}
 801e4fa:	b085      	sub	sp, #20
 801e4fc:	af00      	add	r7, sp, #0
 801e4fe:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801e500:	2300      	movs	r3, #0
 801e502:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801e504:	687b      	ldr	r3, [r7, #4]
 801e506:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801e508:	68bb      	ldr	r3, [r7, #8]
 801e50a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e50e:	d204      	bcs.n	801e51a <SEQ_BitPosition+0x22>
 801e510:	2310      	movs	r3, #16
 801e512:	73fb      	strb	r3, [r7, #15]
 801e514:	68bb      	ldr	r3, [r7, #8]
 801e516:	041b      	lsls	r3, r3, #16
 801e518:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801e51a:	68bb      	ldr	r3, [r7, #8]
 801e51c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801e520:	d205      	bcs.n	801e52e <SEQ_BitPosition+0x36>
 801e522:	7bfb      	ldrb	r3, [r7, #15]
 801e524:	3308      	adds	r3, #8
 801e526:	73fb      	strb	r3, [r7, #15]
 801e528:	68bb      	ldr	r3, [r7, #8]
 801e52a:	021b      	lsls	r3, r3, #8
 801e52c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801e52e:	68bb      	ldr	r3, [r7, #8]
 801e530:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e534:	d205      	bcs.n	801e542 <SEQ_BitPosition+0x4a>
 801e536:	7bfb      	ldrb	r3, [r7, #15]
 801e538:	3304      	adds	r3, #4
 801e53a:	73fb      	strb	r3, [r7, #15]
 801e53c:	68bb      	ldr	r3, [r7, #8]
 801e53e:	011b      	lsls	r3, r3, #4
 801e540:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801e542:	68bb      	ldr	r3, [r7, #8]
 801e544:	0f1b      	lsrs	r3, r3, #28
 801e546:	4a07      	ldr	r2, [pc, #28]	@ (801e564 <SEQ_BitPosition+0x6c>)
 801e548:	5cd2      	ldrb	r2, [r2, r3]
 801e54a:	7bfb      	ldrb	r3, [r7, #15]
 801e54c:	4413      	add	r3, r2
 801e54e:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801e550:	7bfb      	ldrb	r3, [r7, #15]
 801e552:	f1c3 031f 	rsb	r3, r3, #31
 801e556:	b2db      	uxtb	r3, r3
}
 801e558:	4618      	mov	r0, r3
 801e55a:	3714      	adds	r7, #20
 801e55c:	46bd      	mov	sp, r7
 801e55e:	bc80      	pop	{r7}
 801e560:	4770      	bx	lr
 801e562:	bf00      	nop
 801e564:	080201fc 	.word	0x080201fc

0801e568 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801e568:	b580      	push	{r7, lr}
 801e56a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801e56c:	4b04      	ldr	r3, [pc, #16]	@ (801e580 <UTIL_TIMER_Init+0x18>)
 801e56e:	2200      	movs	r2, #0
 801e570:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801e572:	4b04      	ldr	r3, [pc, #16]	@ (801e584 <UTIL_TIMER_Init+0x1c>)
 801e574:	681b      	ldr	r3, [r3, #0]
 801e576:	4798      	blx	r3
 801e578:	4603      	mov	r3, r0
}
 801e57a:	4618      	mov	r0, r3
 801e57c:	bd80      	pop	{r7, pc}
 801e57e:	bf00      	nop
 801e580:	20001fb0 	.word	0x20001fb0
 801e584:	0801fb38 	.word	0x0801fb38

0801e588 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801e588:	b580      	push	{r7, lr}
 801e58a:	b084      	sub	sp, #16
 801e58c:	af00      	add	r7, sp, #0
 801e58e:	60f8      	str	r0, [r7, #12]
 801e590:	60b9      	str	r1, [r7, #8]
 801e592:	603b      	str	r3, [r7, #0]
 801e594:	4613      	mov	r3, r2
 801e596:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801e598:	68fb      	ldr	r3, [r7, #12]
 801e59a:	2b00      	cmp	r3, #0
 801e59c:	d023      	beq.n	801e5e6 <UTIL_TIMER_Create+0x5e>
 801e59e:	683b      	ldr	r3, [r7, #0]
 801e5a0:	2b00      	cmp	r3, #0
 801e5a2:	d020      	beq.n	801e5e6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801e5a4:	68fb      	ldr	r3, [r7, #12]
 801e5a6:	2200      	movs	r2, #0
 801e5a8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801e5aa:	4b11      	ldr	r3, [pc, #68]	@ (801e5f0 <UTIL_TIMER_Create+0x68>)
 801e5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e5ae:	68b8      	ldr	r0, [r7, #8]
 801e5b0:	4798      	blx	r3
 801e5b2:	4602      	mov	r2, r0
 801e5b4:	68fb      	ldr	r3, [r7, #12]
 801e5b6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801e5b8:	68fb      	ldr	r3, [r7, #12]
 801e5ba:	2200      	movs	r2, #0
 801e5bc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801e5be:	68fb      	ldr	r3, [r7, #12]
 801e5c0:	2200      	movs	r2, #0
 801e5c2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801e5c4:	68fb      	ldr	r3, [r7, #12]
 801e5c6:	2200      	movs	r2, #0
 801e5c8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801e5ca:	68fb      	ldr	r3, [r7, #12]
 801e5cc:	683a      	ldr	r2, [r7, #0]
 801e5ce:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801e5d0:	68fb      	ldr	r3, [r7, #12]
 801e5d2:	69ba      	ldr	r2, [r7, #24]
 801e5d4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801e5d6:	68fb      	ldr	r3, [r7, #12]
 801e5d8:	79fa      	ldrb	r2, [r7, #7]
 801e5da:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801e5dc:	68fb      	ldr	r3, [r7, #12]
 801e5de:	2200      	movs	r2, #0
 801e5e0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801e5e2:	2300      	movs	r3, #0
 801e5e4:	e000      	b.n	801e5e8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801e5e6:	2301      	movs	r3, #1
  }
}
 801e5e8:	4618      	mov	r0, r3
 801e5ea:	3710      	adds	r7, #16
 801e5ec:	46bd      	mov	sp, r7
 801e5ee:	bd80      	pop	{r7, pc}
 801e5f0:	0801fb38 	.word	0x0801fb38

0801e5f4 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801e5f4:	b580      	push	{r7, lr}
 801e5f6:	b08a      	sub	sp, #40	@ 0x28
 801e5f8:	af00      	add	r7, sp, #0
 801e5fa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801e5fc:	2300      	movs	r3, #0
 801e5fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801e602:	687b      	ldr	r3, [r7, #4]
 801e604:	2b00      	cmp	r3, #0
 801e606:	d056      	beq.n	801e6b6 <UTIL_TIMER_Start+0xc2>
 801e608:	6878      	ldr	r0, [r7, #4]
 801e60a:	f000 f9a9 	bl	801e960 <TimerExists>
 801e60e:	4603      	mov	r3, r0
 801e610:	f083 0301 	eor.w	r3, r3, #1
 801e614:	b2db      	uxtb	r3, r3
 801e616:	2b00      	cmp	r3, #0
 801e618:	d04d      	beq.n	801e6b6 <UTIL_TIMER_Start+0xc2>
 801e61a:	687b      	ldr	r3, [r7, #4]
 801e61c:	7a5b      	ldrb	r3, [r3, #9]
 801e61e:	2b00      	cmp	r3, #0
 801e620:	d149      	bne.n	801e6b6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e622:	f3ef 8310 	mrs	r3, PRIMASK
 801e626:	613b      	str	r3, [r7, #16]
  return(result);
 801e628:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801e62a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801e62c:	b672      	cpsid	i
}
 801e62e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801e630:	687b      	ldr	r3, [r7, #4]
 801e632:	685b      	ldr	r3, [r3, #4]
 801e634:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801e636:	4b24      	ldr	r3, [pc, #144]	@ (801e6c8 <UTIL_TIMER_Start+0xd4>)
 801e638:	6a1b      	ldr	r3, [r3, #32]
 801e63a:	4798      	blx	r3
 801e63c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801e63e:	6a3a      	ldr	r2, [r7, #32]
 801e640:	69bb      	ldr	r3, [r7, #24]
 801e642:	429a      	cmp	r2, r3
 801e644:	d201      	bcs.n	801e64a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801e646:	69bb      	ldr	r3, [r7, #24]
 801e648:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801e64a:	687b      	ldr	r3, [r7, #4]
 801e64c:	6a3a      	ldr	r2, [r7, #32]
 801e64e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801e650:	687b      	ldr	r3, [r7, #4]
 801e652:	2200      	movs	r2, #0
 801e654:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801e656:	687b      	ldr	r3, [r7, #4]
 801e658:	2201      	movs	r2, #1
 801e65a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801e65c:	687b      	ldr	r3, [r7, #4]
 801e65e:	2200      	movs	r2, #0
 801e660:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801e662:	4b1a      	ldr	r3, [pc, #104]	@ (801e6cc <UTIL_TIMER_Start+0xd8>)
 801e664:	681b      	ldr	r3, [r3, #0]
 801e666:	2b00      	cmp	r3, #0
 801e668:	d106      	bne.n	801e678 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801e66a:	4b17      	ldr	r3, [pc, #92]	@ (801e6c8 <UTIL_TIMER_Start+0xd4>)
 801e66c:	691b      	ldr	r3, [r3, #16]
 801e66e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801e670:	6878      	ldr	r0, [r7, #4]
 801e672:	f000 f9eb 	bl	801ea4c <TimerInsertNewHeadTimer>
 801e676:	e017      	b.n	801e6a8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801e678:	4b13      	ldr	r3, [pc, #76]	@ (801e6c8 <UTIL_TIMER_Start+0xd4>)
 801e67a:	699b      	ldr	r3, [r3, #24]
 801e67c:	4798      	blx	r3
 801e67e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801e680:	687b      	ldr	r3, [r7, #4]
 801e682:	681a      	ldr	r2, [r3, #0]
 801e684:	697b      	ldr	r3, [r7, #20]
 801e686:	441a      	add	r2, r3
 801e688:	687b      	ldr	r3, [r7, #4]
 801e68a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801e68c:	687b      	ldr	r3, [r7, #4]
 801e68e:	681a      	ldr	r2, [r3, #0]
 801e690:	4b0e      	ldr	r3, [pc, #56]	@ (801e6cc <UTIL_TIMER_Start+0xd8>)
 801e692:	681b      	ldr	r3, [r3, #0]
 801e694:	681b      	ldr	r3, [r3, #0]
 801e696:	429a      	cmp	r2, r3
 801e698:	d203      	bcs.n	801e6a2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801e69a:	6878      	ldr	r0, [r7, #4]
 801e69c:	f000 f9d6 	bl	801ea4c <TimerInsertNewHeadTimer>
 801e6a0:	e002      	b.n	801e6a8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801e6a2:	6878      	ldr	r0, [r7, #4]
 801e6a4:	f000 f9a2 	bl	801e9ec <TimerInsertTimer>
 801e6a8:	69fb      	ldr	r3, [r7, #28]
 801e6aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e6ac:	68fb      	ldr	r3, [r7, #12]
 801e6ae:	f383 8810 	msr	PRIMASK, r3
}
 801e6b2:	bf00      	nop
  {
 801e6b4:	e002      	b.n	801e6bc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801e6b6:	2301      	movs	r3, #1
 801e6b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801e6bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801e6c0:	4618      	mov	r0, r3
 801e6c2:	3728      	adds	r7, #40	@ 0x28
 801e6c4:	46bd      	mov	sp, r7
 801e6c6:	bd80      	pop	{r7, pc}
 801e6c8:	0801fb38 	.word	0x0801fb38
 801e6cc:	20001fb0 	.word	0x20001fb0

0801e6d0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801e6d0:	b580      	push	{r7, lr}
 801e6d2:	b088      	sub	sp, #32
 801e6d4:	af00      	add	r7, sp, #0
 801e6d6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801e6d8:	2300      	movs	r3, #0
 801e6da:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801e6dc:	687b      	ldr	r3, [r7, #4]
 801e6de:	2b00      	cmp	r3, #0
 801e6e0:	d05b      	beq.n	801e79a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e6e2:	f3ef 8310 	mrs	r3, PRIMASK
 801e6e6:	60fb      	str	r3, [r7, #12]
  return(result);
 801e6e8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801e6ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801e6ec:	b672      	cpsid	i
}
 801e6ee:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801e6f0:	4b2d      	ldr	r3, [pc, #180]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e6f2:	681b      	ldr	r3, [r3, #0]
 801e6f4:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801e6f6:	4b2c      	ldr	r3, [pc, #176]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e6f8:	681b      	ldr	r3, [r3, #0]
 801e6fa:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801e6fc:	687b      	ldr	r3, [r7, #4]
 801e6fe:	2201      	movs	r2, #1
 801e700:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801e702:	4b29      	ldr	r3, [pc, #164]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e704:	681b      	ldr	r3, [r3, #0]
 801e706:	2b00      	cmp	r3, #0
 801e708:	d041      	beq.n	801e78e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801e70a:	687b      	ldr	r3, [r7, #4]
 801e70c:	2200      	movs	r2, #0
 801e70e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801e710:	4b25      	ldr	r3, [pc, #148]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e712:	681b      	ldr	r3, [r3, #0]
 801e714:	687a      	ldr	r2, [r7, #4]
 801e716:	429a      	cmp	r2, r3
 801e718:	d134      	bne.n	801e784 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801e71a:	4b23      	ldr	r3, [pc, #140]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e71c:	681b      	ldr	r3, [r3, #0]
 801e71e:	2200      	movs	r2, #0
 801e720:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801e722:	4b21      	ldr	r3, [pc, #132]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e724:	681b      	ldr	r3, [r3, #0]
 801e726:	695b      	ldr	r3, [r3, #20]
 801e728:	2b00      	cmp	r3, #0
 801e72a:	d00a      	beq.n	801e742 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801e72c:	4b1e      	ldr	r3, [pc, #120]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e72e:	681b      	ldr	r3, [r3, #0]
 801e730:	695b      	ldr	r3, [r3, #20]
 801e732:	4a1d      	ldr	r2, [pc, #116]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e734:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801e736:	4b1c      	ldr	r3, [pc, #112]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e738:	681b      	ldr	r3, [r3, #0]
 801e73a:	4618      	mov	r0, r3
 801e73c:	f000 f92c 	bl	801e998 <TimerSetTimeout>
 801e740:	e023      	b.n	801e78a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801e742:	4b1a      	ldr	r3, [pc, #104]	@ (801e7ac <UTIL_TIMER_Stop+0xdc>)
 801e744:	68db      	ldr	r3, [r3, #12]
 801e746:	4798      	blx	r3
            TimerListHead = NULL;
 801e748:	4b17      	ldr	r3, [pc, #92]	@ (801e7a8 <UTIL_TIMER_Stop+0xd8>)
 801e74a:	2200      	movs	r2, #0
 801e74c:	601a      	str	r2, [r3, #0]
 801e74e:	e01c      	b.n	801e78a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801e750:	697a      	ldr	r2, [r7, #20]
 801e752:	687b      	ldr	r3, [r7, #4]
 801e754:	429a      	cmp	r2, r3
 801e756:	d110      	bne.n	801e77a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801e758:	697b      	ldr	r3, [r7, #20]
 801e75a:	695b      	ldr	r3, [r3, #20]
 801e75c:	2b00      	cmp	r3, #0
 801e75e:	d006      	beq.n	801e76e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801e760:	697b      	ldr	r3, [r7, #20]
 801e762:	695b      	ldr	r3, [r3, #20]
 801e764:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801e766:	69bb      	ldr	r3, [r7, #24]
 801e768:	697a      	ldr	r2, [r7, #20]
 801e76a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801e76c:	e00d      	b.n	801e78a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801e76e:	2300      	movs	r3, #0
 801e770:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801e772:	69bb      	ldr	r3, [r7, #24]
 801e774:	697a      	ldr	r2, [r7, #20]
 801e776:	615a      	str	r2, [r3, #20]
            break;
 801e778:	e007      	b.n	801e78a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801e77a:	697b      	ldr	r3, [r7, #20]
 801e77c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801e77e:	697b      	ldr	r3, [r7, #20]
 801e780:	695b      	ldr	r3, [r3, #20]
 801e782:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801e784:	697b      	ldr	r3, [r7, #20]
 801e786:	2b00      	cmp	r3, #0
 801e788:	d1e2      	bne.n	801e750 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801e78a:	2300      	movs	r3, #0
 801e78c:	77fb      	strb	r3, [r7, #31]
 801e78e:	693b      	ldr	r3, [r7, #16]
 801e790:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e792:	68bb      	ldr	r3, [r7, #8]
 801e794:	f383 8810 	msr	PRIMASK, r3
}
 801e798:	e001      	b.n	801e79e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801e79a:	2301      	movs	r3, #1
 801e79c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801e79e:	7ffb      	ldrb	r3, [r7, #31]
}
 801e7a0:	4618      	mov	r0, r3
 801e7a2:	3720      	adds	r7, #32
 801e7a4:	46bd      	mov	sp, r7
 801e7a6:	bd80      	pop	{r7, pc}
 801e7a8:	20001fb0 	.word	0x20001fb0
 801e7ac:	0801fb38 	.word	0x0801fb38

0801e7b0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801e7b0:	b580      	push	{r7, lr}
 801e7b2:	b084      	sub	sp, #16
 801e7b4:	af00      	add	r7, sp, #0
 801e7b6:	6078      	str	r0, [r7, #4]
 801e7b8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801e7ba:	2300      	movs	r3, #0
 801e7bc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	2b00      	cmp	r3, #0
 801e7c2:	d102      	bne.n	801e7ca <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801e7c4:	2301      	movs	r3, #1
 801e7c6:	73fb      	strb	r3, [r7, #15]
 801e7c8:	e014      	b.n	801e7f4 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801e7ca:	4b0d      	ldr	r3, [pc, #52]	@ (801e800 <UTIL_TIMER_SetPeriod+0x50>)
 801e7cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e7ce:	6838      	ldr	r0, [r7, #0]
 801e7d0:	4798      	blx	r3
 801e7d2:	4602      	mov	r2, r0
 801e7d4:	687b      	ldr	r3, [r7, #4]
 801e7d6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801e7d8:	6878      	ldr	r0, [r7, #4]
 801e7da:	f000 f8c1 	bl	801e960 <TimerExists>
 801e7de:	4603      	mov	r3, r0
 801e7e0:	2b00      	cmp	r3, #0
 801e7e2:	d007      	beq.n	801e7f4 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801e7e4:	6878      	ldr	r0, [r7, #4]
 801e7e6:	f7ff ff73 	bl	801e6d0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801e7ea:	6878      	ldr	r0, [r7, #4]
 801e7ec:	f7ff ff02 	bl	801e5f4 <UTIL_TIMER_Start>
 801e7f0:	4603      	mov	r3, r0
 801e7f2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801e7f4:	7bfb      	ldrb	r3, [r7, #15]
}
 801e7f6:	4618      	mov	r0, r3
 801e7f8:	3710      	adds	r7, #16
 801e7fa:	46bd      	mov	sp, r7
 801e7fc:	bd80      	pop	{r7, pc}
 801e7fe:	bf00      	nop
 801e800:	0801fb38 	.word	0x0801fb38

0801e804 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801e804:	b590      	push	{r4, r7, lr}
 801e806:	b089      	sub	sp, #36	@ 0x24
 801e808:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e80a:	f3ef 8310 	mrs	r3, PRIMASK
 801e80e:	60bb      	str	r3, [r7, #8]
  return(result);
 801e810:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801e812:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801e814:	b672      	cpsid	i
}
 801e816:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801e818:	4b38      	ldr	r3, [pc, #224]	@ (801e8fc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801e81a:	695b      	ldr	r3, [r3, #20]
 801e81c:	4798      	blx	r3
 801e81e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801e820:	4b36      	ldr	r3, [pc, #216]	@ (801e8fc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801e822:	691b      	ldr	r3, [r3, #16]
 801e824:	4798      	blx	r3
 801e826:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801e828:	693a      	ldr	r2, [r7, #16]
 801e82a:	697b      	ldr	r3, [r7, #20]
 801e82c:	1ad3      	subs	r3, r2, r3
 801e82e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801e830:	4b33      	ldr	r3, [pc, #204]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e832:	681b      	ldr	r3, [r3, #0]
 801e834:	2b00      	cmp	r3, #0
 801e836:	d037      	beq.n	801e8a8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801e838:	4b31      	ldr	r3, [pc, #196]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e83a:	681b      	ldr	r3, [r3, #0]
 801e83c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801e83e:	69fb      	ldr	r3, [r7, #28]
 801e840:	681b      	ldr	r3, [r3, #0]
 801e842:	68fa      	ldr	r2, [r7, #12]
 801e844:	429a      	cmp	r2, r3
 801e846:	d206      	bcs.n	801e856 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801e848:	69fb      	ldr	r3, [r7, #28]
 801e84a:	681a      	ldr	r2, [r3, #0]
 801e84c:	68fb      	ldr	r3, [r7, #12]
 801e84e:	1ad2      	subs	r2, r2, r3
 801e850:	69fb      	ldr	r3, [r7, #28]
 801e852:	601a      	str	r2, [r3, #0]
 801e854:	e002      	b.n	801e85c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801e856:	69fb      	ldr	r3, [r7, #28]
 801e858:	2200      	movs	r2, #0
 801e85a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801e85c:	69fb      	ldr	r3, [r7, #28]
 801e85e:	695b      	ldr	r3, [r3, #20]
 801e860:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801e862:	69fb      	ldr	r3, [r7, #28]
 801e864:	2b00      	cmp	r3, #0
 801e866:	d1ea      	bne.n	801e83e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801e868:	e01e      	b.n	801e8a8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801e86a:	4b25      	ldr	r3, [pc, #148]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e86c:	681b      	ldr	r3, [r3, #0]
 801e86e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801e870:	4b23      	ldr	r3, [pc, #140]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e872:	681b      	ldr	r3, [r3, #0]
 801e874:	695b      	ldr	r3, [r3, #20]
 801e876:	4a22      	ldr	r2, [pc, #136]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e878:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801e87a:	69fb      	ldr	r3, [r7, #28]
 801e87c:	2200      	movs	r2, #0
 801e87e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801e880:	69fb      	ldr	r3, [r7, #28]
 801e882:	2200      	movs	r2, #0
 801e884:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801e886:	69fb      	ldr	r3, [r7, #28]
 801e888:	68db      	ldr	r3, [r3, #12]
 801e88a:	69fa      	ldr	r2, [r7, #28]
 801e88c:	6912      	ldr	r2, [r2, #16]
 801e88e:	4610      	mov	r0, r2
 801e890:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801e892:	69fb      	ldr	r3, [r7, #28]
 801e894:	7adb      	ldrb	r3, [r3, #11]
 801e896:	2b01      	cmp	r3, #1
 801e898:	d106      	bne.n	801e8a8 <UTIL_TIMER_IRQ_Handler+0xa4>
 801e89a:	69fb      	ldr	r3, [r7, #28]
 801e89c:	7a9b      	ldrb	r3, [r3, #10]
 801e89e:	2b00      	cmp	r3, #0
 801e8a0:	d102      	bne.n	801e8a8 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801e8a2:	69f8      	ldr	r0, [r7, #28]
 801e8a4:	f7ff fea6 	bl	801e5f4 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801e8a8:	4b15      	ldr	r3, [pc, #84]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e8aa:	681b      	ldr	r3, [r3, #0]
 801e8ac:	2b00      	cmp	r3, #0
 801e8ae:	d00d      	beq.n	801e8cc <UTIL_TIMER_IRQ_Handler+0xc8>
 801e8b0:	4b13      	ldr	r3, [pc, #76]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e8b2:	681b      	ldr	r3, [r3, #0]
 801e8b4:	681b      	ldr	r3, [r3, #0]
 801e8b6:	2b00      	cmp	r3, #0
 801e8b8:	d0d7      	beq.n	801e86a <UTIL_TIMER_IRQ_Handler+0x66>
 801e8ba:	4b11      	ldr	r3, [pc, #68]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e8bc:	681b      	ldr	r3, [r3, #0]
 801e8be:	681c      	ldr	r4, [r3, #0]
 801e8c0:	4b0e      	ldr	r3, [pc, #56]	@ (801e8fc <UTIL_TIMER_IRQ_Handler+0xf8>)
 801e8c2:	699b      	ldr	r3, [r3, #24]
 801e8c4:	4798      	blx	r3
 801e8c6:	4603      	mov	r3, r0
 801e8c8:	429c      	cmp	r4, r3
 801e8ca:	d3ce      	bcc.n	801e86a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801e8cc:	4b0c      	ldr	r3, [pc, #48]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e8ce:	681b      	ldr	r3, [r3, #0]
 801e8d0:	2b00      	cmp	r3, #0
 801e8d2:	d009      	beq.n	801e8e8 <UTIL_TIMER_IRQ_Handler+0xe4>
 801e8d4:	4b0a      	ldr	r3, [pc, #40]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e8d6:	681b      	ldr	r3, [r3, #0]
 801e8d8:	7a1b      	ldrb	r3, [r3, #8]
 801e8da:	2b00      	cmp	r3, #0
 801e8dc:	d104      	bne.n	801e8e8 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801e8de:	4b08      	ldr	r3, [pc, #32]	@ (801e900 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801e8e0:	681b      	ldr	r3, [r3, #0]
 801e8e2:	4618      	mov	r0, r3
 801e8e4:	f000 f858 	bl	801e998 <TimerSetTimeout>
 801e8e8:	69bb      	ldr	r3, [r7, #24]
 801e8ea:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e8ec:	687b      	ldr	r3, [r7, #4]
 801e8ee:	f383 8810 	msr	PRIMASK, r3
}
 801e8f2:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801e8f4:	bf00      	nop
 801e8f6:	3724      	adds	r7, #36	@ 0x24
 801e8f8:	46bd      	mov	sp, r7
 801e8fa:	bd90      	pop	{r4, r7, pc}
 801e8fc:	0801fb38 	.word	0x0801fb38
 801e900:	20001fb0 	.word	0x20001fb0

0801e904 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801e904:	b580      	push	{r7, lr}
 801e906:	b082      	sub	sp, #8
 801e908:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801e90a:	4b06      	ldr	r3, [pc, #24]	@ (801e924 <UTIL_TIMER_GetCurrentTime+0x20>)
 801e90c:	69db      	ldr	r3, [r3, #28]
 801e90e:	4798      	blx	r3
 801e910:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801e912:	4b04      	ldr	r3, [pc, #16]	@ (801e924 <UTIL_TIMER_GetCurrentTime+0x20>)
 801e914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e916:	6878      	ldr	r0, [r7, #4]
 801e918:	4798      	blx	r3
 801e91a:	4603      	mov	r3, r0
}
 801e91c:	4618      	mov	r0, r3
 801e91e:	3708      	adds	r7, #8
 801e920:	46bd      	mov	sp, r7
 801e922:	bd80      	pop	{r7, pc}
 801e924:	0801fb38 	.word	0x0801fb38

0801e928 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801e928:	b580      	push	{r7, lr}
 801e92a:	b084      	sub	sp, #16
 801e92c:	af00      	add	r7, sp, #0
 801e92e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801e930:	4b0a      	ldr	r3, [pc, #40]	@ (801e95c <UTIL_TIMER_GetElapsedTime+0x34>)
 801e932:	69db      	ldr	r3, [r3, #28]
 801e934:	4798      	blx	r3
 801e936:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801e938:	4b08      	ldr	r3, [pc, #32]	@ (801e95c <UTIL_TIMER_GetElapsedTime+0x34>)
 801e93a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e93c:	6878      	ldr	r0, [r7, #4]
 801e93e:	4798      	blx	r3
 801e940:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801e942:	4b06      	ldr	r3, [pc, #24]	@ (801e95c <UTIL_TIMER_GetElapsedTime+0x34>)
 801e944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e946:	68f9      	ldr	r1, [r7, #12]
 801e948:	68ba      	ldr	r2, [r7, #8]
 801e94a:	1a8a      	subs	r2, r1, r2
 801e94c:	4610      	mov	r0, r2
 801e94e:	4798      	blx	r3
 801e950:	4603      	mov	r3, r0
}
 801e952:	4618      	mov	r0, r3
 801e954:	3710      	adds	r7, #16
 801e956:	46bd      	mov	sp, r7
 801e958:	bd80      	pop	{r7, pc}
 801e95a:	bf00      	nop
 801e95c:	0801fb38 	.word	0x0801fb38

0801e960 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801e960:	b480      	push	{r7}
 801e962:	b085      	sub	sp, #20
 801e964:	af00      	add	r7, sp, #0
 801e966:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801e968:	4b0a      	ldr	r3, [pc, #40]	@ (801e994 <TimerExists+0x34>)
 801e96a:	681b      	ldr	r3, [r3, #0]
 801e96c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801e96e:	e008      	b.n	801e982 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801e970:	68fa      	ldr	r2, [r7, #12]
 801e972:	687b      	ldr	r3, [r7, #4]
 801e974:	429a      	cmp	r2, r3
 801e976:	d101      	bne.n	801e97c <TimerExists+0x1c>
    {
      return true;
 801e978:	2301      	movs	r3, #1
 801e97a:	e006      	b.n	801e98a <TimerExists+0x2a>
    }
    cur = cur->Next;
 801e97c:	68fb      	ldr	r3, [r7, #12]
 801e97e:	695b      	ldr	r3, [r3, #20]
 801e980:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801e982:	68fb      	ldr	r3, [r7, #12]
 801e984:	2b00      	cmp	r3, #0
 801e986:	d1f3      	bne.n	801e970 <TimerExists+0x10>
  }
  return false;
 801e988:	2300      	movs	r3, #0
}
 801e98a:	4618      	mov	r0, r3
 801e98c:	3714      	adds	r7, #20
 801e98e:	46bd      	mov	sp, r7
 801e990:	bc80      	pop	{r7}
 801e992:	4770      	bx	lr
 801e994:	20001fb0 	.word	0x20001fb0

0801e998 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801e998:	b590      	push	{r4, r7, lr}
 801e99a:	b085      	sub	sp, #20
 801e99c:	af00      	add	r7, sp, #0
 801e99e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801e9a0:	4b11      	ldr	r3, [pc, #68]	@ (801e9e8 <TimerSetTimeout+0x50>)
 801e9a2:	6a1b      	ldr	r3, [r3, #32]
 801e9a4:	4798      	blx	r3
 801e9a6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801e9a8:	687b      	ldr	r3, [r7, #4]
 801e9aa:	2201      	movs	r2, #1
 801e9ac:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801e9ae:	687b      	ldr	r3, [r7, #4]
 801e9b0:	681c      	ldr	r4, [r3, #0]
 801e9b2:	4b0d      	ldr	r3, [pc, #52]	@ (801e9e8 <TimerSetTimeout+0x50>)
 801e9b4:	699b      	ldr	r3, [r3, #24]
 801e9b6:	4798      	blx	r3
 801e9b8:	4602      	mov	r2, r0
 801e9ba:	68fb      	ldr	r3, [r7, #12]
 801e9bc:	4413      	add	r3, r2
 801e9be:	429c      	cmp	r4, r3
 801e9c0:	d207      	bcs.n	801e9d2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801e9c2:	4b09      	ldr	r3, [pc, #36]	@ (801e9e8 <TimerSetTimeout+0x50>)
 801e9c4:	699b      	ldr	r3, [r3, #24]
 801e9c6:	4798      	blx	r3
 801e9c8:	4602      	mov	r2, r0
 801e9ca:	68fb      	ldr	r3, [r7, #12]
 801e9cc:	441a      	add	r2, r3
 801e9ce:	687b      	ldr	r3, [r7, #4]
 801e9d0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801e9d2:	4b05      	ldr	r3, [pc, #20]	@ (801e9e8 <TimerSetTimeout+0x50>)
 801e9d4:	689b      	ldr	r3, [r3, #8]
 801e9d6:	687a      	ldr	r2, [r7, #4]
 801e9d8:	6812      	ldr	r2, [r2, #0]
 801e9da:	4610      	mov	r0, r2
 801e9dc:	4798      	blx	r3
}
 801e9de:	bf00      	nop
 801e9e0:	3714      	adds	r7, #20
 801e9e2:	46bd      	mov	sp, r7
 801e9e4:	bd90      	pop	{r4, r7, pc}
 801e9e6:	bf00      	nop
 801e9e8:	0801fb38 	.word	0x0801fb38

0801e9ec <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801e9ec:	b480      	push	{r7}
 801e9ee:	b085      	sub	sp, #20
 801e9f0:	af00      	add	r7, sp, #0
 801e9f2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801e9f4:	4b14      	ldr	r3, [pc, #80]	@ (801ea48 <TimerInsertTimer+0x5c>)
 801e9f6:	681b      	ldr	r3, [r3, #0]
 801e9f8:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801e9fa:	4b13      	ldr	r3, [pc, #76]	@ (801ea48 <TimerInsertTimer+0x5c>)
 801e9fc:	681b      	ldr	r3, [r3, #0]
 801e9fe:	695b      	ldr	r3, [r3, #20]
 801ea00:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801ea02:	e012      	b.n	801ea2a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801ea04:	687b      	ldr	r3, [r7, #4]
 801ea06:	681a      	ldr	r2, [r3, #0]
 801ea08:	68bb      	ldr	r3, [r7, #8]
 801ea0a:	681b      	ldr	r3, [r3, #0]
 801ea0c:	429a      	cmp	r2, r3
 801ea0e:	d905      	bls.n	801ea1c <TimerInsertTimer+0x30>
    {
        cur = next;
 801ea10:	68bb      	ldr	r3, [r7, #8]
 801ea12:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801ea14:	68bb      	ldr	r3, [r7, #8]
 801ea16:	695b      	ldr	r3, [r3, #20]
 801ea18:	60bb      	str	r3, [r7, #8]
 801ea1a:	e006      	b.n	801ea2a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801ea1c:	68fb      	ldr	r3, [r7, #12]
 801ea1e:	687a      	ldr	r2, [r7, #4]
 801ea20:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801ea22:	687b      	ldr	r3, [r7, #4]
 801ea24:	68ba      	ldr	r2, [r7, #8]
 801ea26:	615a      	str	r2, [r3, #20]
        return;
 801ea28:	e009      	b.n	801ea3e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801ea2a:	68fb      	ldr	r3, [r7, #12]
 801ea2c:	695b      	ldr	r3, [r3, #20]
 801ea2e:	2b00      	cmp	r3, #0
 801ea30:	d1e8      	bne.n	801ea04 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801ea32:	68fb      	ldr	r3, [r7, #12]
 801ea34:	687a      	ldr	r2, [r7, #4]
 801ea36:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801ea38:	687b      	ldr	r3, [r7, #4]
 801ea3a:	2200      	movs	r2, #0
 801ea3c:	615a      	str	r2, [r3, #20]
}
 801ea3e:	3714      	adds	r7, #20
 801ea40:	46bd      	mov	sp, r7
 801ea42:	bc80      	pop	{r7}
 801ea44:	4770      	bx	lr
 801ea46:	bf00      	nop
 801ea48:	20001fb0 	.word	0x20001fb0

0801ea4c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801ea4c:	b580      	push	{r7, lr}
 801ea4e:	b084      	sub	sp, #16
 801ea50:	af00      	add	r7, sp, #0
 801ea52:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801ea54:	4b0b      	ldr	r3, [pc, #44]	@ (801ea84 <TimerInsertNewHeadTimer+0x38>)
 801ea56:	681b      	ldr	r3, [r3, #0]
 801ea58:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801ea5a:	68fb      	ldr	r3, [r7, #12]
 801ea5c:	2b00      	cmp	r3, #0
 801ea5e:	d002      	beq.n	801ea66 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801ea60:	68fb      	ldr	r3, [r7, #12]
 801ea62:	2200      	movs	r2, #0
 801ea64:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801ea66:	687b      	ldr	r3, [r7, #4]
 801ea68:	68fa      	ldr	r2, [r7, #12]
 801ea6a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801ea6c:	4a05      	ldr	r2, [pc, #20]	@ (801ea84 <TimerInsertNewHeadTimer+0x38>)
 801ea6e:	687b      	ldr	r3, [r7, #4]
 801ea70:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801ea72:	4b04      	ldr	r3, [pc, #16]	@ (801ea84 <TimerInsertNewHeadTimer+0x38>)
 801ea74:	681b      	ldr	r3, [r3, #0]
 801ea76:	4618      	mov	r0, r3
 801ea78:	f7ff ff8e 	bl	801e998 <TimerSetTimeout>
}
 801ea7c:	bf00      	nop
 801ea7e:	3710      	adds	r7, #16
 801ea80:	46bd      	mov	sp, r7
 801ea82:	bd80      	pop	{r7, pc}
 801ea84:	20001fb0 	.word	0x20001fb0

0801ea88 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801ea88:	b580      	push	{r7, lr}
 801ea8a:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801ea8c:	2218      	movs	r2, #24
 801ea8e:	2100      	movs	r1, #0
 801ea90:	4807      	ldr	r0, [pc, #28]	@ (801eab0 <UTIL_ADV_TRACE_Init+0x28>)
 801ea92:	f7ff f862 	bl	801db5a <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801ea96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801ea9a:	2100      	movs	r1, #0
 801ea9c:	4805      	ldr	r0, [pc, #20]	@ (801eab4 <UTIL_ADV_TRACE_Init+0x2c>)
 801ea9e:	f7ff f85c 	bl	801db5a <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801eaa2:	4b05      	ldr	r3, [pc, #20]	@ (801eab8 <UTIL_ADV_TRACE_Init+0x30>)
 801eaa4:	681b      	ldr	r3, [r3, #0]
 801eaa6:	4805      	ldr	r0, [pc, #20]	@ (801eabc <UTIL_ADV_TRACE_Init+0x34>)
 801eaa8:	4798      	blx	r3
 801eaaa:	4603      	mov	r3, r0
}
 801eaac:	4618      	mov	r0, r3
 801eaae:	bd80      	pop	{r7, pc}
 801eab0:	20001fb4 	.word	0x20001fb4
 801eab4:	20001fcc 	.word	0x20001fcc
 801eab8:	0801fb78 	.word	0x0801fb78
 801eabc:	0801ed29 	.word	0x0801ed29

0801eac0 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801eac0:	b480      	push	{r7}
 801eac2:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801eac4:	4b06      	ldr	r3, [pc, #24]	@ (801eae0 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801eac6:	8a5a      	ldrh	r2, [r3, #18]
 801eac8:	4b05      	ldr	r3, [pc, #20]	@ (801eae0 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801eaca:	8a1b      	ldrh	r3, [r3, #16]
 801eacc:	429a      	cmp	r2, r3
 801eace:	d101      	bne.n	801ead4 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801ead0:	2301      	movs	r3, #1
 801ead2:	e000      	b.n	801ead6 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801ead4:	2300      	movs	r3, #0
}
 801ead6:	4618      	mov	r0, r3
 801ead8:	46bd      	mov	sp, r7
 801eada:	bc80      	pop	{r7}
 801eadc:	4770      	bx	lr
 801eade:	bf00      	nop
 801eae0:	20001fb4 	.word	0x20001fb4

0801eae4 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801eae4:	b408      	push	{r3}
 801eae6:	b580      	push	{r7, lr}
 801eae8:	b08d      	sub	sp, #52	@ 0x34
 801eaea:	af00      	add	r7, sp, #0
 801eaec:	60f8      	str	r0, [r7, #12]
 801eaee:	60b9      	str	r1, [r7, #8]
 801eaf0:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801eaf2:	2300      	movs	r3, #0
 801eaf4:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801eaf6:	2300      	movs	r3, #0
 801eaf8:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801eafa:	4b37      	ldr	r3, [pc, #220]	@ (801ebd8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801eafc:	7a1b      	ldrb	r3, [r3, #8]
 801eafe:	461a      	mov	r2, r3
 801eb00:	68fb      	ldr	r3, [r7, #12]
 801eb02:	4293      	cmp	r3, r2
 801eb04:	d902      	bls.n	801eb0c <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801eb06:	f06f 0304 	mvn.w	r3, #4
 801eb0a:	e05e      	b.n	801ebca <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801eb0c:	4b32      	ldr	r3, [pc, #200]	@ (801ebd8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801eb0e:	68da      	ldr	r2, [r3, #12]
 801eb10:	68bb      	ldr	r3, [r7, #8]
 801eb12:	4013      	ands	r3, r2
 801eb14:	68ba      	ldr	r2, [r7, #8]
 801eb16:	429a      	cmp	r2, r3
 801eb18:	d002      	beq.n	801eb20 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801eb1a:	f06f 0305 	mvn.w	r3, #5
 801eb1e:	e054      	b.n	801ebca <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801eb20:	4b2d      	ldr	r3, [pc, #180]	@ (801ebd8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801eb22:	685b      	ldr	r3, [r3, #4]
 801eb24:	2b00      	cmp	r3, #0
 801eb26:	d00a      	beq.n	801eb3e <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801eb28:	687b      	ldr	r3, [r7, #4]
 801eb2a:	2b00      	cmp	r3, #0
 801eb2c:	d007      	beq.n	801eb3e <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801eb2e:	4b2a      	ldr	r3, [pc, #168]	@ (801ebd8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801eb30:	685b      	ldr	r3, [r3, #4]
 801eb32:	f107 0116 	add.w	r1, r7, #22
 801eb36:	f107 0218 	add.w	r2, r7, #24
 801eb3a:	4610      	mov	r0, r2
 801eb3c:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801eb3e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801eb42:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801eb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eb46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801eb48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801eb4c:	4823      	ldr	r0, [pc, #140]	@ (801ebdc <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801eb4e:	f7ff fa2b 	bl	801dfa8 <tiny_vsnprintf_like>
 801eb52:	4603      	mov	r3, r0
 801eb54:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801eb56:	f000 f9f1 	bl	801ef3c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801eb5a:	8afa      	ldrh	r2, [r7, #22]
 801eb5c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801eb5e:	4413      	add	r3, r2
 801eb60:	b29b      	uxth	r3, r3
 801eb62:	f107 0214 	add.w	r2, r7, #20
 801eb66:	4611      	mov	r1, r2
 801eb68:	4618      	mov	r0, r3
 801eb6a:	f000 f969 	bl	801ee40 <TRACE_AllocateBufer>
 801eb6e:	4603      	mov	r3, r0
 801eb70:	f1b3 3fff 	cmp.w	r3, #4294967295
 801eb74:	d025      	beq.n	801ebc2 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801eb76:	2300      	movs	r3, #0
 801eb78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801eb7a:	e00e      	b.n	801eb9a <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801eb7c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801eb7e:	8aba      	ldrh	r2, [r7, #20]
 801eb80:	3330      	adds	r3, #48	@ 0x30
 801eb82:	443b      	add	r3, r7
 801eb84:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801eb88:	4b15      	ldr	r3, [pc, #84]	@ (801ebe0 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801eb8a:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801eb8c:	8abb      	ldrh	r3, [r7, #20]
 801eb8e:	3301      	adds	r3, #1
 801eb90:	b29b      	uxth	r3, r3
 801eb92:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801eb94:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801eb96:	3301      	adds	r3, #1
 801eb98:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801eb9a:	8afb      	ldrh	r3, [r7, #22]
 801eb9c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801eb9e:	429a      	cmp	r2, r3
 801eba0:	d3ec      	bcc.n	801eb7c <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801eba2:	8abb      	ldrh	r3, [r7, #20]
 801eba4:	461a      	mov	r2, r3
 801eba6:	4b0e      	ldr	r3, [pc, #56]	@ (801ebe0 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801eba8:	18d0      	adds	r0, r2, r3
 801ebaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ebac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ebae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801ebb2:	f7ff f9f9 	bl	801dfa8 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801ebb6:	f000 f9df 	bl	801ef78 <TRACE_UnLock>

    return TRACE_Send();
 801ebba:	f000 f831 	bl	801ec20 <TRACE_Send>
 801ebbe:	4603      	mov	r3, r0
 801ebc0:	e003      	b.n	801ebca <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801ebc2:	f000 f9d9 	bl	801ef78 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801ebc6:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801ebca:	4618      	mov	r0, r3
 801ebcc:	3734      	adds	r7, #52	@ 0x34
 801ebce:	46bd      	mov	sp, r7
 801ebd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801ebd4:	b001      	add	sp, #4
 801ebd6:	4770      	bx	lr
 801ebd8:	20001fb4 	.word	0x20001fb4
 801ebdc:	200023cc 	.word	0x200023cc
 801ebe0:	20001fcc 	.word	0x20001fcc

0801ebe4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801ebe4:	b480      	push	{r7}
 801ebe6:	b083      	sub	sp, #12
 801ebe8:	af00      	add	r7, sp, #0
 801ebea:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801ebec:	4a03      	ldr	r2, [pc, #12]	@ (801ebfc <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801ebee:	687b      	ldr	r3, [r7, #4]
 801ebf0:	6053      	str	r3, [r2, #4]
}
 801ebf2:	bf00      	nop
 801ebf4:	370c      	adds	r7, #12
 801ebf6:	46bd      	mov	sp, r7
 801ebf8:	bc80      	pop	{r7}
 801ebfa:	4770      	bx	lr
 801ebfc:	20001fb4 	.word	0x20001fb4

0801ec00 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801ec00:	b480      	push	{r7}
 801ec02:	b083      	sub	sp, #12
 801ec04:	af00      	add	r7, sp, #0
 801ec06:	4603      	mov	r3, r0
 801ec08:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801ec0a:	4a04      	ldr	r2, [pc, #16]	@ (801ec1c <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801ec0c:	79fb      	ldrb	r3, [r7, #7]
 801ec0e:	7213      	strb	r3, [r2, #8]
}
 801ec10:	bf00      	nop
 801ec12:	370c      	adds	r7, #12
 801ec14:	46bd      	mov	sp, r7
 801ec16:	bc80      	pop	{r7}
 801ec18:	4770      	bx	lr
 801ec1a:	bf00      	nop
 801ec1c:	20001fb4 	.word	0x20001fb4

0801ec20 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801ec20:	b580      	push	{r7, lr}
 801ec22:	b088      	sub	sp, #32
 801ec24:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801ec26:	2300      	movs	r3, #0
 801ec28:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801ec2a:	2300      	movs	r3, #0
 801ec2c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ec2e:	f3ef 8310 	mrs	r3, PRIMASK
 801ec32:	613b      	str	r3, [r7, #16]
  return(result);
 801ec34:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ec36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ec38:	b672      	cpsid	i
}
 801ec3a:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801ec3c:	f000 f9ba 	bl	801efb4 <TRACE_IsLocked>
 801ec40:	4603      	mov	r3, r0
 801ec42:	2b00      	cmp	r3, #0
 801ec44:	d15d      	bne.n	801ed02 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801ec46:	f000 f979 	bl	801ef3c <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801ec4a:	4b34      	ldr	r3, [pc, #208]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec4c:	8a1a      	ldrh	r2, [r3, #16]
 801ec4e:	4b33      	ldr	r3, [pc, #204]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec50:	8a5b      	ldrh	r3, [r3, #18]
 801ec52:	429a      	cmp	r2, r3
 801ec54:	d04d      	beq.n	801ecf2 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801ec56:	4b31      	ldr	r3, [pc, #196]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec58:	789b      	ldrb	r3, [r3, #2]
 801ec5a:	2b01      	cmp	r3, #1
 801ec5c:	d117      	bne.n	801ec8e <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801ec5e:	4b2f      	ldr	r3, [pc, #188]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec60:	881a      	ldrh	r2, [r3, #0]
 801ec62:	4b2e      	ldr	r3, [pc, #184]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec64:	8a1b      	ldrh	r3, [r3, #16]
 801ec66:	1ad3      	subs	r3, r2, r3
 801ec68:	b29a      	uxth	r2, r3
 801ec6a:	4b2c      	ldr	r3, [pc, #176]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec6c:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801ec6e:	4b2b      	ldr	r3, [pc, #172]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec70:	2202      	movs	r2, #2
 801ec72:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801ec74:	4b29      	ldr	r3, [pc, #164]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec76:	2200      	movs	r2, #0
 801ec78:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801ec7a:	4b28      	ldr	r3, [pc, #160]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec7c:	8a9b      	ldrh	r3, [r3, #20]
 801ec7e:	2b00      	cmp	r3, #0
 801ec80:	d105      	bne.n	801ec8e <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801ec82:	4b26      	ldr	r3, [pc, #152]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec84:	2200      	movs	r2, #0
 801ec86:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801ec88:	4b24      	ldr	r3, [pc, #144]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec8a:	2200      	movs	r2, #0
 801ec8c:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801ec8e:	4b23      	ldr	r3, [pc, #140]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec90:	789b      	ldrb	r3, [r3, #2]
 801ec92:	2b00      	cmp	r3, #0
 801ec94:	d115      	bne.n	801ecc2 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801ec96:	4b21      	ldr	r3, [pc, #132]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec98:	8a5a      	ldrh	r2, [r3, #18]
 801ec9a:	4b20      	ldr	r3, [pc, #128]	@ (801ed1c <TRACE_Send+0xfc>)
 801ec9c:	8a1b      	ldrh	r3, [r3, #16]
 801ec9e:	429a      	cmp	r2, r3
 801eca0:	d908      	bls.n	801ecb4 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801eca2:	4b1e      	ldr	r3, [pc, #120]	@ (801ed1c <TRACE_Send+0xfc>)
 801eca4:	8a5a      	ldrh	r2, [r3, #18]
 801eca6:	4b1d      	ldr	r3, [pc, #116]	@ (801ed1c <TRACE_Send+0xfc>)
 801eca8:	8a1b      	ldrh	r3, [r3, #16]
 801ecaa:	1ad3      	subs	r3, r2, r3
 801ecac:	b29a      	uxth	r2, r3
 801ecae:	4b1b      	ldr	r3, [pc, #108]	@ (801ed1c <TRACE_Send+0xfc>)
 801ecb0:	829a      	strh	r2, [r3, #20]
 801ecb2:	e006      	b.n	801ecc2 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801ecb4:	4b19      	ldr	r3, [pc, #100]	@ (801ed1c <TRACE_Send+0xfc>)
 801ecb6:	8a1b      	ldrh	r3, [r3, #16]
 801ecb8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801ecbc:	b29a      	uxth	r2, r3
 801ecbe:	4b17      	ldr	r3, [pc, #92]	@ (801ed1c <TRACE_Send+0xfc>)
 801ecc0:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801ecc2:	4b16      	ldr	r3, [pc, #88]	@ (801ed1c <TRACE_Send+0xfc>)
 801ecc4:	8a1b      	ldrh	r3, [r3, #16]
 801ecc6:	461a      	mov	r2, r3
 801ecc8:	4b15      	ldr	r3, [pc, #84]	@ (801ed20 <TRACE_Send+0x100>)
 801ecca:	4413      	add	r3, r2
 801eccc:	61bb      	str	r3, [r7, #24]
 801ecce:	697b      	ldr	r3, [r7, #20]
 801ecd0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ecd2:	68fb      	ldr	r3, [r7, #12]
 801ecd4:	f383 8810 	msr	PRIMASK, r3
}
 801ecd8:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801ecda:	f7e3 fa0f 	bl	80020fc <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801ecde:	4b11      	ldr	r3, [pc, #68]	@ (801ed24 <TRACE_Send+0x104>)
 801ece0:	68db      	ldr	r3, [r3, #12]
 801ece2:	4a0e      	ldr	r2, [pc, #56]	@ (801ed1c <TRACE_Send+0xfc>)
 801ece4:	8a92      	ldrh	r2, [r2, #20]
 801ece6:	4611      	mov	r1, r2
 801ece8:	69b8      	ldr	r0, [r7, #24]
 801ecea:	4798      	blx	r3
 801ecec:	4603      	mov	r3, r0
 801ecee:	77fb      	strb	r3, [r7, #31]
 801ecf0:	e00d      	b.n	801ed0e <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801ecf2:	f000 f941 	bl	801ef78 <TRACE_UnLock>
 801ecf6:	697b      	ldr	r3, [r7, #20]
 801ecf8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ecfa:	68bb      	ldr	r3, [r7, #8]
 801ecfc:	f383 8810 	msr	PRIMASK, r3
}
 801ed00:	e005      	b.n	801ed0e <TRACE_Send+0xee>
 801ed02:	697b      	ldr	r3, [r7, #20]
 801ed04:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ed06:	687b      	ldr	r3, [r7, #4]
 801ed08:	f383 8810 	msr	PRIMASK, r3
}
 801ed0c:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801ed0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ed12:	4618      	mov	r0, r3
 801ed14:	3720      	adds	r7, #32
 801ed16:	46bd      	mov	sp, r7
 801ed18:	bd80      	pop	{r7, pc}
 801ed1a:	bf00      	nop
 801ed1c:	20001fb4 	.word	0x20001fb4
 801ed20:	20001fcc 	.word	0x20001fcc
 801ed24:	0801fb78 	.word	0x0801fb78

0801ed28 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801ed28:	b580      	push	{r7, lr}
 801ed2a:	b088      	sub	sp, #32
 801ed2c:	af00      	add	r7, sp, #0
 801ed2e:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801ed30:	2300      	movs	r3, #0
 801ed32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ed34:	f3ef 8310 	mrs	r3, PRIMASK
 801ed38:	617b      	str	r3, [r7, #20]
  return(result);
 801ed3a:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ed3c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801ed3e:	b672      	cpsid	i
}
 801ed40:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801ed42:	4b3c      	ldr	r3, [pc, #240]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed44:	789b      	ldrb	r3, [r3, #2]
 801ed46:	2b02      	cmp	r3, #2
 801ed48:	d106      	bne.n	801ed58 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801ed4a:	4b3a      	ldr	r3, [pc, #232]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed4c:	2200      	movs	r2, #0
 801ed4e:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801ed50:	4b38      	ldr	r3, [pc, #224]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed52:	2200      	movs	r2, #0
 801ed54:	821a      	strh	r2, [r3, #16]
 801ed56:	e00a      	b.n	801ed6e <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801ed58:	4b36      	ldr	r3, [pc, #216]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed5a:	8a1a      	ldrh	r2, [r3, #16]
 801ed5c:	4b35      	ldr	r3, [pc, #212]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed5e:	8a9b      	ldrh	r3, [r3, #20]
 801ed60:	4413      	add	r3, r2
 801ed62:	b29b      	uxth	r3, r3
 801ed64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801ed68:	b29a      	uxth	r2, r3
 801ed6a:	4b32      	ldr	r3, [pc, #200]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed6c:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801ed6e:	4b31      	ldr	r3, [pc, #196]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed70:	8a1a      	ldrh	r2, [r3, #16]
 801ed72:	4b30      	ldr	r3, [pc, #192]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed74:	8a5b      	ldrh	r3, [r3, #18]
 801ed76:	429a      	cmp	r2, r3
 801ed78:	d04d      	beq.n	801ee16 <TRACE_TxCpltCallback+0xee>
 801ed7a:	4b2e      	ldr	r3, [pc, #184]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed7c:	8adb      	ldrh	r3, [r3, #22]
 801ed7e:	2b01      	cmp	r3, #1
 801ed80:	d149      	bne.n	801ee16 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801ed82:	4b2c      	ldr	r3, [pc, #176]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed84:	789b      	ldrb	r3, [r3, #2]
 801ed86:	2b01      	cmp	r3, #1
 801ed88:	d117      	bne.n	801edba <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801ed8a:	4b2a      	ldr	r3, [pc, #168]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed8c:	881a      	ldrh	r2, [r3, #0]
 801ed8e:	4b29      	ldr	r3, [pc, #164]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed90:	8a1b      	ldrh	r3, [r3, #16]
 801ed92:	1ad3      	subs	r3, r2, r3
 801ed94:	b29a      	uxth	r2, r3
 801ed96:	4b27      	ldr	r3, [pc, #156]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed98:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801ed9a:	4b26      	ldr	r3, [pc, #152]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ed9c:	2202      	movs	r2, #2
 801ed9e:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801eda0:	4b24      	ldr	r3, [pc, #144]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801eda2:	2200      	movs	r2, #0
 801eda4:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801eda6:	4b23      	ldr	r3, [pc, #140]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801eda8:	8a9b      	ldrh	r3, [r3, #20]
 801edaa:	2b00      	cmp	r3, #0
 801edac:	d105      	bne.n	801edba <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801edae:	4b21      	ldr	r3, [pc, #132]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edb0:	2200      	movs	r2, #0
 801edb2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801edb4:	4b1f      	ldr	r3, [pc, #124]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edb6:	2200      	movs	r2, #0
 801edb8:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801edba:	4b1e      	ldr	r3, [pc, #120]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edbc:	789b      	ldrb	r3, [r3, #2]
 801edbe:	2b00      	cmp	r3, #0
 801edc0:	d115      	bne.n	801edee <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801edc2:	4b1c      	ldr	r3, [pc, #112]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edc4:	8a5a      	ldrh	r2, [r3, #18]
 801edc6:	4b1b      	ldr	r3, [pc, #108]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edc8:	8a1b      	ldrh	r3, [r3, #16]
 801edca:	429a      	cmp	r2, r3
 801edcc:	d908      	bls.n	801ede0 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801edce:	4b19      	ldr	r3, [pc, #100]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edd0:	8a5a      	ldrh	r2, [r3, #18]
 801edd2:	4b18      	ldr	r3, [pc, #96]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edd4:	8a1b      	ldrh	r3, [r3, #16]
 801edd6:	1ad3      	subs	r3, r2, r3
 801edd8:	b29a      	uxth	r2, r3
 801edda:	4b16      	ldr	r3, [pc, #88]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801eddc:	829a      	strh	r2, [r3, #20]
 801edde:	e006      	b.n	801edee <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801ede0:	4b14      	ldr	r3, [pc, #80]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ede2:	8a1b      	ldrh	r3, [r3, #16]
 801ede4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801ede8:	b29a      	uxth	r2, r3
 801edea:	4b12      	ldr	r3, [pc, #72]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edec:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801edee:	4b11      	ldr	r3, [pc, #68]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801edf0:	8a1b      	ldrh	r3, [r3, #16]
 801edf2:	461a      	mov	r2, r3
 801edf4:	4b10      	ldr	r3, [pc, #64]	@ (801ee38 <TRACE_TxCpltCallback+0x110>)
 801edf6:	4413      	add	r3, r2
 801edf8:	61fb      	str	r3, [r7, #28]
 801edfa:	69bb      	ldr	r3, [r7, #24]
 801edfc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801edfe:	693b      	ldr	r3, [r7, #16]
 801ee00:	f383 8810 	msr	PRIMASK, r3
}
 801ee04:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801ee06:	4b0d      	ldr	r3, [pc, #52]	@ (801ee3c <TRACE_TxCpltCallback+0x114>)
 801ee08:	68db      	ldr	r3, [r3, #12]
 801ee0a:	4a0a      	ldr	r2, [pc, #40]	@ (801ee34 <TRACE_TxCpltCallback+0x10c>)
 801ee0c:	8a92      	ldrh	r2, [r2, #20]
 801ee0e:	4611      	mov	r1, r2
 801ee10:	69f8      	ldr	r0, [r7, #28]
 801ee12:	4798      	blx	r3
 801ee14:	e00a      	b.n	801ee2c <TRACE_TxCpltCallback+0x104>
 801ee16:	69bb      	ldr	r3, [r7, #24]
 801ee18:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ee1a:	68fb      	ldr	r3, [r7, #12]
 801ee1c:	f383 8810 	msr	PRIMASK, r3
}
 801ee20:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801ee22:	f7e3 f973 	bl	800210c <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801ee26:	f000 f8a7 	bl	801ef78 <TRACE_UnLock>
  }
}
 801ee2a:	bf00      	nop
 801ee2c:	bf00      	nop
 801ee2e:	3720      	adds	r7, #32
 801ee30:	46bd      	mov	sp, r7
 801ee32:	bd80      	pop	{r7, pc}
 801ee34:	20001fb4 	.word	0x20001fb4
 801ee38:	20001fcc 	.word	0x20001fcc
 801ee3c:	0801fb78 	.word	0x0801fb78

0801ee40 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801ee40:	b480      	push	{r7}
 801ee42:	b087      	sub	sp, #28
 801ee44:	af00      	add	r7, sp, #0
 801ee46:	4603      	mov	r3, r0
 801ee48:	6039      	str	r1, [r7, #0]
 801ee4a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801ee4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ee50:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ee52:	f3ef 8310 	mrs	r3, PRIMASK
 801ee56:	60fb      	str	r3, [r7, #12]
  return(result);
 801ee58:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ee5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ee5c:	b672      	cpsid	i
}
 801ee5e:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801ee60:	4b35      	ldr	r3, [pc, #212]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee62:	8a5a      	ldrh	r2, [r3, #18]
 801ee64:	4b34      	ldr	r3, [pc, #208]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee66:	8a1b      	ldrh	r3, [r3, #16]
 801ee68:	429a      	cmp	r2, r3
 801ee6a:	d11b      	bne.n	801eea4 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801ee6c:	4b32      	ldr	r3, [pc, #200]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee6e:	8a5b      	ldrh	r3, [r3, #18]
 801ee70:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801ee74:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801ee76:	88fa      	ldrh	r2, [r7, #6]
 801ee78:	8afb      	ldrh	r3, [r7, #22]
 801ee7a:	429a      	cmp	r2, r3
 801ee7c:	d33a      	bcc.n	801eef4 <TRACE_AllocateBufer+0xb4>
 801ee7e:	4b2e      	ldr	r3, [pc, #184]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee80:	8a1b      	ldrh	r3, [r3, #16]
 801ee82:	88fa      	ldrh	r2, [r7, #6]
 801ee84:	429a      	cmp	r2, r3
 801ee86:	d235      	bcs.n	801eef4 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801ee88:	4b2b      	ldr	r3, [pc, #172]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee8a:	2201      	movs	r2, #1
 801ee8c:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801ee8e:	4b2a      	ldr	r3, [pc, #168]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee90:	8a5a      	ldrh	r2, [r3, #18]
 801ee92:	4b29      	ldr	r3, [pc, #164]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee94:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801ee96:	4b28      	ldr	r3, [pc, #160]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee98:	8a1b      	ldrh	r3, [r3, #16]
 801ee9a:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801ee9c:	4b26      	ldr	r3, [pc, #152]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ee9e:	2200      	movs	r2, #0
 801eea0:	825a      	strh	r2, [r3, #18]
 801eea2:	e027      	b.n	801eef4 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801eea4:	4b24      	ldr	r3, [pc, #144]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eea6:	8a5a      	ldrh	r2, [r3, #18]
 801eea8:	4b23      	ldr	r3, [pc, #140]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eeaa:	8a1b      	ldrh	r3, [r3, #16]
 801eeac:	429a      	cmp	r2, r3
 801eeae:	d91b      	bls.n	801eee8 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801eeb0:	4b21      	ldr	r3, [pc, #132]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eeb2:	8a5b      	ldrh	r3, [r3, #18]
 801eeb4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801eeb8:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801eeba:	88fa      	ldrh	r2, [r7, #6]
 801eebc:	8afb      	ldrh	r3, [r7, #22]
 801eebe:	429a      	cmp	r2, r3
 801eec0:	d318      	bcc.n	801eef4 <TRACE_AllocateBufer+0xb4>
 801eec2:	4b1d      	ldr	r3, [pc, #116]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eec4:	8a1b      	ldrh	r3, [r3, #16]
 801eec6:	88fa      	ldrh	r2, [r7, #6]
 801eec8:	429a      	cmp	r2, r3
 801eeca:	d213      	bcs.n	801eef4 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801eecc:	4b1a      	ldr	r3, [pc, #104]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eece:	2201      	movs	r2, #1
 801eed0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801eed2:	4b19      	ldr	r3, [pc, #100]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eed4:	8a5a      	ldrh	r2, [r3, #18]
 801eed6:	4b18      	ldr	r3, [pc, #96]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eed8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801eeda:	4b17      	ldr	r3, [pc, #92]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eedc:	8a1b      	ldrh	r3, [r3, #16]
 801eede:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801eee0:	4b15      	ldr	r3, [pc, #84]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eee2:	2200      	movs	r2, #0
 801eee4:	825a      	strh	r2, [r3, #18]
 801eee6:	e005      	b.n	801eef4 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801eee8:	4b13      	ldr	r3, [pc, #76]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eeea:	8a1a      	ldrh	r2, [r3, #16]
 801eeec:	4b12      	ldr	r3, [pc, #72]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eeee:	8a5b      	ldrh	r3, [r3, #18]
 801eef0:	1ad3      	subs	r3, r2, r3
 801eef2:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801eef4:	8afa      	ldrh	r2, [r7, #22]
 801eef6:	88fb      	ldrh	r3, [r7, #6]
 801eef8:	429a      	cmp	r2, r3
 801eefa:	d90f      	bls.n	801ef1c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801eefc:	4b0e      	ldr	r3, [pc, #56]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801eefe:	8a5a      	ldrh	r2, [r3, #18]
 801ef00:	683b      	ldr	r3, [r7, #0]
 801ef02:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801ef04:	4b0c      	ldr	r3, [pc, #48]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ef06:	8a5a      	ldrh	r2, [r3, #18]
 801ef08:	88fb      	ldrh	r3, [r7, #6]
 801ef0a:	4413      	add	r3, r2
 801ef0c:	b29b      	uxth	r3, r3
 801ef0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801ef12:	b29a      	uxth	r2, r3
 801ef14:	4b08      	ldr	r3, [pc, #32]	@ (801ef38 <TRACE_AllocateBufer+0xf8>)
 801ef16:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801ef18:	2300      	movs	r3, #0
 801ef1a:	82bb      	strh	r3, [r7, #20]
 801ef1c:	693b      	ldr	r3, [r7, #16]
 801ef1e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ef20:	68bb      	ldr	r3, [r7, #8]
 801ef22:	f383 8810 	msr	PRIMASK, r3
}
 801ef26:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801ef28:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801ef2c:	4618      	mov	r0, r3
 801ef2e:	371c      	adds	r7, #28
 801ef30:	46bd      	mov	sp, r7
 801ef32:	bc80      	pop	{r7}
 801ef34:	4770      	bx	lr
 801ef36:	bf00      	nop
 801ef38:	20001fb4 	.word	0x20001fb4

0801ef3c <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801ef3c:	b480      	push	{r7}
 801ef3e:	b085      	sub	sp, #20
 801ef40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ef42:	f3ef 8310 	mrs	r3, PRIMASK
 801ef46:	607b      	str	r3, [r7, #4]
  return(result);
 801ef48:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ef4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801ef4c:	b672      	cpsid	i
}
 801ef4e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801ef50:	4b08      	ldr	r3, [pc, #32]	@ (801ef74 <TRACE_Lock+0x38>)
 801ef52:	8adb      	ldrh	r3, [r3, #22]
 801ef54:	3301      	adds	r3, #1
 801ef56:	b29a      	uxth	r2, r3
 801ef58:	4b06      	ldr	r3, [pc, #24]	@ (801ef74 <TRACE_Lock+0x38>)
 801ef5a:	82da      	strh	r2, [r3, #22]
 801ef5c:	68fb      	ldr	r3, [r7, #12]
 801ef5e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ef60:	68bb      	ldr	r3, [r7, #8]
 801ef62:	f383 8810 	msr	PRIMASK, r3
}
 801ef66:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801ef68:	bf00      	nop
 801ef6a:	3714      	adds	r7, #20
 801ef6c:	46bd      	mov	sp, r7
 801ef6e:	bc80      	pop	{r7}
 801ef70:	4770      	bx	lr
 801ef72:	bf00      	nop
 801ef74:	20001fb4 	.word	0x20001fb4

0801ef78 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801ef78:	b480      	push	{r7}
 801ef7a:	b085      	sub	sp, #20
 801ef7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ef7e:	f3ef 8310 	mrs	r3, PRIMASK
 801ef82:	607b      	str	r3, [r7, #4]
  return(result);
 801ef84:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ef86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801ef88:	b672      	cpsid	i
}
 801ef8a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801ef8c:	4b08      	ldr	r3, [pc, #32]	@ (801efb0 <TRACE_UnLock+0x38>)
 801ef8e:	8adb      	ldrh	r3, [r3, #22]
 801ef90:	3b01      	subs	r3, #1
 801ef92:	b29a      	uxth	r2, r3
 801ef94:	4b06      	ldr	r3, [pc, #24]	@ (801efb0 <TRACE_UnLock+0x38>)
 801ef96:	82da      	strh	r2, [r3, #22]
 801ef98:	68fb      	ldr	r3, [r7, #12]
 801ef9a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ef9c:	68bb      	ldr	r3, [r7, #8]
 801ef9e:	f383 8810 	msr	PRIMASK, r3
}
 801efa2:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801efa4:	bf00      	nop
 801efa6:	3714      	adds	r7, #20
 801efa8:	46bd      	mov	sp, r7
 801efaa:	bc80      	pop	{r7}
 801efac:	4770      	bx	lr
 801efae:	bf00      	nop
 801efb0:	20001fb4 	.word	0x20001fb4

0801efb4 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801efb4:	b480      	push	{r7}
 801efb6:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801efb8:	4b05      	ldr	r3, [pc, #20]	@ (801efd0 <TRACE_IsLocked+0x1c>)
 801efba:	8adb      	ldrh	r3, [r3, #22]
 801efbc:	2b00      	cmp	r3, #0
 801efbe:	bf14      	ite	ne
 801efc0:	2301      	movne	r3, #1
 801efc2:	2300      	moveq	r3, #0
 801efc4:	b2db      	uxtb	r3, r3
}
 801efc6:	4618      	mov	r0, r3
 801efc8:	46bd      	mov	sp, r7
 801efca:	bc80      	pop	{r7}
 801efcc:	4770      	bx	lr
 801efce:	bf00      	nop
 801efd0:	20001fb4 	.word	0x20001fb4

0801efd4 <memset>:
 801efd4:	4402      	add	r2, r0
 801efd6:	4603      	mov	r3, r0
 801efd8:	4293      	cmp	r3, r2
 801efda:	d100      	bne.n	801efde <memset+0xa>
 801efdc:	4770      	bx	lr
 801efde:	f803 1b01 	strb.w	r1, [r3], #1
 801efe2:	e7f9      	b.n	801efd8 <memset+0x4>

0801efe4 <strstr>:
 801efe4:	780a      	ldrb	r2, [r1, #0]
 801efe6:	b570      	push	{r4, r5, r6, lr}
 801efe8:	b96a      	cbnz	r2, 801f006 <strstr+0x22>
 801efea:	bd70      	pop	{r4, r5, r6, pc}
 801efec:	429a      	cmp	r2, r3
 801efee:	d109      	bne.n	801f004 <strstr+0x20>
 801eff0:	460c      	mov	r4, r1
 801eff2:	4605      	mov	r5, r0
 801eff4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801eff8:	2b00      	cmp	r3, #0
 801effa:	d0f6      	beq.n	801efea <strstr+0x6>
 801effc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801f000:	429e      	cmp	r6, r3
 801f002:	d0f7      	beq.n	801eff4 <strstr+0x10>
 801f004:	3001      	adds	r0, #1
 801f006:	7803      	ldrb	r3, [r0, #0]
 801f008:	2b00      	cmp	r3, #0
 801f00a:	d1ef      	bne.n	801efec <strstr+0x8>
 801f00c:	4618      	mov	r0, r3
 801f00e:	e7ec      	b.n	801efea <strstr+0x6>

0801f010 <__libc_init_array>:
 801f010:	b570      	push	{r4, r5, r6, lr}
 801f012:	4d0d      	ldr	r5, [pc, #52]	@ (801f048 <__libc_init_array+0x38>)
 801f014:	4c0d      	ldr	r4, [pc, #52]	@ (801f04c <__libc_init_array+0x3c>)
 801f016:	1b64      	subs	r4, r4, r5
 801f018:	10a4      	asrs	r4, r4, #2
 801f01a:	2600      	movs	r6, #0
 801f01c:	42a6      	cmp	r6, r4
 801f01e:	d109      	bne.n	801f034 <__libc_init_array+0x24>
 801f020:	4d0b      	ldr	r5, [pc, #44]	@ (801f050 <__libc_init_array+0x40>)
 801f022:	4c0c      	ldr	r4, [pc, #48]	@ (801f054 <__libc_init_array+0x44>)
 801f024:	f000 f898 	bl	801f158 <_init>
 801f028:	1b64      	subs	r4, r4, r5
 801f02a:	10a4      	asrs	r4, r4, #2
 801f02c:	2600      	movs	r6, #0
 801f02e:	42a6      	cmp	r6, r4
 801f030:	d105      	bne.n	801f03e <__libc_init_array+0x2e>
 801f032:	bd70      	pop	{r4, r5, r6, pc}
 801f034:	f855 3b04 	ldr.w	r3, [r5], #4
 801f038:	4798      	blx	r3
 801f03a:	3601      	adds	r6, #1
 801f03c:	e7ee      	b.n	801f01c <__libc_init_array+0xc>
 801f03e:	f855 3b04 	ldr.w	r3, [r5], #4
 801f042:	4798      	blx	r3
 801f044:	3601      	adds	r6, #1
 801f046:	e7f2      	b.n	801f02e <__libc_init_array+0x1e>
 801f048:	080202ec 	.word	0x080202ec
 801f04c:	080202ec 	.word	0x080202ec
 801f050:	080202ec 	.word	0x080202ec
 801f054:	080202f0 	.word	0x080202f0

0801f058 <floor>:
 801f058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f05c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801f060:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 801f064:	2e13      	cmp	r6, #19
 801f066:	4602      	mov	r2, r0
 801f068:	460b      	mov	r3, r1
 801f06a:	460c      	mov	r4, r1
 801f06c:	4605      	mov	r5, r0
 801f06e:	4680      	mov	r8, r0
 801f070:	dc35      	bgt.n	801f0de <floor+0x86>
 801f072:	2e00      	cmp	r6, #0
 801f074:	da17      	bge.n	801f0a6 <floor+0x4e>
 801f076:	a334      	add	r3, pc, #208	@ (adr r3, 801f148 <floor+0xf0>)
 801f078:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f07c:	f7e1 f88a 	bl	8000194 <__adddf3>
 801f080:	2200      	movs	r2, #0
 801f082:	2300      	movs	r3, #0
 801f084:	f7e1 faba 	bl	80005fc <__aeabi_dcmpgt>
 801f088:	b150      	cbz	r0, 801f0a0 <floor+0x48>
 801f08a:	2c00      	cmp	r4, #0
 801f08c:	da57      	bge.n	801f13e <floor+0xe6>
 801f08e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801f092:	432c      	orrs	r4, r5
 801f094:	2500      	movs	r5, #0
 801f096:	42ac      	cmp	r4, r5
 801f098:	4c2d      	ldr	r4, [pc, #180]	@ (801f150 <floor+0xf8>)
 801f09a:	bf08      	it	eq
 801f09c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801f0a0:	4623      	mov	r3, r4
 801f0a2:	462a      	mov	r2, r5
 801f0a4:	e024      	b.n	801f0f0 <floor+0x98>
 801f0a6:	4f2b      	ldr	r7, [pc, #172]	@ (801f154 <floor+0xfc>)
 801f0a8:	4137      	asrs	r7, r6
 801f0aa:	ea01 0c07 	and.w	ip, r1, r7
 801f0ae:	ea5c 0c00 	orrs.w	ip, ip, r0
 801f0b2:	d01d      	beq.n	801f0f0 <floor+0x98>
 801f0b4:	a324      	add	r3, pc, #144	@ (adr r3, 801f148 <floor+0xf0>)
 801f0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f0ba:	f7e1 f86b 	bl	8000194 <__adddf3>
 801f0be:	2200      	movs	r2, #0
 801f0c0:	2300      	movs	r3, #0
 801f0c2:	f7e1 fa9b 	bl	80005fc <__aeabi_dcmpgt>
 801f0c6:	2800      	cmp	r0, #0
 801f0c8:	d0ea      	beq.n	801f0a0 <floor+0x48>
 801f0ca:	2c00      	cmp	r4, #0
 801f0cc:	bfbe      	ittt	lt
 801f0ce:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801f0d2:	4133      	asrlt	r3, r6
 801f0d4:	18e4      	addlt	r4, r4, r3
 801f0d6:	ea24 0407 	bic.w	r4, r4, r7
 801f0da:	2500      	movs	r5, #0
 801f0dc:	e7e0      	b.n	801f0a0 <floor+0x48>
 801f0de:	2e33      	cmp	r6, #51	@ 0x33
 801f0e0:	dd0a      	ble.n	801f0f8 <floor+0xa0>
 801f0e2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801f0e6:	d103      	bne.n	801f0f0 <floor+0x98>
 801f0e8:	f7e1 f854 	bl	8000194 <__adddf3>
 801f0ec:	4602      	mov	r2, r0
 801f0ee:	460b      	mov	r3, r1
 801f0f0:	4610      	mov	r0, r2
 801f0f2:	4619      	mov	r1, r3
 801f0f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f0f8:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 801f0fc:	f04f 3cff 	mov.w	ip, #4294967295
 801f100:	fa2c f707 	lsr.w	r7, ip, r7
 801f104:	4207      	tst	r7, r0
 801f106:	d0f3      	beq.n	801f0f0 <floor+0x98>
 801f108:	a30f      	add	r3, pc, #60	@ (adr r3, 801f148 <floor+0xf0>)
 801f10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f10e:	f7e1 f841 	bl	8000194 <__adddf3>
 801f112:	2200      	movs	r2, #0
 801f114:	2300      	movs	r3, #0
 801f116:	f7e1 fa71 	bl	80005fc <__aeabi_dcmpgt>
 801f11a:	2800      	cmp	r0, #0
 801f11c:	d0c0      	beq.n	801f0a0 <floor+0x48>
 801f11e:	2c00      	cmp	r4, #0
 801f120:	da0a      	bge.n	801f138 <floor+0xe0>
 801f122:	2e14      	cmp	r6, #20
 801f124:	d101      	bne.n	801f12a <floor+0xd2>
 801f126:	3401      	adds	r4, #1
 801f128:	e006      	b.n	801f138 <floor+0xe0>
 801f12a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801f12e:	2301      	movs	r3, #1
 801f130:	40b3      	lsls	r3, r6
 801f132:	441d      	add	r5, r3
 801f134:	4545      	cmp	r5, r8
 801f136:	d3f6      	bcc.n	801f126 <floor+0xce>
 801f138:	ea25 0507 	bic.w	r5, r5, r7
 801f13c:	e7b0      	b.n	801f0a0 <floor+0x48>
 801f13e:	2500      	movs	r5, #0
 801f140:	462c      	mov	r4, r5
 801f142:	e7ad      	b.n	801f0a0 <floor+0x48>
 801f144:	f3af 8000 	nop.w
 801f148:	8800759c 	.word	0x8800759c
 801f14c:	7e37e43c 	.word	0x7e37e43c
 801f150:	bff00000 	.word	0xbff00000
 801f154:	000fffff 	.word	0x000fffff

0801f158 <_init>:
 801f158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f15a:	bf00      	nop
 801f15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f15e:	bc08      	pop	{r3}
 801f160:	469e      	mov	lr, r3
 801f162:	4770      	bx	lr

0801f164 <_fini>:
 801f164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f166:	bf00      	nop
 801f168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f16a:	bc08      	pop	{r3}
 801f16c:	469e      	mov	lr, r3
 801f16e:	4770      	bx	lr
