{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522111393047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522111393235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 21:43:12 2018 " "Processing started: Mon Mar 26 21:43:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522111393235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111393235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111393251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522111401030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522111401030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "../src/rtl/PC.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445061 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/rtl/PC.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445155 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-rtl " "Found design unit 1: Mux16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-rtl " "Found design unit 1: Mux8Way16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-rtl " "Found design unit 1: Mux8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-rtl " "Found design unit 1: Mux4Way16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way-rtl " "Found design unit 1: Mux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445311 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-rtl " "Found design unit 1: Mux2Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445327 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd " "Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522111445327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dmux8Way-rtl " "Found design unit 1: Dmux8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445374 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445374 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-rtl " "Found design unit 1: DMux2Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445405 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-rtl " "Found design unit 1: BarrelShifter16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445421 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-rtl " "Found design unit 1: BarrelShifter8-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445436 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445468 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-strucZero16 " "Found design unit 1: zerador16-strucZero16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445483 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445499 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445546 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445561 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445593 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register64.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register64.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "../src/rtl/Register64.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register32.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register32.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "../src/rtl/Register32.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../src/rtl/Register16.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register8.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../src/rtl/Register8.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram512.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram512.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "../src/rtl/Ram512.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram64.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram64.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "../src/rtl/Ram64.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram8.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../src/rtl/Ram8.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram4k.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram4k.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "../src/rtl/Ram4K.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445780 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/binarydigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/binarydigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-rtl " "Found design unit 1: BinaryDigit-rtl" {  } { { "../src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445796 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445827 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111445827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111445827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlipFlopD " "Elaborating entity \"FlipFlopD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522111446921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_qap.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_qap.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_qap " "Found entity 1: sld_ela_trigger_qap" {  } { { "db/sld_ela_trigger_qap.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/sld_ela_trigger_qap.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111455328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111455328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4 " "Found entity 1: sld_reserved_DE0_CV_Default_auto_signaltap_0_1_72b4" {  } { { "db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/sld_reserved_de0_cv_default_auto_signaltap_0_1_72b4.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111456422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111456422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb84 " "Found entity 1: altsyncram_mb84" {  } { { "db/altsyncram_mb84.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/altsyncram_mb84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111467688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111467688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111470516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111470516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111470954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111470954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111471985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111471985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111472860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111473704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111473704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111474095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111474095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111474282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111474282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111474548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111474548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111474704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111474704 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522111476408 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522111477736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.03.26.21:44:56 Progress: Loading sld81ef7864/alt_sld_fab_wrapper_hw.tcl " "2018.03.26.21:44:56 Progress: Loading sld81ef7864/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111497097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111506785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111507394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111512602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111513008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111513399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111513696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111513789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111513789 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522111518805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld81ef7864/alt_sld_fab.v" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111521384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111521384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111521571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111521571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111521603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111521603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111521774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111521774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111521962 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111521962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111521962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522111522149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111522149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522111547480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522111552918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522111554918 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 67 0 0 35 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 35 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1522111565872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522111566419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522111566419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset " "No output dependent on input pin \"preset\"" {  } { { "../src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522111578982 "|FlipFlopD|preset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522111578982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "755 " "Implemented 755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522111579123 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522111579123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "728 " "Implemented 728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522111579123 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522111579123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522111579123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522111579263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 21:46:19 2018 " "Processing ended: Mon Mar 26 21:46:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522111579263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:07 " "Elapsed time: 00:03:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522111579263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522111579263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522111579263 ""}
