// Seed: 620601133
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input wire id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13
    , id_20,
    output wire id_14,
    input wire id_15,
    input wire id_16,
    input tri0 id_17,
    output supply1 id_18
);
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10
);
  id_12(
      .id_0(1'd0), .id_1(1 && (id_6 & 1 - 1))
  ); module_0(
      id_10,
      id_10,
      id_8,
      id_5,
      id_2,
      id_5,
      id_5,
      id_9,
      id_2,
      id_8,
      id_0,
      id_1,
      id_5,
      id_0,
      id_4,
      id_0,
      id_5,
      id_5,
      id_8
  );
  wire id_13;
  assign id_8 = {1};
endmodule
