Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 04 Dec 2018 08:58:45 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 3EFCD58014B
	for <like.xu@linux.intel.com>; Mon,  3 Dec 2018 14:22:47 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by orsmga005-1.jf.intel.com with ESMTP; 03 Dec 2018 14:22:47 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AdZdvKRa1Z6997lxEHtKR7s7/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpsy7ZR7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTyNOAo2+?=
 =?us-ascii?q?YIUPAeQPPvhWoJXgqVsWrxawBwahCP7hxzNUmHD2xrY30/g9HQzcwAAsA84CvX?=
 =?us-ascii?q?bSod7oNKkSS+e1zKzQwDvZcfxWxSny6JLVeR4mu/6NXa9/ftTVyUkrCgjIiU2Q?=
 =?us-ascii?q?ppL5PzyLzOQBqW2b4PBgVO2ylWEnrwVxryOrxsctjInGnJgVylfe+SV+2oY1Ks?=
 =?us-ascii?q?S1RUhmatCnCJtdrz+WO5d1T884Xm1kpSU3xqcYtZO1fCUG0okryhzHZ/CZcoWE?=
 =?us-ascii?q?/hDuWeOfITp7n31pZLeyihmx/EWhxeDxU9e43EpPoydAjNXBuW4B2hrO4cadUP?=
 =?us-ascii?q?R95F2u2TOX2gDT9O5EJUc0mLLfK54g2b4wioETvV7MHi/whUX6lqiWdl8r+uSw?=
 =?us-ascii?q?6uTnZKvppoOEOoNqlg3zMb4iltGiDek7KAQCQWaW9OSm2LH+/0D1WLBKgec3kq?=
 =?us-ascii?q?ndvpDaP8MbpquhDg9MzIkj7gu/Ay6739sGg3kIMlZFdAucgIjuJlHOJuz3Aumk?=
 =?us-ascii?q?g1irlDdrxvPGMaP7DpTCM3jOiLPhfbd7605Bxws/19Ff55RICr4fJPL/QFP+tN?=
 =?us-ascii?q?vdDhIiNQy0xODnCNp71oMDQ26PBbWZMKzKvV+S+u0vO/WMZJMSuDvlL/gl5v3u?=
 =?us-ascii?q?gmEjlV4SYKmkxp8XaHG+HvR7LESVe3vsgtEdEWgUugoyVvDliFqHUW0bWnCpQq?=
 =?us-ascii?q?hp5i0nEJn0SsDHR5uxm/qH2yG0GIAQYXpJTVWFEHPtfoPDXO8QaSWUOYh4nzkZ?=
 =?us-ascii?q?ELSsVYIlhiyorxLwnr9uL+7I/X8BuJf+kdR4+eDX0As/7CF5FNi11WaLQGdp2G?=
 =?us-ascii?q?QSSGgtwap9rEdhn0qFyrVymPdCFNZetM9OBy4zL5nah8h7DdzpUxOJKt6AUlGg?=
 =?us-ascii?q?atK9Rzg0Vt8rztQJZl5gB9SkgVbI2C/8UJEPkLnePJEo/7iU+nHgK8t5zz6SzK?=
 =?us-ascii?q?Q9gkNgR8JeOWCigoZ79g7aHYmPlF+WwfX5PZ8A1TLAoT/QhVGFu1tVBUspCf3I?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ChAABlrAVchxHrdtBjHgEGBwaBVAYLA?=
 =?us-ascii?q?YEwgmKDeYh3jTuZPRIYFIgJIjcGDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgU?=
 =?us-ascii?q?CAxoBBoJcAQIDAQIgHQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTB?=
 =?us-ascii?q?YMcggIBBJpWPIodcIEvgnYBAQWHKAgSeYsRgVc/g241iAWCV4shlSEHAoIfBI8?=
 =?us-ascii?q?ZGJEmLJgyDyGBO4F3MxowdAaCNYIbNYhMhT9BMYEHiGOBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0ChAABlrAVchxHrdtBjHgEGBwaBVAYLAYEwgmKDeYh3jTu?=
 =?us-ascii?q?ZPRIYFIgJIjcGDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxoBBoJcAQIDA?=
 =?us-ascii?q?QIgHQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTBYMcggIBBJpWPIo?=
 =?us-ascii?q?dcIEvgnYBAQWHKAgSeYsRgVc/g241iAWCV4shlSEHAoIfBI8ZGJEmLJgyDyGBO?=
 =?us-ascii?q?4F3MxowdAaCNYIbNYhMhT9BMYEHiGOBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,312,1539673200"; 
   d="scan'208";a="42579828"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 03 Dec 2018 14:22:26 -0800
Received: from localhost ([::1]:53027 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gTwbh-0006MF-Ut
	for like.xu@linux.intel.com; Mon, 03 Dec 2018 17:22:26 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:39149)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gTwZP-0004ra-2j
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 17:20:03 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gTwZO-0001J8-Bd
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 17:20:03 -0500
Received: from mail-oi1-x242.google.com ([2607:f8b0:4864:20::242]:39250)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gTwZO-0001Hy-46
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 17:20:02 -0500
Received: by mail-oi1-x242.google.com with SMTP id i6so12464233oia.6
	for <qemu-devel@nongnu.org>; Mon, 03 Dec 2018 14:20:01 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=km0d16H2Vr/ILHXXWFAgC6cPD67saQ04ccI75IKaRv0=;
	b=bFgJZ004cWjDHmRyeVSFDnlqv+XqGP9zntQxLEUusjRev9TU4uijKgGpK/+biKVahI
	GCtUWTceNYTJ/I2rBH1jwMhohB8NU+D8+sVfP+sRKOuOPTlagPe++p2ByFpU8z0HrVFw
	h1NwaY3KKF4T3UQd3RGMJMUv8h+SD/D1GC1FY=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=km0d16H2Vr/ILHXXWFAgC6cPD67saQ04ccI75IKaRv0=;
	b=mv2eA91Z+zN2Zp3usiUFD3meLYdnkBsj2gHzp5vP4Hs/N6Yk+ZqNxMycPvwF2gie/9
	agrZA+5C6RWcCTw24zwd0AOPgD2ijG0a6pgCMIpfQ3jOZDAY1JcLPFGyx+de20BS+boI
	LcX89qXqpdmrZ723VePlkrwY03Pl3Q2DrCxf2IrJghjQx3Jn26jmY4wwpsgzN1D7BjqS
	H9f9n5uYO0NmzK6jNQxQFOFLqcT+T5Pjx0C1egQQRoj9PFlIBjcXVsNa2segfo98OuE0
	SguTIsE96aXx4Qc2O+3T5L1iBn9VrJ/Oaij7Qvq/xpqKoQch3CIdRTy29ZFFUQfXGLV1
	k4XQ==
X-Gm-Message-State: AA+aEWZLof4uepr9Ylq1dqoE/vhi7AZT7AdwQv9NJb6h1w8YURjKxL3h
	Dq+63qDNb7p5hTEK/96Tji0io8yA4+fKMGz73AsOuw==
X-Google-Smtp-Source: AFSGD/W+ZoYW93e00AprLYvQCt4p5nmYpaRN4DiSYSkMZ38BWUbfjnPRejrklzqUn8IlUMHaCRbgpohOepuJ4VZRVqc=
X-Received: by 2002:aca:b58b:: with SMTP id e133mr10938295oif.25.1543875600662;
	Mon, 03 Dec 2018 14:20:00 -0800 (PST)
MIME-Version: 1.0
References: <20181120212553.8480-1-aaron@os.amperecomputing.com>
	<20181120212553.8480-8-aaron@os.amperecomputing.com>
	<CAFEAcA92+6NdqpB+L42cu1Ba7qvvHoLkjSDgcEDLvR=iqpd4gg@mail.gmail.com>
	<20181203204452.GB5549@quinoa.localdomain>
In-Reply-To: <20181203204452.GB5549@quinoa.localdomain>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Mon, 3 Dec 2018 22:19:48 +0000
Message-ID: <CAFEAcA900U3amGOGRKGNu+-j9EDhdrZ1U1U5MtoW5BeTo74iOQ@mail.gmail.com>
To: Aaron Lindsay <aaron@os.amperecomputing.com>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::242
Subject: Re: [Qemu-devel] [PATCH v8 07/13] target-arm: Make PMCEID[01]_EL0
 64 bit registers, add PMCEID[23]
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Wei Huang <wei@redhat.com>, Michael Spradling <mspradli@codeaurora.org>,
	Digant Desai <digantd@codeaurora.org>,
	Peter Crosthwaite <crosthwaite.peter@gmail.com>,
	Richard Henderson <richard.henderson@linaro.org>,
	QEMU Developers <qemu-devel@nongnu.org>,
	Alistair Francis <alistair.francis@xilinx.com>,
	qemu-arm <qemu-arm@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 3 Dec 2018 at 20:45, Aaron Lindsay <aaron@os.amperecomputing.com> wrote:
>
> On Nov 30 16:10, Peter Maydell wrote:
> > PMCEID2 and PMCEID3 are only defined from ARMv8.1; before that they
> > are UNDEFINED. So these registers need to be only defined if a
> > suitable feature bit or ID register field check passes.
>
> It looks like we don't currently support any ARMv8.1+ CPUs and don't
> have an entry in the `arm_features` enum for it. I'll plan to add
> ARM_FEATURE_V81 and make defining these registers depend on it, assuming
> any future CPUs supporting it will use that, unless you feel I should do
> something different.

I think that the idea going forward is to prefer an ID
register check of some kind -- Richard ?

thanks
-- PMM

