<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<link rel="stylesheet" href="file:///ihome/crc/install/xilinx/Vitis/2019.2/data/rulecheck/rulecheck.css">
<script type="text/javascript" src="file:///ihome/crc/install/xilinx/Vitis/2019.2/data/rulecheck/rulecheck.js"></script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xrcserver v.2019.2 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Thu Apr  8 15:57:26 2021</td></tr>
<tr><td><b>Host</b></td><td>viz-n1.crc.pitt.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)</td></tr>
<tr><td><b>Command</b></td><td>v++  -t hw --platform xilinx_u200_xdma_201830_2 --save-temps --temp_dir ./_x.hw.xilinx_u200_xdma_201830_2 -c -k mm -Isrc -o_x.hw.xilinx_u200_xdma_201830_2/mm.xo src/mm.cpp </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
<tr><td><a href="#CONFIG FILE DETAILS">3 CONFIG FILE DETAILS</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 10
</pre>
<pre>Rule Specs Violated: 4
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">1</td>
<td align="left">Array</td>
<td align="left">warning</td>
<td align="left">HLS Array Related</td>
<td align="left">Accelerator.mm.Array</td>
<td align="left">Completely partitioning array 'AB_block' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=63">mm.cpp</a>) accessed through non-constant indices on dimension 2 (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=109">mm.cpp</a>), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">Array</td>
<td align="left">warning</td>
<td align="left">HLS Array Related</td>
<td align="left">Accelerator.mm.Array</td>
<td align="left">Completely partitioning array 'Bj' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=77">mm.cpp</a>) accessed through non-constant indices on dimension 1 (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=87">mm.cpp</a>), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.mm.Loop</td>
<td align="left">Cannot flatten a loop nest 'k_loop' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=76">mm.cpp</a>) in function 'comp' : 

more than one sub loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">4</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.mm.Loop</td>
<td align="left">Cannot flatten a loop nest 'jb_loop' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=67">mm.cpp</a>) in function 'comp' : 

more than one sub loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">Loop</td>
<td align="left">warning</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.mm.Loop</td>
<td align="left">Cannot flatten a loop nest 'Loop-1.1.1.1.1' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=17">mm.cpp</a>) in function 'changeARate' : 

the outer loop is not a perfect loop.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">6</td>
<td align="left">Interface</td>
<td align="left">advisory</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.mm.Interface</td>
<td align="left">Inferring multiple bus burst write of a total cumulative length 8 on port 'AB.V' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=125">mm.cpp</a>). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">7</td>
<td align="left">Interface</td>
<td align="left">advisory</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.mm.Interface</td>
<td align="left">Inferring multiple bus burst read of a total cumulative length 8 on port 'B_p.V' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=54">mm.cpp</a>). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">8</td>
<td align="left">Interface</td>
<td align="left">advisory</td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.mm.Interface</td>
<td align="left">Inferring multiple bus burst read of a total cumulative length 8 on port 'A_p.V' (<a href="file:///ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp#line=39">mm.cpp</a>). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">9</td>
<td align="left">Loop</td>
<td align="left">advisory</td>
<td align="left">HLS Loop Related</td>
<td align="left">Accelerator.mm.Loop</td>
<td align="left">**** Loop Constraint Status: All loop constraints were satisfied.
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">10</td>
<td align="left">Kernel</td>
<td align="left">advisory</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.mm.Kernel</td>
<td align="left">**** Estimated Fmax: 411.02 MHz
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
</table>
<br>
<a name="CONFIG FILE DETAILS"></a><h1>3 CONFIG FILE DETAILS</h1>
<pre>Config files found: 0
</pre>
</body></html>
