$date
	Fri May 15 17:26:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clk $end
$var reg 1 ! clock $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
#10
1!
#20
0!
#30
1!
#40
0!
#50
1!
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
