INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/Trabalho_6_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/Trabalho_6_Grupo_12.srcs/sources_1/imports/new/ff_D_reset_slr_sinc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ff_D_reset_slr_sinc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Caetano/Desktop/PED1/Semana 13/Trabalho_6_Grupo_12/Trabalho_6_Grupo_12.srcs/sources_1/new/registrador16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registrador16bits'
