List of CLB Tiles
CLEL_L_X214Y369
CLEL_R_X214Y369
CLEM_X210Y375
CLEL_R_X210Y375
CLEM_X152Y402
CLEL_L_X214Y368
CLEL_R_X214Y368
CLEL_L_X212Y363
CLEL_R_X212Y363
CLEL_L_X212Y370
CLEL_R_X212Y370
CLEM_X168Y379
CLEL_R_X168Y379
CLEM_X140Y397
CLEM_X131Y563
CLEL_R_X131Y563
CLEM_X105Y382

List of Congested Nets
design/U0_M0_F0/U0_M0_F0_core/ts_runman_1/ts_runman/zmsg_out_zceiMessageOutPort_stat_out/wrapper/port_snd_message/port_snd256[0]_port_snd32[6]_data_inst_port_snd32_data/rcell_num[0]
design/U0_M0_F0/U0_M0_F0_core/ts_runman_1/ts_runman/zmsg_out_zceiMessageOutPort_stat_out/wrapper/port_snd_message/port_snd256[0]_port_snd32[6]_data_inst_port_snd32_data/rcell_num[2]
design/U0_M0_F0/U0_M0_F0_core/ts_runman_7/ts_runman/zmsg_out_zceiMessageOutPort_stat_out/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/p_0_in0_in
design/U0_M0_F0/U0_M0_F0_core/ts_runman_7/ts_runman/zmsg_out_zceiMessageOutPort_stat_out/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/empty_nxt_cell_flag_r
design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/cnt_reg_n_0_[5]
design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/cnt_reg_n_0_[7]
design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u[0]_ts_clockgen_clkgen_zceiedgegen/zcei_l_min[18]
design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u[0]_ts_clockgen_clkgen_zceiedgegen/zcei_l_min[20]
design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_pcs_rx_0/socket_gt_sys_simplex_pcs_rx_sync_sm[1]/state[0]
design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_pcs_rx_0/socket_gt_sys_simplex_pcs_rx_sync_sm[1]/state[1]
design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_rcv/sib_hpc_decoder/sib_current_stream_no_link
design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_pcs_rx_0/socket_gt_sys_simplex_pcs_rx_polarity[0]/idle_count_reg[1]
design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_pcs_rx_0/socket_gt_sys_simplex_pcs_rx_polarity[0]/idle_count_reg[0]
design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_rcv/sib_bpc_decoder/sib_opposite_rx_not_afull
design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_rx_0/socket_gt_sys_simplex_rx_stream_0/usr_rx_tdata[75]
design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_rx_0/socket_gt_sys_simplex_rx_stream_0/usr_rx_tdata[48]
design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_rx_0/socket_gt_sys_simplex_rx_stream_0/usr_rx_tdata[59]
design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_rcv/sib_bridge_rx_crc/id_idle_header_reg[11]
design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_rcv/sib_bridge_rx_crc/id_idle_header_reg[2]
design/zkprctrl/wrapper/sib_bridge_rx_srcconn1/u_xst_wrapper_0/sib_bridge_rx_rcv/sib_bridge_rx_crc/id_idle_header_reg[27]

